Coverage Report Summary Data by instance

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/fsm
=== Design Unit: shyloc_123.ccsds_fsm_shyloc_bip_mem(arch_bip_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        92        82        10    89.13%
    FSM States                      11        11         0   100.00%
    FSM Transitions                 27        20         7    74.07%
    Statements                     278       262        16    94.24%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_localdiff_shift/localdiff_shift_core
=== Design Unit: shyloc_123.localdiff_shift(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        10         1    90.90%
    Statements                      14        13         1    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(0)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(1)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(2)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(3)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(4)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(5)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(0)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(1)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(2)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(3)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(15)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(14)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(13)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(12)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(11)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(10)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(9)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(8)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/adder_tree
=== Design Unit: shyloc_123.n_adders_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(6)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(7)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(8)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(4)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(9)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(10)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(11)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(12)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(13)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(14)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(15)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(16)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/multipliers(17)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core/sr(5)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_dot_product/dot_product_core
=== Design Unit: shyloc_123.mult_acc_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      67        67         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_vector_temp_storage
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_vector_temp_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(0)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(1)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(2)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(3)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(4)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(5)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/sr_init(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/sr_init(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/sr_update(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/sr_update(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(6)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(7)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(8)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(6)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(7)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(8)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(9)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(10)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(11)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(12)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(13)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(14)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(15)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(16)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/init_unit(17)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(9)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(10)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(11)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(12)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(13)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(14)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(15)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(16)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core/update_unit(17)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/wei_update_core
=== Design Unit: shyloc_123.weight_update_shyloc_top(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                      30        30         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/gen_wei_update/fifo_6_wei_update_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_0_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_0_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%
    Statements                      28        28         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_0_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_1_left/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_1_left/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_1_left
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_2_top/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_2_top/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_2_top
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_3_top_left/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_3_top_left/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_3_top_left
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%
    Statements                      17        17         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      21        21         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_to_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/syn_clear
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/sync_ahbidle
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/sync_valid
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/sync_ahb_error
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/sync_edac_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio/sync_edac_single_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ahbmemio
=== Design Unit: shyloc_123.ahbtbm_ctrl_bi(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       158       125        33    79.11%
    FSM States                      13        11         2    84.61%
    FSM Transitions                 41        20        21    48.78%
    Statements                     361       313        48    86.70%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%
    Statements                      17        17         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      21        21         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/fifo_top_right_from_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/top_right_out_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/opcode_update
=== Design Unit: shyloc_123.opcode_update(bip_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      34        34         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/localsum_core
=== Design Unit: shyloc_123.localsumv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%
    Statements                      31        27         4    87.09%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/z_ls_ld
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/localdiff_core
=== Design Unit: shyloc_123.localdiffv3(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%
    Statements                      51        46         5    90.19%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/z_ld_pred
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ls_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/opcode_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/s_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/z_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/predictor_core/uut
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/predictor_core
=== Design Unit: shyloc_123.predictor2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        28         0   100.00%
    Statements                      76        76         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/opcode_delay_ro
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/rho_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/z_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/t_delay_ls_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/ro_core
=== Design Unit: shyloc_123.ro_update_mathv3_diff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        13         5    72.22%
    Statements                      19        14         5    73.68%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/z_delay_rho_mapped
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/finished_gen_core
=== Design Unit: shyloc_123.finished_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/map_core
=== Design Unit: shyloc_123.map2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp/opcode_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM/comp
=== Design Unit: shyloc_123.ccsds_comp_shyloc_bip_mem(arch_bip_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       2         0         2     0.00%
    Branches                        14        14         0   100.00%
    Statements                      50        50         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip_mem/PREDICTOR_BIP_MEM
=== Design Unit: shyloc_123.predictor_shyloc(arch_bip_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bip/opcode_update
=== Design Unit: shyloc_123.opcode_update(bip_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      34        34         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bip/update_counters/fifoacc/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bip/update_counters/fifoacc/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bip/update_counters/fifoacc
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bip/update_counters
=== Design Unit: shyloc_123.count_updatev2(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%
    Statements                      30        30         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/fifo_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/fifo_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/fifo_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/createcdw
=== Design Unit: shyloc_123.create_cdwv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      55        55         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift/no_extension/stage_gen(6)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/r_shift
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift/no_extension/stage_gen(6)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack/final_packer/l_shift
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/bit_pack
=== Design Unit: shyloc_123.packing_top_123(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bil/opcode_update
=== Design Unit: shyloc_123.opcode_update(bil_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bil/update_counters/fifoacc/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bil/update_counters/fifoacc/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bil/update_counters/fifoacc
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bil/update_counters
=== Design Unit: shyloc_123.count_updatev2(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        32         0   100.00%
    Statements                      52        52         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bsq/opcode_update
=== Design Unit: shyloc_123.opcode_update(bsq_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%
    Statements                      34        34         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components/gen_bsq/update_counters
=== Design Unit: shyloc_123.count_updatev2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%
    Statements                      26        26         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/components
=== Design Unit: shyloc_123.sample_comp(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       1         0         1     0.00%
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_sample/sample_adaptive/fsm
=== Design Unit: shyloc_123.sample_fsm(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%
    FSM States                       4         4         0   100.00%
    FSM Transitions                  8         6         2    75.00%
    Statements                      95        95         0   100.00%

=================================================================================
=== Instance: /shyloc/sync_ahb_reset
=== Design Unit: shyloc_utils.reset_sync(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/sync_s_reset
=== Design Unit: shyloc_utils.reset_sync(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/ahbslave/aram2/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(0)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(1)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(2)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(3)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(4)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(5)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(6)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(7)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(8)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/gen_ctr_sync(9)/syng_ctrli
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/sync_valid
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/sync_clear
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/sync_clear_ack
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt/sync_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/gen_ahb_slave/clk_adapt
=== Design Unit: shyloc_123.ccsds123_clk_adapt(registers)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%
    FSM States                       2         2         0   100.00%
    FSM Transitions                  2         2         0   100.00%
    Statements                      71        71         0   100.00%

=================================================================================
=== Instance: /shyloc/config_core/interface_gen
=== Design Unit: shyloc_123.ccsds123_shyloc_interface(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       1         0         1     0.00%

=================================================================================
=== Instance: /shyloc/config_core/header_gen
=== Design Unit: shyloc_123.header123_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        37         3    92.50%
    Statements                     108       107         1    99.07%

=================================================================================
=== Instance: /shyloc/config_core
=== Design Unit: shyloc_123.ccsds123_config_core(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%
    Statements                      69        69         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_0_header/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_0_header/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_0_header
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_1_n_bits/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_1_n_bits/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_1_n_bits
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_2_mapped/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_2_mapped/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_2_mapped
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_3_sample/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_3_sample/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/dispatcher/fifo_3_sample
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/dispatcher
=== Design Unit: shyloc_123.ccsds123_dispatcher(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       1         0         1     0.00%
    Branches                        55        51         4    92.72%
    FSM States                       6         6         0   100.00%
    FSM Transitions                 12        11         1    91.66%
    Statements                      99        96         3    96.96%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/fsm
=== Design Unit: shyloc_123.ccsds_fsm_shyloc_bil_mem(arch_bil_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        95        76        19    80.00%
    FSM States                      11         9         2    81.81%
    FSM Transitions                 23        12        11    52.17%
    Statements                     214       191        23    89.25%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3
=== Design Unit: shyloc_123.ld_2d_fifo_bil(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      27        27         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_ld_central_vector_fifo/valid_ld_central
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(0)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(1)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(2)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(3)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(4)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(5)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(6)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(7)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(8)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(9)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(10)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(11)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(12)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(13)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(14)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(0)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(1)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(2)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(3)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(4)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(15)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(14)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(13)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(12)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(11)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(10)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(9)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(8)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/adder_tree
=== Design Unit: shyloc_123.n_adders_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(15)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(16)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/multipliers(17)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core/sr(5)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_dot_product/dot_product_core
=== Design Unit: shyloc_123.mult_acc_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      65        65         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(0)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(1)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(2)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(3)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(4)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(5)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(6)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(7)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(8)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(9)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(10)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(11)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(12)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(13)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(14)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(0)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(1)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(2)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(3)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(4)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(5)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(6)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(7)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(8)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(9)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(10)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(11)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(12)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(13)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(14)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/sr_init(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/sr_init(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/sr_update(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/sr_update(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(15)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(16)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/init_unit(17)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/wei_update_core
=== Design Unit: shyloc_123.weight_update_shyloc_top(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                      30        30         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(15)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(16)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(17)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/gen_wei_update/fifo_6_wei_update_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_0_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_0_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%
    Statements                      28        28         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_0_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/left_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/top_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/top_left_delay
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%
    Statements                      17        17         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      21        21         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_to_ahb/fifo_ctrl/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_to_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/syn_clear
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/sync_ahbidle
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/sync_valid
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/sync_ahb_error
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/sync_edac_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio/sync_edac_single_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ahbmemio
=== Design Unit: shyloc_123.ahbtbm_ctrl_bi(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       158       124        34    78.48%
    FSM States                      13        11         2    84.61%
    FSM Transitions                 41        19        22    46.34%
    Statements                     361       312        49    86.42%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl_v2/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl_v2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      20        20         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl_v2/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      21        21         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl_v2/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_from_ahb/fifo_ctrl_v2/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                      11        11         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/fifo_top_right_from_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/top_right_out_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_update
=== Design Unit: shyloc_123.opcode_update(bil_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/localsum_core
=== Design Unit: shyloc_123.localsumv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%
    Statements                      31        27         4    87.09%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/localdiff_core
=== Design Unit: shyloc_123.localdiffv3(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%
    Statements                      51        46         5    90.19%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_predict_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_weight_delay_record
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_write_enable_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/weight_update_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/init_weight_update_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/z_opcode_pred
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/t_opcode_pred
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_1_opcode
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_2_s_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_3_ls_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_4_z_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2/fifo_5_t_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/record_fifo_2
=== Design Unit: shyloc_123.record_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/validate_fifo_wei
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/validate_fifo_record
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_delay_mac
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/enable_multacc
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ls_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/s_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/z_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/predictor_core/uut
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/predictor_core
=== Design Unit: shyloc_123.predictor2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        27         1    96.42%
    Statements                      76        76         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_delay_ro
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/rho_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/z_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/t_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/ro_core
=== Design Unit: shyloc_123.ro_update_mathv3_diff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        14         4    77.77%
    Statements                      19        14         5    73.68%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/z_delay_rho_mapped
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/finished_gen_core
=== Design Unit: shyloc_123.finished_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/map_core
=== Design Unit: shyloc_123.map2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/opcode_delay_weight_storage
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/reg_dir/gen_dir_ld(0)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/reg_dir/gen_dir_ld(1)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp/reg_dir/gen_dir_ld(2)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM/comp
=== Design Unit: shyloc_123.ccsds_comp_shyloc_bil_mem(arch_bil_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       2         0         2     0.00%
    Branches                        80        77         3    96.25%
    Statements                     122       122         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil_mem/PREDICTOR_BIL_MEM
=== Design Unit: shyloc_123.predictor_shyloc(arch_bil_mem)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/fsm
=== Design Unit: shyloc_123.ccsds_fsm_shyloc_bil(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        43        42         1    97.67%
    FSM States                       7         7         0   100.00%
    FSM Transitions                 12         8         4    66.66%
    Statements                     145       141         4    97.24%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(0)/gen_ld_new/fifo_ld_0
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(1)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(2)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(3)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(4)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(5)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(6)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(7)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(8)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(9)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(10)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(11)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(12)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(13)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3/fifo_2d(14)/gen_ld_other/fifo_ld_Z
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/ld_central_vector_fifo_3
=== Design Unit: shyloc_123.ld_2d_fifo_bil(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      27        27         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_ld_central_vector_fifo/valid_ld_central
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(0)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(1)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(2)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(3)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(4)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(5)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(6)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(7)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(8)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(9)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(10)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(11)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(12)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(13)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(14)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(0)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(1)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(2)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(3)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(4)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(3)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(15)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(14)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(13)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(12)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(11)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(10)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(9)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(8)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(7)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(6)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(5)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(4)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(4)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/adder_tree
=== Design Unit: shyloc_123.n_adders_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(15)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(16)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/multipliers(17)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core/sr(5)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_dot_product/dot_product_core
=== Design Unit: shyloc_123.mult_acc_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      60        60         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(0)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(1)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(2)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(3)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(4)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(5)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(6)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(7)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(8)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(9)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(10)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(11)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(12)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(13)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(14)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_4_ld_store_to_update
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/fifo_5_wei_storage_from_dot_to_update
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(0)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(1)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(2)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(3)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(4)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(5)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(6)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(7)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(8)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(9)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(10)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(11)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(12)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(13)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(14)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%
    Statements                      10         8         2    80.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(0)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(1)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(2)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(3)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(4)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(5)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(6)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(7)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(8)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(9)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(10)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(11)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(12)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(13)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(14)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/sr_init(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/sr_init(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/sr_update(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/sr_update(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(15)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(16)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/init_unit(17)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%
    Statements                       9         7         2    77.77%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(15)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(16)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core/update_unit(17)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/wei_update_core
=== Design Unit: shyloc_123.weight_update_shyloc_top(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                      30        30         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(15)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(16)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_vectors_temp_storage/gen_wei_vector_to_dot(17)/wieght_stored
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(6)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(7)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(8)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(9)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(10)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(11)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(12)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(13)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(14)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(15)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(16)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage/fifo_2d(17)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/gen_wei_update/fifo_6_wei_update_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_0_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_0_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%
    Statements                      28        28         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_0_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/left_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/top_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/top_left_delay
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_1_top_right/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_1_top_right/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_1_top_right/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/fifo_1_top_right
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_update
=== Design Unit: shyloc_123.opcode_update(bil_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/localsum_core
=== Design Unit: shyloc_123.localsumv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%
    Statements                      31        27         4    87.09%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/localdiff_core
=== Design Unit: shyloc_123.localdiffv3(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%
    Statements                      51        46         5    90.19%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_predict_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_weight_delay_record
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_write_enable_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/weight_update_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/init_weight_update_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/z_opcode_pred
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/t_opcode_pred
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_1_opcode
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_2_s_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_3_ls_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_4_z_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2/fifo_5_t_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/record_fifo_2
=== Design Unit: shyloc_123.record_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/validate_fifo_wei
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/validate_fifo_record
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_delay_mac
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/enable_multacc
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/ls_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/s_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/z_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/predictor_core/uut
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/predictor_core
=== Design Unit: shyloc_123.predictor2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        27         1    96.42%
    Statements                      76        76         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_delay_ro
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/rho_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/t_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/z_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/ro_core
=== Design Unit: shyloc_123.ro_update_mathv3_diff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        13         5    72.22%
    Statements                      19        13         6    68.42%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/z_delay_rho_mapped
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/finished_gen_core
=== Design Unit: shyloc_123.finished_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/map_core
=== Design Unit: shyloc_123.map2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/opcode_delay_weight_storage
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/reg_dir/gen_dir_ld(0)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/reg_dir/gen_dir_ld(1)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp/reg_dir/gen_dir_ld(2)/delay_ld_dir
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL/comp
=== Design Unit: shyloc_123.ccsds_comp_shyloc_bil(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       2         0         2     0.00%
    Branches                        80        77         3    96.25%
    Statements                     118       118         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bil/PREDICTOR_BIL
=== Design Unit: shyloc_123.predictor_shyloc(arch_bil)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/fsm
=== Design Unit: shyloc_123.ccsds_fsm_shyloc_bsq(arch_bsq)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       103        90        13    87.37%
    FSM States                      18        16         2    88.88%
    FSM Transitions                 32        18        14    56.25%
    Statements                     245       235        10    95.91%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/multipliers(0)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/multipliers(1)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/sr(0)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/sr(1)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       3         2         1    66.66%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/adder_tree/adders_tree(0)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%
    Statements                       9         8         1    88.88%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/adder_tree/adders_tree(0)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01/adder_tree
=== Design Unit: shyloc_123.n_adders_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/dot_product_core01
=== Design Unit: shyloc_123.mult_acc_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/mult_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/mult_core2
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/adder_core2
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_directional_product/add_directional_central
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/init_unit(0)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/init_unit(1)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/init_unit(2)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(0)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      39        38         1    97.43%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(1)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      39        38         1    97.43%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/update_unit(2)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      39        38         1    97.43%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/sr_init(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/sr_init(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/sr_update(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core/sr_update(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight/dir_wei_update_core
=== Design Unit: shyloc_123.weight_update_shyloc_top(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                      15        15         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_ini/central_wei_update
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      39        38         1    97.43%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_wei_update/central_wei_reg
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_dir_weight_storage/localdiff_dir_fifo_4
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_mac/fifo_5_weight_update/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_mac/fifo_5_weight_update/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_mac/fifo_5_weight_update
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/gen_central_mac/multacc
=== Design Unit: shyloc_123.mult_acc2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%
    Statements                      21        18         3    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_0_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_0_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%
    Statements                      28        28         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_0_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/left_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/top_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/top_left_delay
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_1_top_right/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_1_top_right/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_1_top_right
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/opcode_update
=== Design Unit: shyloc_123.opcode_update(bsq_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%
    Statements                      34        34         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/z_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/t_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/localsum_core
=== Design Unit: shyloc_123.localsumv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%
    Statements                      31        27         4    87.09%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/localdiff_core
=== Design Unit: shyloc_123.localdiffv3(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%
    Statements                      51        46         5    90.19%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/gen_ld_values/fifo_0_2d_ld
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_1_opcode/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_1_opcode
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_2_s_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_2_s_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_3_ls_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_3_ls_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_4_z_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_4_z_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_5_t_predict/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2/fifo_5_t_predict
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/record_fifo_2
=== Design Unit: shyloc_123.record_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/valid_ff_record_flag
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_to_ahb/fifo_ctrl/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%
    Statements                      17        16         1    94.11%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_to_ahb/fifo_ctrl/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        11         1    91.66%
    Statements                      21        20         1    95.23%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_to_ahb/fifo_ctrl/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                      11         9         2    81.81%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_to_ahb/fifo_ctrl/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                      11         9         2    81.81%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_to_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/syn_clear
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/sync_ahbidle
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/sync_valid
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/sync_ahb_error
=== Design Unit: shyloc_utils.synchronizer(toggle)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%
    Statements                      10        10         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/sync_edac_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio/sync_edac_single_error
=== Design Unit: shyloc_utils.synchronizer(two_ff)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ahbmemio
=== Design Unit: shyloc_123.ahbtbm_ctrl_bsq(arch_shyloc_bsq)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        79        76         3    96.20%
    FSM States                       9         9         0   100.00%
    FSM Transitions                 22        14         8    63.63%
    Statements                     293       290         3    98.97%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_from_ahb/fifo_ctrl/read_ctrl
=== Design Unit: shyloc_123.async_fifo_read_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%
    Statements                      17        16         1    94.11%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_from_ahb/fifo_ctrl/write_ctrl
=== Design Unit: shyloc_123.async_fifo_write_ctrl(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        10         2    83.33%
    Statements                      21        20         1    95.23%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_from_ahb/fifo_ctrl/sync_w_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                      11         9         2    81.81%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_from_ahb/fifo_ctrl/synch_r_ptr
=== Design Unit: shyloc_123.async_fifo_synchronizer_g(two_ff_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%
    Statements                      11         9         2    81.81%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_ld_from_ahb/mem/gen_inf_ram_2clk/inf_ram_2clk
=== Design Unit: shyloc_utils.reg_bank_2clk_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ld_mac_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ld_read_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_3_ld/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_3_ld/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        18         1    94.73%
    Statements                      28        26         2    92.85%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/fifo_3_ld
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/predictor_core/uut
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/predictor_core
=== Design Unit: shyloc_123.predictor2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      75        75         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/z_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/opcode_delay_ro
=== Design Unit: shyloc_123.ff_en(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/rho_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/z_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/t_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/ro_core
=== Design Unit: shyloc_123.ro_update_mathv3_diff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        12         6    66.66%
    Statements                      19        13         6    68.42%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/z_delay_rho_mapped
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         5         3    62.50%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/map_core
=== Design Unit: shyloc_123.map2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/finished_gen_core
=== Design Unit: shyloc_123.finished_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/opcode_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/delay_init_central
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/delay_valid_init_central
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp/read_record_reg
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ/comp
=== Design Unit: shyloc_123.ccsds_comp_shyloc_bsq(arch_bsq)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       2         0         2     0.00%
    Branches                        23        22         1    95.65%
    Statements                      67        67         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bsq/PREDICTOR_BSQ
=== Design Unit: shyloc_123.predictor_shyloc(arch_bsq)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/fsm
=== Design Unit: shyloc_123.ccsds_fsm_shyloc_bip(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53        49         4    92.45%
    FSM States                       8         8         0   100.00%
    FSM Transitions                 15        12         3    80.00%
    Statements                     185       179         6    96.75%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_localdiff_shift/localdiff_shift_core
=== Design Unit: shyloc_123.localdiff_shift(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%
    Statements                      14        14         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(0)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(1)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(2)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(3)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(4)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/multipliers(5)/mult
=== Design Unit: shyloc_123.mult(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/sr(0)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/sr(1)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/sr(2)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/sr(3)/ff1bit
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(3)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(2)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(2)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(1)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(1)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen/n_adders_gen(0)/adder
=== Design Unit: shyloc_123.adder(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree/adders_tree(0)/n_adders_gen
=== Design Unit: shyloc_123.n_adders(non_recursive)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core/adder_tree
=== Design Unit: shyloc_123.n_adders_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_dot_product/dot_product_core
=== Design Unit: shyloc_123.mult_acc_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_5_ld_vector_temp_storage
=== Design Unit: shyloc_123.ld_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_vectors_temp_storage/fifo_6_wei_vector_temp_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(0)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(1)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(2)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(3)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(4)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/init_unit(5)/default_init
=== Design Unit: shyloc_123.weight_init_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                       9         9         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(0)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(1)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(2)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(3)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(4)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/clip
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_right
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(0)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(1)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(2)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(3)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(4)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left/no_extension/stage_gen(5)/fixed_shifter
=== Design Unit: shyloc_utils.fixed_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit/barrel_left
=== Design Unit: shyloc_utils.barrel_shifter(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/update_unit(5)/update_unit
=== Design Unit: shyloc_123.weight_update_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12        12         0   100.00%
    Statements                      39        39         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/sr_init(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/sr_init(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/sr_update(0)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core/sr_update(1)/ff1bit_init
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/wei_update_core
=== Design Unit: shyloc_123.weight_update_shyloc_top(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%
    Statements                      18        18         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(0)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(0)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(1)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(1)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(2)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(2)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(3)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(3)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(4)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(4)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(5)/fifo_2d_wei/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage/fifo_2d(5)/fifo_2d_wei
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/gen_wei_update/fifo_7_wei_update_storage
=== Design Unit: shyloc_123.wei_2d_fifo(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/reg_edac_error
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_0_curr/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_0_curr/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%
    Statements                      28        28         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_0_curr
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_1_left/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_1_left/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_1_left/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_1_left
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_2_top/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_2_top/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_2_top/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_2_top
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_3_top_left/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_3_top_left/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%
    Statements                      28        25         3    89.28%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_3_top_left/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_3_top_left
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_4_top_right/gen_no_edac/fifo_no_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_4_top_right/gen_no_edac/fifo_no_edac
=== Design Unit: shyloc_utils.fifop2_base(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        16         3    84.21%
    Statements                      28        24         4    85.71%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_4_top_right/gen_edac/fifo_edac/fifo_bank/gen_inf_ram/inf_ram
=== Design Unit: shyloc_utils.reg_bank_inf(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%
    Statements                       2         2         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/fifo_4_top_right
=== Design Unit: shyloc_utils.fifop2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/opcode_update
=== Design Unit: shyloc_123.opcode_update(bip_arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      34        34         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/localsum_core
=== Design Unit: shyloc_123.localsumv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%
    Statements                      31        27         4    87.09%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/localdiff_core
=== Design Unit: shyloc_123.localdiffv3(arch_shyloc)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%
    Statements                      51        46         5    90.19%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/z_opcode_pred
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/ls_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/opcode_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/s_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/z_delay
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/predictor_core/uut
=== Design Unit: shyloc_123.clip(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/predictor_core
=== Design Unit: shyloc_123.predictor2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%
    Statements                      75        75         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/opcode_delay_ro
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/rho_enable
=== Design Unit: shyloc_123.ff1bit(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       3         3         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/z_delay_pred_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/t_delay_opcode_rho
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/ro_core
=== Design Unit: shyloc_123.ro_update_mathv3_diff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        12         6    66.66%
    Statements                      19        12         7    63.15%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/z_delay_rho_mapped
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/map_core
=== Design Unit: shyloc_123.map2stagesv2(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%
    Statements                      36        36         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/finished_gen_core
=== Design Unit: shyloc_123.finished_gen(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%
    Statements                       8         8         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp/opcode_delay_weights
=== Design Unit: shyloc_123.shift_ff(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%
    Statements                       5         5         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP/comp
=== Design Unit: shyloc_123.ccsds_comp_shyloc_bip(arch_bip)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Assertions                       2         0         2     0.00%
    Branches                        14        13         1    92.85%
    Statements                      37        37         0   100.00%

=================================================================================
=== Instance: /shyloc/gen_pred_bip/PREDICTOR_BIP
=== Design Unit: shyloc_123.predictor_shyloc(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

=================================================================================
=== Instance: /shyloc
=== Design Unit: shyloc_123.ccsds123_top(arch)
=================================================================================
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        60        56         4    93.33%
    FSM States                       5         5         0   100.00%
    FSM Transitions                 11         7         4    63.63%
    Statements                     130       123         7    94.61%


TOTAL ASSERTION COVERAGE: 0.00%  ASSERTIONS: 13

Total Coverage By Instance (filtered view): 67.63%

