INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/Sort_Memory/Sort_Memory.srcs/sources_1/new/memory_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/Sort_Memory/Sort_Memory.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
