$date
	Thu Aug 07 10:18:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_subtractor_tb $end
$var wire 1 ! diff $end
$var wire 1 " b_out $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % b_in $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % b_in $end
$var wire 1 " b_out $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1"
1!
1%
#30
0%
1$
#40
0!
1%
#50
0"
1!
0%
0$
1#
#60
1"
1%
1$
#70
