// Seed: 1573186951
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output wand id_3,
    input  tri0 id_4,
    output wand id_5,
    input  wand id_6,
    output wire id_7
);
  genvar id_9;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0  = 32'd90,
    parameter id_10 = 32'd90
) (
    output wand _id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wand id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 _id_10,
    input uwire id_11
    , id_14,
    output wire id_12
);
  wire [id_10 : -1 'd0] id_15;
  module_0 modCall_1 ();
  logic id_16;
  ;
  logic id_17[id_0 : 1 'b0];
  ;
  logic id_18;
  wire  id_19;
  wire [-1  | "" : 1 'h0] id_20, id_21, id_22;
  wire id_23, id_24;
endmodule
