--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7032 paths analyzed, 426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.185ns.
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X19Y33.CE), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_0 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.333 - 0.396)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_0 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y53.AQ      Tcko                  0.447   clock_controller/cnt_25mhz<3>
                                                       clock_controller/cnt_25mhz_0
    SLICE_X36Y56.A1      net (fanout=2)        1.020   clock_controller/cnt_25mhz<0>
    SLICE_X36Y56.COUT    Topcya                0.395   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A3      net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CE      net (fanout=9)        2.675   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CLK     Tceck                 0.316   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (1.639ns logic, 4.448ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.333 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.AQ      Tcko                  0.447   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X36Y56.A2      net (fanout=2)        0.829   clock_controller/cnt_25mhz<4>
    SLICE_X36Y56.COUT    Topcya                0.409   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lutdi
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A3      net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CE      net (fanout=9)        2.675   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CLK     Tceck                 0.316   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.653ns logic, 4.257ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_25mhz_4 (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.333 - 0.393)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_25mhz_4 to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.AQ      Tcko                  0.447   clock_controller/cnt_25mhz<7>
                                                       clock_controller/cnt_25mhz_4
    SLICE_X36Y56.A2      net (fanout=2)        0.829   clock_controller/cnt_25mhz<4>
    SLICE_X36Y56.COUT    Topcya                0.395   clock_controller/Mcompar_n0000_cy<3>
                                                       clock_controller/Mcompar_n0000_lut<0>
                                                       clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0000_cy<3>
    SLICE_X36Y57.BMUX    Tcinb                 0.222   clock_controller/Mcompar_n0000_cy<5>
                                                       clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A3      net (fanout=1)        0.750   clock_controller/Mcompar_n0000_cy<5>
    SLICE_X35Y60.A       Tilo                  0.259   clock_controller/Mcompar_n0000_cy<6>
                                                       clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CE      net (fanout=9)        2.675   clock_controller/Mcompar_n0000_cy<6>
    SLICE_X19Y33.CLK     Tceck                 0.316   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (1.639ns logic, 4.257ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X19Y41.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.324 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.CQ      Tcko                  0.447   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X28Y57.A1      net (fanout=2)        0.848   clock_controller/cnt_mov<6>
    SLICE_X28Y57.COUT    Topcya                0.409   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.AMUX    Tcina                 0.194   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A2      net (fanout=1)        0.896   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CE      net (fanout=9)        1.995   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (1.604ns logic, 3.742ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_6 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.324 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_6 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.CQ      Tcko                  0.447   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_6
    SLICE_X28Y57.A1      net (fanout=2)        0.848   clock_controller/cnt_mov<6>
    SLICE_X28Y57.COUT    Topcya                0.395   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lut<0>
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.AMUX    Tcina                 0.194   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A2      net (fanout=1)        0.896   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CE      net (fanout=9)        1.995   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (1.590ns logic, 3.742ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_mov_5 (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.324 - 0.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_mov_5 to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   clock_controller/cnt_mov<7>
                                                       clock_controller/cnt_mov_5
    SLICE_X28Y57.A2      net (fanout=2)        0.797   clock_controller/cnt_mov<5>
    SLICE_X28Y57.COUT    Topcya                0.409   clock_controller/Mcompar_n0018_cy<3>
                                                       clock_controller/Mcompar_n0018_lutdi
                                                       clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0018_cy<3>
    SLICE_X28Y58.AMUX    Tcina                 0.194   clock_controller/Mcompar_n0018_cy<4>
                                                       clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A2      net (fanout=1)        0.896   clock_controller/Mcompar_n0018_cy<4>
    SLICE_X27Y61.A       Tilo                  0.259   clock_controller/Mcompar_n0018_cy<5>
                                                       clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CE      net (fanout=9)        1.995   clock_controller/Mcompar_n0018_cy<5>
    SLICE_X19Y41.CLK     Tceck                 0.295   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.604ns logic, 3.691ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_fast (SLICE_X19Y37.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_fast_6 (FF)
  Destination:          clock_controller/clk_fast (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.236 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_fast_6 to clock_controller/clk_fast
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.CQ      Tcko                  0.408   clock_controller/cnt_fast<7>
                                                       clock_controller/cnt_fast_6
    SLICE_X34Y49.A1      net (fanout=2)        0.911   clock_controller/cnt_fast<6>
    SLICE_X34Y49.COUT    Topcya                0.386   clock_controller/Mcompar_n0027_cy<3>
                                                       clock_controller/Mcompar_n0027_lutdi
                                                       clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0027_cy<4>
                                                       clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A       Tilo                  0.259   clock_controller/Mcompar_n0027_cy<5>
                                                       clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CE      net (fanout=9)        2.173   clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CLK     Tceck                 0.295   clock_controller/clk_fast
                                                       clock_controller/clk_fast
    -------------------------------------------------  ---------------------------
    Total                                      5.237ns (1.560ns logic, 3.677ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_fast_6 (FF)
  Destination:          clock_controller/clk_fast (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.236 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_fast_6 to clock_controller/clk_fast
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.CQ      Tcko                  0.408   clock_controller/cnt_fast<7>
                                                       clock_controller/cnt_fast_6
    SLICE_X34Y49.A1      net (fanout=2)        0.911   clock_controller/cnt_fast<6>
    SLICE_X34Y49.COUT    Topcya                0.379   clock_controller/Mcompar_n0027_cy<3>
                                                       clock_controller/Mcompar_n0027_lut<0>
                                                       clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0027_cy<4>
                                                       clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A       Tilo                  0.259   clock_controller/Mcompar_n0027_cy<5>
                                                       clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CE      net (fanout=9)        2.173   clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CLK     Tceck                 0.295   clock_controller/clk_fast
                                                       clock_controller/clk_fast
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.553ns logic, 3.677ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_controller/cnt_fast_4 (FF)
  Destination:          clock_controller/clk_fast (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.236 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_controller/cnt_fast_4 to clock_controller/clk_fast
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.AQ      Tcko                  0.408   clock_controller/cnt_fast<7>
                                                       clock_controller/cnt_fast_4
    SLICE_X34Y49.A3      net (fanout=2)        0.886   clock_controller/cnt_fast<4>
    SLICE_X34Y49.COUT    Topcya                0.386   clock_controller/Mcompar_n0027_cy<3>
                                                       clock_controller/Mcompar_n0027_lutdi
                                                       clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.CIN     net (fanout=1)        0.003   clock_controller/Mcompar_n0027_cy<3>
    SLICE_X34Y50.AMUX    Tcina                 0.212   clock_controller/Mcompar_n0027_cy<4>
                                                       clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A5      net (fanout=1)        0.590   clock_controller/Mcompar_n0027_cy<4>
    SLICE_X37Y52.A       Tilo                  0.259   clock_controller/Mcompar_n0027_cy<5>
                                                       clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CE      net (fanout=9)        2.173   clock_controller/Mcompar_n0027_cy<5>
    SLICE_X19Y37.CLK     Tceck                 0.295   clock_controller/clk_fast
                                                       clock_controller/clk_fast
    -------------------------------------------------  ---------------------------
    Total                                      5.212ns (1.560ns logic, 3.652ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_fast (SLICE_X19Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_fast (FF)
  Destination:          clock_controller/clk_fast (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_fast to clock_controller/clk_fast
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.AQ      Tcko                  0.198   clock_controller/clk_fast
                                                       clock_controller/clk_fast
    SLICE_X19Y37.A6      net (fanout=2)        0.022   clock_controller/clk_fast
    SLICE_X19Y37.CLK     Tah         (-Th)    -0.215   clock_controller/clk_fast
                                                       clock_controller/clk_fast_INV_4_o1_INV_0
                                                       clock_controller/clk_fast
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_25mhz (SLICE_X19Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_25mhz (FF)
  Destination:          clock_controller/clk_25mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_25mhz to clock_controller/clk_25mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.198   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz
    SLICE_X19Y33.D6      net (fanout=2)        0.025   clock_controller/clk_25mhz
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   clock_controller/clk_25mhz
                                                       clock_controller/clk_25mhz_INV_1_o1_INV_0
                                                       clock_controller/clk_25mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_controller/clk_mov (SLICE_X19Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_controller/clk_mov (FF)
  Destination:          clock_controller/clk_mov (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_controller/clk_mov to clock_controller/clk_mov
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.198   clock_controller/clk_mov
                                                       clock_controller/clk_mov
    SLICE_X19Y41.A6      net (fanout=2)        0.026   clock_controller/clk_mov
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   clock_controller/clk_mov
                                                       clock_controller/clk_mov_INV_3_o1_INV_0
                                                       clock_controller/clk_mov
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_fast<3>/CLK
  Logical resource: clock_controller/cnt_fast_0/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_controller/cnt_fast<3>/CLK
  Logical resource: clock_controller/cnt_fast_1/CK
  Location pin: SLICE_X36Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.185|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7032 paths, 0 nets, and 272 connections

Design statistics:
   Minimum period:   6.185ns{1}   (Maximum frequency: 161.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 17:47:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



