// Seed: 2831708099
module module_0 ();
  parameter id_1 = id_1 + 1'b0;
  wor id_2;
  tri id_3;
  assign id_2 = {id_3{id_1}};
  assign (weak1, strong0) id_2 = 1;
  module_2 modCall_1 ();
  assign id_1 = {-1'b0} == id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4;
  xor primCall (id_1, id_2, id_3, id_4);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1[-1] = -1;
endmodule
module module_3 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10
);
  wire id_12;
  module_2 modCall_1 ();
  wire id_13;
endmodule
