---
title: DMA (Direct Memory Access)
aliases:
  - "Direct Memory Access"
  - "DMA"
  - "–ø—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø –∫ –ø–∞–º—è—Ç–∏"
  - "–∫–∞–Ω–∞–ª –ø—Ä—è–º–æ–≥–æ –¥–æ—Å—Ç—É–ø–∞"
tags:
  - "#dma"
  - "#hardware"
  - "#memory"
  - "#cpu"
  - "#glossary"
path:
  - "hardware/dma"
---

## üìå DMA

**DMA** (Direct Memory Access, –ø—Ä—è–º–æ–π –¥–æ—Å—Ç—É–ø –∫ –ø–∞–º—è—Ç–∏) ‚Äî –∞–ø–ø–∞—Ä–∞—Ç–Ω—ã–π –º–µ—Ö–∞–Ω–∏–∑–º –≤ –∫–æ–º–ø—å—é—Ç–µ—Ä–Ω—ã—Ö —Å–∏—Å—Ç–µ–º–∞—Ö, –ø–æ–∑–≤–æ–ª—è—é—â–∏–π –ø–µ—Ä–∏—Ñ–µ—Ä–∏–π–Ω—ã–º —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞–º –∏–ª–∏ –≤–Ω—É—Ç—Ä–µ–Ω–Ω–∏–º –º–æ–¥—É–ª—è–º –æ–±–º–µ–Ω–∏–≤–∞—Ç—å—Å—è –¥–∞–Ω–Ω—ã–º–∏ —Å –æ–ø–µ—Ä–∞—Ç–∏–≤–Ω–æ–π –ø–∞–º—è—Ç—å—é –±–µ–∑ —É—á–∞—Å—Ç–∏—è —Ü–µ–Ω—Ç—Ä–∞–ª—å–Ω–æ–≥–æ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ ([[CPU]]). DMA –æ—Å–≤–æ–±–æ–∂–¥–∞–µ—Ç –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä –æ—Ç –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –∑–∞—Ç—Ä–∞—Ç–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π –∫–æ–ø–∏—Ä–æ–≤–∞–Ω–∏—è –¥–∞–Ω–Ω—ã—Ö, —É–≤–µ–ª–∏—á–∏–≤–∞–µ—Ç –ø—Ä–æ–ø—É—Å–∫–Ω—É—é —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç—å —Å–∏—Å—Ç–µ–º—ã –∏ —Å–Ω–∏–∂–∞–µ—Ç –∑–∞–¥–µ—Ä–∂–∫–∏ –ø—Ä–∏ –æ–±–º–µ–Ω–µ.

---

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç

### –û—Å–Ω–æ–≤–Ω—ã–µ –∫–æ–º–ø–æ–Ω–µ–Ω—Ç—ã DMA-—Å–∏—Å—Ç–µ–º—ã

- **DMA Controller (DMAC):** —É–ø—Ä–∞–≤–ª—è—é—â–∏–π –±–ª–æ–∫, –∫–æ—Ç–æ—Ä—ã–π –∏–Ω–∏—Ü–∏–∏—Ä—É–µ—Ç, –∫–æ–Ω—Ç—Ä–æ–ª–∏—Ä—É–µ—Ç –∏ –∑–∞–≤–µ—Ä—à–∞–µ—Ç –ø–µ—Ä–µ–¥–∞—á—É –¥–∞–Ω–Ω—ã—Ö –º–µ–∂–¥—É –∏—Å—Ç–æ—á–Ω–∏–∫–æ–º –∏ –ø—Ä–∏—ë–º–Ω–∏–∫–æ–º.
- **–ò—Å—Ç–æ—á–Ω–∏–∫ –¥–∞–Ω–Ω—ã—Ö:** –º–æ–∂–µ—Ç –±—ã—Ç—å [[RAM]], –ø–æ—Ä—Ç–æ–º –≤–≤–æ–¥–∞-–≤—ã–≤–æ–¥–∞, –±—É—Ñ–µ—Ä–æ–º –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ (–Ω–∞–ø—Ä–∏–º–µ—Ä, [[UART]], [[SPI]], [[ADC]], [[DAC]]).
- **–ü—Ä–∏—ë–º–Ω–∏–∫ –¥–∞–Ω–Ω—ã—Ö:** –∞–Ω–∞–ª–æ–≥–∏—á–Ω–æ ‚Äî [[RAM]], –ø–µ—Ä–∏—Ñ–µ—Ä–∏–π–Ω—ã–π –±—É—Ñ–µ—Ä, —Ä–µ–≥–∏—Å—Ç—Ä–∞ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞.
- **–ê–¥—Ä–µ—Å–Ω—ã–µ —Ä–µ–≥–∏—Å—Ç—Ä—ã:** —Å–æ–¥–µ—Ä–∂–∞—Ç –∞–¥—Ä–µ—Å–∞ –Ω–∞—á–∞–ª–∞ –±–ª–æ–∫–∞ –¥–∞–Ω–Ω—ã—Ö –¥–ª—è —á—Ç–µ–Ω–∏—è –∏ –∑–∞–ø–∏—Å–∏.
- **–°—á—ë—Ç—á–∏–∫ –∫–æ–ª–∏—á–µ—Å—Ç–≤–∞ –ø–µ—Ä–µ–¥–∞–≤–∞–µ–º—ã—Ö –±–∞–π—Ç (–∏–ª–∏ —Å–ª–æ–≤):** –¥–ª—è –æ—Ç—Å–ª–µ–∂–∏–≤–∞–Ω–∏—è –æ–±—ä—ë–º–∞ –¥–∞–Ω–Ω—ã—Ö.
- **–ö–∞–Ω–∞–ª/–∫–∞–Ω–∞–ª—ã DMA:** —Å–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–π –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –º–æ–∂–µ—Ç –∏–º–µ—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –∫–∞–Ω–∞–ª–æ–≤ –¥–ª—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã—Ö –æ–ø–µ—Ä–∞—Ü–∏–π.
- **–°–∏–≥–Ω–∞–ª—ã –∑–∞–ø—Ä–æ—Å–∞ (Request) –∏ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è (Grant):** –¥–ª—è —Å–æ–≥–ª–∞—Å–æ–≤–∞–Ω–∏—è —Å [[CPU]] –∏ —à–∏–Ω–∞–º–∏.
- **–ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å —Å –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–æ–º:** –¥–ª—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –∏ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –ø–µ—Ä–µ–¥–∞—á–∞–º–∏, –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–π –ø–æ—Å–ª–µ –æ–∫–æ–Ω—á–∞–Ω–∏—è.

### –ü—Ä–∏–Ω—Ü–∏–ø —Ä–∞–±–æ—Ç—ã

1. –ü—Ä–æ—Ü–µ—Å—Å–æ—Ä –Ω–∞—Å—Ç—Ä–∞–∏–≤–∞–µ—Ç DMA: –∑–∞–¥–∞—ë—Ç –∞–¥—Ä–µ—Å–∞ –∏—Å—Ç–æ—á–Ω–∏–∫–∞ –∏ –ø—Ä–∏—ë–º–Ω–∏–∫–∞, —Ä–∞–∑–º–µ—Ä –±–ª–æ–∫–∞, —Ä–µ–∂–∏–º —Ä–∞–±–æ—Ç—ã.
2. DMA Controller –ø–æ–ª—É—á–∞–µ—Ç –∑–∞–ø—Ä–æ—Å –Ω–∞ –ø–µ—Ä–µ–¥–∞—á—É –¥–∞–Ω–Ω—ã—Ö –æ—Ç –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ –∏–ª–∏ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞.
3. DMAC —Å–∞–º–æ—Å—Ç–æ—è—Ç–µ–ª—å–Ω–æ –æ—Å—É—â–µ—Å—Ç–≤–ª—è–µ—Ç —á—Ç–µ–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö –∏–∑ –∏—Å—Ç–æ—á–Ω–∏–∫–∞ –∏ –∑–∞–ø–∏—Å—å –≤ –ø—Ä–∏—ë–º–Ω–∏–∫ —á–µ—Ä–µ–∑ —Å–∏—Å—Ç–µ–º–Ω—É—é —à–∏–Ω—É, –º–∏–Ω—É—è CPU.
4. –ü–æ –æ–∫–æ–Ω—á–∞–Ω–∏–∏ –ø–µ—Ä–µ–¥–∞—á–∏ DMA –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ –¥–ª—è —É–≤–µ–¥–æ–º–ª–µ–Ω–∏—è CPU.
5. CPU –º–æ–∂–µ—Ç –ø—Ä–æ–¥–æ–ª–∂–∞—Ç—å –≤—ã–ø–æ–ª–Ω—è—Ç—å –¥—Ä—É–≥–∏–µ –∑–∞–¥–∞—á–∏ –≤–æ –≤—Ä–µ–º—è —Ä–∞–±–æ—Ç—ã DMA.

### –¢–∏–ø—ã –ø–µ—Ä–µ–¥–∞—á DMA

- **Memory-to-Memory:** –∫–æ–ø–∏—Ä–æ–≤–∞–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö –≤–Ω—É—Ç—Ä–∏ –ø–∞–º—è—Ç–∏.
- **Peripheral-to-Memory:** –ø—Ä–∏–µ–º –¥–∞–Ω–Ω—ã—Ö —Å –ø–µ—Ä–∏—Ñ–µ—Ä–∏–∏ –≤ –ø–∞–º—è—Ç—å.
- **Memory-to-Peripheral:** –æ—Ç–ø—Ä–∞–≤–∫–∞ –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞–º—è—Ç–∏ –Ω–∞ –ø–µ—Ä–∏—Ñ–µ—Ä–∏—é.
- **Peripheral-to-Peripheral:** —Ä–µ–¥–∫–æ, –Ω–æ –≤–æ–∑–º–æ–∂–Ω–æ.

### –†–µ–∂–∏–º—ã —Ä–∞–±–æ—Ç—ã

- **Single Transfer:** –ø–µ—Ä–µ–¥–∞—á–∞ –æ–¥–Ω–æ–≥–æ —Å–ª–æ–≤–∞ –∑–∞ —Ä–∞–∑, —Å –≤–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å—é –ø—Ä–µ—Ä—ã–≤–∞–Ω–∏—è –ø–æ—Å–ª–µ –∫–∞–∂–¥–æ–≥–æ.
- **Block Transfer:** –ø–µ—Ä–µ–¥–∞—á–∞ –±–ª–æ–∫–∞ –¥–∞–Ω–Ω—ã—Ö —Ü–µ–ª–∏–∫–æ–º.
- **Demand Transfer:** –Ω–µ–ø—Ä–µ—Ä—ã–≤–Ω–∞—è –ø–µ—Ä–µ–¥–∞—á–∞, –ø–æ–∫–∞ –∑–∞–ø—Ä–æ—Å –∞–∫—Ç–∏–≤–µ–Ω.
- **Scatter-Gather:** –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞ –Ω–µ—Å–∫–æ–ª—å–∫–∏—Ö –±–ª–æ–∫–æ–≤ –¥–∞–Ω–Ω—ã—Ö, –∑–∞–¥–∞–≤–∞–µ–º—ã—Ö —Ç–∞–±–ª–∏—Ü–µ–π.

### –ê—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω–∞—è —Å—Ö–µ–º–∞ DMA

```mermaid
flowchart TB
    CPU["CPU"]
    DMAC["DMA Controller"]
    RAM["RAM"]
    Peripheral["Peripheral Device"]

    CPU -->|–ù–∞—Å—Ç—Ä–æ–π–∫–∞| DMAC
    Peripheral -->|–ó–∞–ø—Ä–æ—Å –ø–µ—Ä–µ–¥–∞—á–∏| DMAC
    DMAC -->|–ß—Ç–µ–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö| RAM
    DMAC -->|–ó–∞–ø–∏—Å—å –¥–∞–Ω–Ω—ã—Ö| RAM
    DMAC -->|–ü—Ä–µ—Ä—ã–≤–∞–Ω–∏–µ| CPU
    Peripheral <--> RAM

	style DMAC stroke:#fff,stroke-width:5px,font-weight:bold
````

---

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

- –í –ª—é–±—ã—Ö —Å–∏—Å—Ç–µ–º–∞—Ö —Å –∏–Ω—Ç–µ–Ω—Å–∏–≤–Ω—ã–º –æ–±–º–µ–Ω–æ–º –¥–∞–Ω–Ω—ã–º–∏: –∞—É–¥–∏–æ, –≤–∏–¥–µ–æ, —Å–µ—Ç—å, –¥–∏—Å–∫–æ–≤—ã–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞.
    
- –í—Å—Ç—Ä–∞–∏–≤–∞–µ–º—ã–µ —Å–∏—Å—Ç–µ–º—ã —Å –Ω–∏–∑–∫–∏–º —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏–µ–º ‚Äî –æ—Å–≤–æ–±–æ–∂–¥–µ–Ω–∏–µ CPU.
    
- –°–∏—Å—Ç–µ–º—ã —Ä–µ–∞–ª—å–Ω–æ–≥–æ –≤—Ä–µ–º–µ–Ω–∏ –¥–ª—è –º–∏–Ω–∏–º–∏–∑–∞—Ü–∏–∏ –∑–∞–¥–µ—Ä–∂–µ–∫ –æ–±—Ä–∞–±–æ—Ç–∫–∏ –¥–∞–Ω–Ω—ã—Ö.
    
- –í –≥—Ä–∞—Ñ–∏—á–µ—Å–∫–∏—Ö –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞—Ö, –∑–≤—É–∫–æ–≤—ã—Ö –∫–∞—Ä—Ç–∞—Ö, —Å–µ—Ç–µ–≤—ã—Ö –∞–¥–∞–ø—Ç–µ—Ä–∞—Ö.
    
- –ú–∏–∫—Ä–æ–∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä—ã —Å –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–Ω—ã–º–∏ —Ä–µ—Å—É—Ä—Å–∞–º–∏ CPU –∏ –≤—ã—Å–æ–∫–æ–π –Ω–∞–≥—Ä—É–∑–∫–æ–π –Ω–∞ I/O.
    
- –í –º–Ω–æ–≥–æ–∫–∞–Ω–∞–ª—å–Ω—ã—Ö —Å–∏—Å—Ç–µ–º–∞—Ö –¥–ª—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ–π –æ–±—Ä–∞–±–æ—Ç–∫–∏ –ø–æ—Ç–æ–∫–æ–≤ –¥–∞–Ω–Ω—ã—Ö.
    

---

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –ó–Ω–∞—á–∏—Ç–µ–ª—å–Ω–æ–µ —Å–Ω–∏–∂–µ–Ω–∏–µ –Ω–∞–≥—Ä—É–∑–∫–∏ –Ω–∞ CPU.
    
- –ü–æ–≤—ã—à–µ–Ω–∏–µ –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏ –æ–±–º–µ–Ω–∞ –¥–∞–Ω–Ω—ã–º–∏.
    
- –°–Ω–∏–∂–µ–Ω–∏–µ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏—è –∑–∞ —Å—á—ë—Ç —Ä–∞–∑–≥—Ä—É–∑–∫–∏ CPU.
    
- –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ–≥–æ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –≤—ã—á–∏—Å–ª–µ–Ω–∏–π –∏ –ø–µ—Ä–µ–¥–∞—á–∏ –¥–∞–Ω–Ω—ã—Ö.
    
- –ü–æ–¥–¥–µ—Ä–∂–∫–∞ –Ω–µ—Å–∫–æ–ª—å–∫–∏—Ö –∫–∞–Ω–∞–ª–æ–≤ –∏ —Ä–µ–∂–∏–º–æ–≤ —Ä–∞–±–æ—Ç—ã –¥–ª—è –≥–∏–±–∫–æ—Å—Ç–∏.
    

---

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –£—Å–ª–æ–∂–Ω–µ–Ω–∏–µ –∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–π —á–∞—Å—Ç–∏ –∏ –ø—Ä–æ–≥—Ä–∞–º–º–Ω–æ–≥–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è.
    
- –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç—å –∫–æ–Ω—Ñ–ª–∏–∫—Ç–æ–≤ –Ω–∞ —Å–∏—Å—Ç–µ–º–Ω–æ–π —à–∏–Ω–µ —Å CPU.
    
- –ù–µ–æ–±—Ö–æ–¥–∏–º–æ—Å—Ç—å —Ç—â–∞—Ç–µ–ª—å–Ω–æ–π –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –∏ —Å–∏–Ω—Ö—Ä–æ–Ω–∏–∑–∞—Ü–∏–∏.
    
- –û—à–∏–±–∫–∏ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏ –º–æ–≥—É—Ç –ø—Ä–∏–≤–æ–¥–∏—Ç—å –∫ –ø–æ–≤—Ä–µ–∂–¥–µ–Ω–∏—é –¥–∞–Ω–Ω—ã—Ö.
    
- –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–µ –ø–æ –ø–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ–º—ã–º —Ç–∏–ø–∞–º –∏ —Ä–∞–∑–º–µ—Ä–∞–º –ø–µ—Ä–µ–¥–∞—á.
    

---

## üîó –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

[[CPU]], [[Memory Controller]], [[Interrupt]], [[Peripheral]], [[SPI]], [[UART]], [[ADC]], [[DAC]], [[Bus Arbitration]], [[Scatter-Gather]], [[Memory Map]], [[RTOS]], [[MCU]], [[SoC]]

---

## –†–µ–∑—é–º–µ

DMA ‚Äî –∫—Ä–∏—Ç–∏—á–µ—Å–∫–∏ –≤–∞–∂–Ω—ã–π –º–µ—Ö–∞–Ω–∏–∑–º –ø—Ä—è–º–æ–≥–æ –æ–±–º–µ–Ω–∞ –¥–∞–Ω–Ω—ã–º–∏ –º–µ–∂–¥—É –ø–∞–º—è—Ç—å—é –∏ –ø–µ—Ä–∏—Ñ–µ—Ä–∏–µ–π –±–µ–∑ —É—á–∞—Å—Ç–∏—è CPU, –ø–æ–∑–≤–æ–ª—è—é—â–∏–π –ø–æ–≤—ã—Å–∏—Ç—å –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏ —ç–Ω–µ—Ä–≥–æ—ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç—å —Å–∏—Å—Ç–µ–º—ã. –ò—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –≤–µ–∑–¥–µ, –≥–¥–µ –Ω–µ–æ–±—Ö–æ–¥–∏–º –±—ã—Å—Ç—Ä—ã–π –∏ –Ω–µ–ø—Ä–µ—Ä—ã–≤–Ω—ã–π –ø–æ—Ç–æ–∫ –¥–∞–Ω–Ω—ã—Ö, –æ—Å–æ–±–µ–Ω–Ω–æ –≤ —Ä–µ–∞–ª—å–Ω–æ–º –≤—Ä–µ–º–µ–Ω–∏ –∏ –≤—Å—Ç—Ä–∞–∏–≤–∞–µ–º—ã—Ö –ø—Ä–∏–ª–æ–∂–µ–Ω–∏—è—Ö. –¢—Ä–µ–±—É–µ—Ç –∞–∫–∫—É—Ä–∞—Ç–Ω–æ–π –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ –∏ –ø–æ–¥–¥–µ—Ä–∂–∫–∏ –Ω–∞ —É—Ä–æ–≤–Ω–µ –∞–ø–ø–∞—Ä–∞—Ç—É—Ä—ã –∏ –ø—Ä–æ–≥—Ä–∞–º–º–Ω–æ–≥–æ –æ–±–µ—Å–ø–µ—á–µ–Ω–∏—è.

---

### –ü—Ä–∏–º–µ—Ä—ã –∫–æ–¥–∞

#### C: –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ DMA (–ø—Ä–∏–º–µ—Ä STM32 HAL –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏ –ø–æ UART)

```c
DMA_HandleTypeDef hdma_tx;

void DMA_Init(void) {
    __HAL_RCC_DMA1_CLK_ENABLE();

    hdma_tx.Instance = DMA1_Stream6;
    hdma_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tx.Init.Mode = DMA_NORMAL;
    hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;

    HAL_DMA_Init(&hdma_tx);

    __HAL_LINKDMA(&huart2, hdmatx, hdma_tx);

    HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
}

void UART_DMA_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) {
    HAL_UART_Transmit_DMA(huart, pData, Size);
}
```

#### –ê—Å—Å–µ–º–±–ª–µ—Ä (–ø—Ä–∏–º–µ—Ä –∑–∞–ø—É—Å–∫–∞ DMA –≤ –ø—Ä–æ—Å—Ç–æ–º MCU)

```assembly
; –ù–∞—Å—Ç—Ä–æ–π–∫–∞ DMA: –∞–¥—Ä–µ—Å –∏—Å—Ç–æ—á–Ω–∏–∫–∞ –∏ –ø—Ä–∏–µ–º–Ω–∏–∫–∞, —Ä–∞–∑–º–µ—Ä
MOV R0, #SOURCE_ADDR
MOV R1, #DEST_ADDR
MOV R2, #TRANSFER_SIZE
; –ó–∞–ø—É—Å–∫ DMA (—É—Å–ª–æ–≤–Ω—ã–π –∫–æ–¥)
STR R0, [DMA_SRC_REG]
STR R1, [DMA_DST_REG]
STR R2, [DMA_SIZE_REG]
MOV R3, #1
STR R3, [DMA_CTRL_REG] ; –ó–∞–ø—É—Å–∫
```

#### Linux: –ø—Ä–æ—Å–º–æ—Ç—Ä —Å–æ—Å—Ç–æ—è–Ω–∏—è DMA —É—Å—Ç—Ä–æ–π—Å—Ç–≤

```bash
cat /proc/dma
dmesg | grep dma
```

---

**–ò—Å—Ç–æ—á–Ω–∏–∫–∏:**  
STM32 Reference Manuals, ARM Technical Reference, osdev.org, Wikipedia, Embedded.com, datasheets MCU, FreeRTOS DMA examples, Intel/AMD manuals.