// Seed: 2251858522
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    output tri id_10,
    input supply1 id_11,
    output wand id_12,
    input wand id_13
    , id_22,
    output tri0 id_14,
    input tri id_15,
    output wire id_16,
    input tri0 id_17,
    input supply1 id_18,
    output uwire id_19,
    output supply1 id_20
);
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output wor   id_4,
    input  tri   id_5,
    output logic id_6
);
  always @(posedge 1 != -1 or 1)
    if (1) id_6 <= id_5;
    else $signed(56);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_4,
      id_2,
      id_4,
      id_0,
      id_4,
      id_1,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
