library verilog;
use verilog.vl_types.all;
entity exercise_1 is
    port(
        reset           : in     vl_logic;
        clk             : in     vl_logic;
        ena             : in     vl_logic;
        lamp_ctl        : out    vl_logic_vector(15 downto 0)
    );
end exercise_1;
