Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb  1 16:45:57 2019
| Host         : LabSet332 running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file Parallel_in_serial_out_load_enable_behavior_bus_skew_routed.rpt -pb Parallel_in_serial_out_load_enable_behavior_bus_skew_routed.pb -rpx Parallel_in_serial_out_load_enable_behavior_bus_skew_routed.rpx
| Design       : Parallel_in_serial_out_load_enable_behavior
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

