#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 15 16:34:45 2023
# Process ID: 1397
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/clk_wiz_0/clk_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Device 21-403] Loading part xc7s50csga324-1
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/clk_wiz_0/clk_wiz_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/ip/clk_wiz_0/clk_wiz_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top clk_wiz_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2104.312 ; gain = 388.676 ; free physical = 3018 ; free virtual = 8757
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 40.625000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2169.281 ; gain = 453.645 ; free physical = 2929 ; free virtual = 8671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2184.125 ; gain = 468.488 ; free physical = 2926 ; free virtual = 8668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2184.125 ; gain = 468.488 ; free physical = 2926 ; free virtual = 8668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.062 ; gain = 0.000 ; free physical = 2921 ; free virtual = 8663
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.035 ; gain = 0.000 ; free physical = 2902 ; free virtual = 8658
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.035 ; gain = 0.000 ; free physical = 2902 ; free virtual = 8658
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2901 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2901 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2901 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2900 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2900 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8657
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.035 ; gain = 468.488 ; free physical = 2893 ; free virtual = 8657
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.043 ; gain = 485.398 ; free physical = 2893 ; free virtual = 8658
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.043 ; gain = 0.000 ; free physical = 2893 ; free virtual = 8658
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.969 ; gain = 0.000 ; free physical = 2935 ; free virtual = 8719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fe8add83
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2443.969 ; gain = 731.301 ; free physical = 2935 ; free virtual = 8719
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2004.488; main = 1933.081; forked = 430.912
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3175.844; main = 2443.973; forked = 974.805
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2459.977 ; gain = 747.309 ; free physical = 2934 ; free virtual = 8718
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2004.488; main = 1934.386; forked = 430.912
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3175.844; main = 2459.980; forked = 974.805
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-11065] parameter 'EXP_OBS_OUT_I' becomes localparam in 'bmu' with formal parameter declaration list [/home/fpga/hdl/bmu.sv:20]
WARNING: [Synth 8-11065] parameter 'EXP_OBS_OUT_Q' becomes localparam in 'bmu' with formal parameter declaration list [/home/fpga/hdl/bmu.sv:21]
WARNING: [Synth 8-6901] identifier 'NUM_STATES' is used before its declaration [/home/fpga/hdl/tbu.sv:7]
WARNING: [Synth 8-6901] identifier 'NUM_STATES' is used before its declaration [/home/fpga/hdl/tbu.sv:8]
WARNING: [Synth 8-6901] identifier 'row_ind' is used before its declaration [/home/fpga/hdl/tbu.sv:470]
WARNING: [Synth 8-6901] identifier 'prev_state' is used before its declaration [/home/fpga/hdl/viterbi.sv:30]
WARNING: [Synth 8-6901] identifier 'desc' is used before its declaration [/home/fpga/hdl/viterbi.sv:31]
WARNING: [Synth 8-6901] identifier 'valid_out' is used before its declaration [/home/fpga/hdl/viterbi.sv:32]
WARNING: [Synth 8-6901] identifier 'sm' is used before its declaration [/home/fpga/hdl/viterbi.sv:33]
WARNING: [Synth 8-6901] identifier 'met_out' is used before its declaration [/home/fpga/hdl/viterbi.sv:34]
WARNING: [Synth 8-6901] identifier 'sm' is used before its declaration [/home/fpga/hdl/viterbi.sv:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2470.883 ; gain = 10.875 ; free physical = 2763 ; free virtual = 8555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'manta' [/home/fpga/hdl/manta.sv:28]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fpga/hdl/manta.sv:127]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fpga/hdl/manta.sv:127]
INFO: [Synth 8-6157] synthesizing module 'bridge_rx' [/home/fpga/hdl/manta.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'bridge_rx' (0#1) [/home/fpga/hdl/manta.sv:181]
INFO: [Synth 8-6157] synthesizing module 'lab8_io_core' [/home/fpga/hdl/manta.sv:326]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/manta.sv:399]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/manta.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'lab8_io_core' (0#1) [/home/fpga/hdl/manta.sv:326]
INFO: [Synth 8-6157] synthesizing module 'bridge_tx' [/home/fpga/hdl/manta.sv:426]
INFO: [Synth 8-6155] done synthesizing module 'bridge_tx' (0#1) [/home/fpga/hdl/manta.sv:426]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/fpga/hdl/manta.sv:492]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/fpga/hdl/manta.sv:492]
INFO: [Synth 8-6155] done synthesizing module 'manta' (0#1) [/home/fpga/hdl/manta.sv:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/fpga/.Xil/Vivado-1397-worker/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/fpga/.Xil/Vivado-1397-worker/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'viterbi' [/home/fpga/hdl/viterbi.sv:6]
INFO: [Synth 8-6157] synthesizing module 'bmu' [/home/fpga/hdl/bmu.sv:7]
	Parameter EXP_OBS_OUT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bmu' (0#1) [/home/fpga/hdl/bmu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bmu__parameterized0' [/home/fpga/hdl/bmu.sv:7]
	Parameter EXP_OBS_OUT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bmu__parameterized0' (0#1) [/home/fpga/hdl/bmu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bmu__parameterized1' [/home/fpga/hdl/bmu.sv:7]
	Parameter EXP_OBS_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bmu__parameterized1' (0#1) [/home/fpga/hdl/bmu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bmu__parameterized2' [/home/fpga/hdl/bmu.sv:7]
	Parameter EXP_OBS_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bmu__parameterized2' (0#1) [/home/fpga/hdl/bmu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tbu' [/home/fpga/hdl/tbu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 36 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_ptr' [/home/fpga/hdl/tbu.sv:420]
	Parameter IND_START bound to: 60 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/tbu.sv:548]
INFO: [Synth 8-6155] done synthesizing module 'read_ptr' (0#1) [/home/fpga/hdl/tbu.sv:420]
INFO: [Synth 8-6157] synthesizing module 'read_ptr__parameterized0' [/home/fpga/hdl/tbu.sv:420]
	Parameter IND_START bound to: 30 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/tbu.sv:548]
INFO: [Synth 8-6155] done synthesizing module 'read_ptr__parameterized0' (0#1) [/home/fpga/hdl/tbu.sv:420]
INFO: [Synth 8-6155] done synthesizing module 'tbu' (0#1) [/home/fpga/hdl/tbu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b000000 
	Parameter STATE_1 bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized0' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b000010 
	Parameter STATE_1 bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized0' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized1' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b000100 
	Parameter STATE_1 bound to: 6'b000101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized1' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized2' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b000110 
	Parameter STATE_1 bound to: 6'b000111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized2' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized3' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b001000 
	Parameter STATE_1 bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized3' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized4' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b001010 
	Parameter STATE_1 bound to: 6'b001011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized4' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized5' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b001100 
	Parameter STATE_1 bound to: 6'b001101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized5' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized6' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b001110 
	Parameter STATE_1 bound to: 6'b001111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized6' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized7' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b010000 
	Parameter STATE_1 bound to: 6'b010001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized7' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized8' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b010010 
	Parameter STATE_1 bound to: 6'b010011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized8' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized9' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b010100 
	Parameter STATE_1 bound to: 6'b010101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized9' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized10' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b010110 
	Parameter STATE_1 bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized10' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized11' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b011000 
	Parameter STATE_1 bound to: 6'b011001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized11' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized12' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b011010 
	Parameter STATE_1 bound to: 6'b011011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized12' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized13' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b011100 
	Parameter STATE_1 bound to: 6'b011101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized13' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized14' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b011110 
	Parameter STATE_1 bound to: 6'b011111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized14' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized15' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b100000 
	Parameter STATE_1 bound to: 6'b100001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized15' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized16' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b100010 
	Parameter STATE_1 bound to: 6'b100011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized16' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized17' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b100100 
	Parameter STATE_1 bound to: 6'b100101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized17' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized18' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b100110 
	Parameter STATE_1 bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized18' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized19' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b101000 
	Parameter STATE_1 bound to: 6'b101001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized19' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized20' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b101010 
	Parameter STATE_1 bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized20' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized21' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b101100 
	Parameter STATE_1 bound to: 6'b101101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized21' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized22' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b101110 
	Parameter STATE_1 bound to: 6'b101111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized22' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized23' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b110000 
	Parameter STATE_1 bound to: 6'b110001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized23' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized24' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b110010 
	Parameter STATE_1 bound to: 6'b110011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized24' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized25' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b110100 
	Parameter STATE_1 bound to: 6'b110101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized25' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized26' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b110110 
	Parameter STATE_1 bound to: 6'b110111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized26' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized27' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b111000 
	Parameter STATE_1 bound to: 6'b111001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized27' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized28' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b111010 
	Parameter STATE_1 bound to: 6'b111011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized28' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized29' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b111100 
	Parameter STATE_1 bound to: 6'b111101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized29' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized30' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 0 - type: integer 
	Parameter STATE_0 bound to: 6'b111110 
	Parameter STATE_1 bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized30' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized31' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b000000 
	Parameter STATE_1 bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized31' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized32' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b000010 
	Parameter STATE_1 bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized32' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized33' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b000100 
	Parameter STATE_1 bound to: 6'b000101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized33' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized34' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b000110 
	Parameter STATE_1 bound to: 6'b000111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized34' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized35' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b001000 
	Parameter STATE_1 bound to: 6'b001001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized35' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized36' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b001010 
	Parameter STATE_1 bound to: 6'b001011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized36' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized37' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b001100 
	Parameter STATE_1 bound to: 6'b001101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized37' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized38' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b001110 
	Parameter STATE_1 bound to: 6'b001111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized38' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized39' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b010000 
	Parameter STATE_1 bound to: 6'b010001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized39' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized40' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b010010 
	Parameter STATE_1 bound to: 6'b010011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized40' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized41' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b010100 
	Parameter STATE_1 bound to: 6'b010101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized41' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized42' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b010110 
	Parameter STATE_1 bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized42' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized43' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b011000 
	Parameter STATE_1 bound to: 6'b011001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized43' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized44' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b011010 
	Parameter STATE_1 bound to: 6'b011011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized44' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized45' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b011100 
	Parameter STATE_1 bound to: 6'b011101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized45' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized46' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b011110 
	Parameter STATE_1 bound to: 6'b011111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized46' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized47' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b100000 
	Parameter STATE_1 bound to: 6'b100001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized47' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized48' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b100010 
	Parameter STATE_1 bound to: 6'b100011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized48' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized49' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b100100 
	Parameter STATE_1 bound to: 6'b100101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized49' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized50' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b100110 
	Parameter STATE_1 bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized50' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized51' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b101000 
	Parameter STATE_1 bound to: 6'b101001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized51' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized52' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b101010 
	Parameter STATE_1 bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized52' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized53' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b101100 
	Parameter STATE_1 bound to: 6'b101101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized53' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized54' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b101110 
	Parameter STATE_1 bound to: 6'b101111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized54' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized55' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b110000 
	Parameter STATE_1 bound to: 6'b110001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized55' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized56' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b110010 
	Parameter STATE_1 bound to: 6'b110011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized56' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized57' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b110100 
	Parameter STATE_1 bound to: 6'b110101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized57' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized58' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b110110 
	Parameter STATE_1 bound to: 6'b110111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized58' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized59' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b111000 
	Parameter STATE_1 bound to: 6'b111001 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized59' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized60' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b111010 
	Parameter STATE_1 bound to: 6'b111011 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized60' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized61' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b111100 
	Parameter STATE_1 bound to: 6'b111101 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized61' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6157] synthesizing module 'acs_butterfly__parameterized62' [/home/fpga/hdl/acs_but.sv:7]
	Parameter TRANSITION_BIT bound to: 1 - type: integer 
	Parameter STATE_0 bound to: 6'b111110 
	Parameter STATE_1 bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'acs_butterfly__parameterized62' (0#1) [/home/fpga/hdl/acs_but.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'viterbi' (0#1) [/home/fpga/hdl/viterbi.sv:6]
WARNING: [Synth 8-689] width (1) of port connection 'last_state' does not match port width (6) of module 'viterbi' [/home/fpga/hdl/top_level.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-6014] Unused sequential element pm_0_reg was removed.  [/home/fpga/hdl/acs_but.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pm_1_reg was removed.  [/home/fpga/hdl/acs_but.sv:40]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:9]
WARNING: [Synth 8-3848] Net valid_out in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:46]
WARNING: [Synth 8-3848] Net vit_desc in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:45]
WARNING: [Synth 8-3848] Net last_state in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:63]
WARNING: [Synth 8-3848] Net ready_in in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:44]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port dout_0[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[35] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[34] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[33] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[32] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[31] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[30] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[29] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[28] in module read_ptr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_0[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_1[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_2[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_3[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_4[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_5[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_6[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_7[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_8[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_9[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_10[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_11[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_12[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_13[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_14[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[35] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[34] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[33] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[32] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[31] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[30] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[29] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dout_15[28] in module read_ptr is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bmu__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_rst in module bmu__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bmu__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_rst in module bmu__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bmu__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_rst in module bmu__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module bmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port sys_rst in module bmu is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.852 ; gain = 135.844 ; free physical = 2480 ; free virtual = 8276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.727 ; gain = 147.719 ; free physical = 2476 ; free virtual = 8274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2607.727 ; gain = 147.719 ; free physical = 2476 ; free virtual = 8274
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2607.727 ; gain = 0.000 ; free physical = 2475 ; free virtual = 8274
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_81'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_81'
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.445 ; gain = 0.000 ; free physical = 2460 ; free virtual = 8261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2687.445 ; gain = 0.000 ; free physical = 2460 ; free virtual = 8261
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2460 ; free virtual = 8261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2460 ; free virtual = 8261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_81. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2460 ; free virtual = 8261
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bridge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_ptr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_ptr__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE0 |                             0010 |                               10
                  iSTATE |                             0100 |                               01
*
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bridge_rx'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
               TRACEBACK |                              010 | 00000000000000000000000000000001
                    READ |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_ptr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
               TRACEBACK |                              010 | 00000000000000000000000000000001
                    READ |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_ptr__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2452 ; free virtual = 8255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 64    
	   2 Input   20 Bit       Adders := 128   
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 160   
	               20 Bit    Registers := 132   
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 70    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 181   
+---RAMs : 
	              18K Bit	(512 X 36 bit)          RAMs := 32    
	              180 Bit	(30 X 6 bit)          RAMs := 1     
	               30 Bit	(30 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 256   
	   2 Input   16 Bit        Muxes := 11    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 135   
	   3 Input    6 Bit        Muxes := 32    
	   2 Input    5 Bit        Muxes := 28    
	   3 Input    5 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 32    
	   3 Input    4 Bit        Muxes := 9     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 109   
	   3 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Debug: swapped A/B pins for adder 0x3af0a8a0
DSP Debug: swapped A/B pins for adder 0x412e6840
DSP Debug: swapped A/B pins for adder 0x364338c0
DSP Debug: swapped A/B pins for adder 0x3d7a0660
DSP Debug: swapped A/B pins for adder 0x364338c0
DSP Debug: swapped A/B pins for adder 0x3af0a8a0
DSP Debug: swapped A/B pins for adder 0x3d7a0660
DSP Debug: swapped A/B pins for adder 0x412e6840
DSP Debug: swapped A/B pins for adder 0x5c331380
DSP Debug: swapped A/B pins for adder 0x5c075980
DSP Debug: swapped A/B pins for adder 0x5c021ce0
DSP Debug: swapped A/B pins for adder 0x5c074300
DSP Debug: swapped A/B pins for adder 0x5c021ce0
DSP Debug: swapped A/B pins for adder 0x5c075980
DSP Debug: swapped A/B pins for adder 0x5c331380
DSP Debug: swapped A/B pins for adder 0x5c074300
WARNING: [Synth 8-3936] Found unconnected internal register 'manta_inst/lab8_io_core_inst/soft_inp_reg' and it is trimmed from '8' to '1' bits. [/home/fpga/hdl/manta.sv:381]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element rows_0[0].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[0].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[1].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[1].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[2].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[2].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[3].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[3].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[4].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[4].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[5].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[5].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[6].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[6].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[7].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[7].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[8].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[8].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[9].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[9].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[10].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[10].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[11].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[11].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[12].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[12].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[13].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[13].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[14].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[14].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_0[15].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_0[15].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[0].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[0].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[1].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[1].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[2].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[2].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[3].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[3].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[4].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[4].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[5].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[5].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[6].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[6].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[7].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[7].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[8].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[8].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[9].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[9].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[10].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[10].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[11].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[11].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[12].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[12].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[13].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[13].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[14].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[14].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
WARNING: [Synth 8-6014] Unused sequential element rows_1[15].store_row/BRAM_reg was removed. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "rows_1[15].store_row/BRAM_reg" due to constant propagation. Old ram width 36 bits, new ram width 28 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |     4|
|3     |LUT1    |    18|
|4     |LUT2    |    25|
|5     |LUT3    |    15|
|6     |LUT4    |    34|
|7     |LUT5    |    39|
|8     |LUT6    |    78|
|9     |MUXF7   |     2|
|10    |FDRE    |   202|
|11    |FDSE    |     2|
|12    |IBUF    |     2|
|13    |OBUF    |     7|
|14    |OBUFT   |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.445 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2687.445 ; gain = 147.719 ; free physical = 2410 ; free virtual = 8234
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2687.453 ; gain = 227.438 ; free physical = 2410 ; free virtual = 8234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_81'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.453 ; gain = 0.000 ; free physical = 2410 ; free virtual = 8234
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_81/inst/clkin1_ibufg, from the path connected to top-level port: clk_100mhz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_81/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_81/inst'
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_81/inst'
Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_81/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_81/inst'
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/ip/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.414 ; gain = 0.000 ; free physical = 2693 ; free virtual = 8518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 58cf36c6
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 527 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2690.414 ; gain = 230.438 ; free physical = 2693 ; free virtual = 8519
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2409.257; main = 2143.648; forked = 434.308
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3666.250; main = 2690.418; forked = 978.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.418 ; gain = 0.000 ; free physical = 2693 ; free virtual = 8519
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2706.422 ; gain = 8.004 ; free physical = 2693 ; free virtual = 8519

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 156f4d560

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.422 ; gain = 0.000 ; free physical = 2693 ; free virtual = 8519

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 156f4d560

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2706.422 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 156f4d560

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2706.422 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a4e5c9f0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2706.422 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_100mhz_IBUF_BUFG_inst to drive 204 load(s) on clock net clk_100mhz_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f2948d21

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.434 ; gain = 24.012 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1724f312c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.434 ; gain = 24.012 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1724f312c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.434 ; gain = 24.012 ; free physical = 2684 ; free virtual = 8509
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               6  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8509
Ending Logic Optimization Task | Checksum: 1724f312c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2730.434 ; gain = 24.012 ; free physical = 2684 ; free virtual = 8509

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1724f312c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8509

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1724f312c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8509
Ending Netlist Obfuscation Task | Checksum: 1724f312c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8509
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8511
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5eb4e9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8511
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2684 ; free virtual = 8511

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156026bea

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2680 ; free virtual = 8511

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 249547f86

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8511

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 249547f86

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8511
Phase 1 Placer Initialization | Checksum: 249547f86

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8511

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24d2a59de

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8511

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18d9e64df

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8511

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18d9e64df

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8511

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c9261420

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8511

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16eed500b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511
Phase 2.4 Global Placement Core | Checksum: 19258c2ec

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511
Phase 2 Global Placement | Checksum: 19258c2ec

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc2029af

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ce971bf

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 160159a69

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cc67c51e

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8511

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 227bfd0a8

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1661cfc55

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c62001bc

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511
Phase 3 Detail Placement | Checksum: c62001bc

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176574cda

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.223 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1acbb6138

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1acbb6138

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511
Phase 4.1.1.1 BUFG Insertion | Checksum: 176574cda

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8511

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.223. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 163c82c2a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512
Phase 4.1 Post Commit Optimization | Checksum: 163c82c2a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163c82c2a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 163c82c2a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512
Phase 4.3 Placer Reporting | Checksum: 163c82c2a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 113d414b1

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512
Ending Placer Task | Checksum: b063672e

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2730.434 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8512
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8512
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: 31bf1858 ConstDB: 0 ShapeSum: 7ea44ed6 RouteDB: 0
Post Restoration Checksum: NetGraph: 54be3d78 | NumContArr: fb12dcec | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 168db7011

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2671 ; free virtual = 8511

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 168db7011

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2671 ; free virtual = 8510

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 168db7011

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2671 ; free virtual = 8511
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12e076af0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2669 ; free virtual = 8509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.236  | TNS=0.000  | WHS=-0.144 | THS=-5.683 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 327
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 327
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 181e65569

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2669 ; free virtual = 8509

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 181e65569

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2669 ; free virtual = 8509
Phase 3 Initial Routing | Checksum: cc847657

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2669 ; free virtual = 8509

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.821  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1edfd36fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
Phase 4 Rip-up And Reroute | Checksum: 1edfd36fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f6379ca5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.913  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f6379ca5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6379ca5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
Phase 5 Delay and Skew Optimization | Checksum: 1f6379ca5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d7445ece

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.913  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2208ede11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
Phase 6 Post Hold Fix | Checksum: 2208ede11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0394642 %
  Global Horizontal Routing Utilization  = 0.0523165 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2143ed7b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2143ed7b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 252b11c9a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.911  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 2df8f9a88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: b9c3eb7e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8509
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2754.445 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8509
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15369824 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2850.160 ; gain = 95.715 ; free physical = 2518 ; free virtual = 8365
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 16:35:53 2023...
