// Code your testbench here
// or browse Examples
// Code your testbench here
// or browse Examples
`timescale 1ns/1ps
module testbench_vga();
  
  reg clk =0;
  reg [15:0] simtime = 16'd5;
  
  wire h_sync;
  wire v_sync;
  
  wire clk_D;
  
  wire [3:0] R;
  wire [3:0] G;
  wire [3:0] B;
  
  wire [9:0] xcoordball;
  wire [9:0] ycoordball;
  wire [9:0] xcoordpad;
  
  //coordinates are changed with input
  assign xcoordball = 320;
  assign ycoordball = 140;
  assign xcoordpad = 320;
  
  integer file_ID;
  toplevel test1t1 (clk, h_sync, v_sync, R, G, B );
  
  initial 
    #10 file_ID = $fopen("output_log_file.txt", "w");
  
  always
    #5 clk =~clk;
  initial begin
    //$dumpfile("dump.vcd");
    //$dumpvars(1,testbench_bga);
    #50000000 $fclose(file_ID);
    #10 $finish;
  end
  
  always @(posedge clk_D)
    $fwrite(file_ID, "%05d ns: %b %b %b %b %b\n", $realtime, h_sync, v_sync, R, G, B);
endmodule