<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='altor32.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: altor32
    <br/>
    Created: Jun  9, 2012
    <br/>
    Updated: Feb 15, 2015
    <br/>
    SVN Updated: Jun 29, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     AltOR32 is an OpenRISC 1000 architecture derived RISC CPU targeted at small FPGAs and contains only the most basic ISA features from the OpenRisc project.
     <br/>
     Instructions &amp; registers relating to Vector, floating-point, 64-bit extensions, MMU &amp; Cache have been omitted.
     <br/>
     The aim of AltOR32 is to provide a simple 32-bit soft CPU architecture aimed at control applications that can fit in low-end FPGA technology.
     <br/>
     This design implements all instructions that cannot be disabled. Anything else is viewed as beyond the scope of this cut-down soft-CPU implementation.
     <br/>
     AltOR32 does not make use of delay slots, unlike the original OpenRisc implementation.
     <br/>
     Due to this, the or1knd toolchain is required.
    </p>
   </div>
   <div id="d_Toolchain">
    <h2>
     
     
     Toolchain
    </h2>
    <p id="p_Toolchain">
     The 'or1knd' toolchain is required for this target.
     <br/>
     To build from source:
     <br/>
     git clone git://github.com/openrisc/or1k-src.git
     <br/>
     git clone git://github.com/openrisc/or1k-gcc.git
     <br/>
     Build the first set of tools, binutils etc.
     <br/>
     ../or1k-src/configure --target=or1knd-elf --prefix=/opt/or1k-toolchain --enable-shared \
     <br/>
     --disable-itcl --disable-tk --disable-tcl --disable-winsup --disable-libgui --disable-rda \
     <br/>
     --disable-sid --disable-sim --disable-gdb --with-sysroot --disable-newlib --disable-libgloss --disable-werror
     <br/>
     make
     <br/>
     make install
     <br/>
     Build gcc
     <br/>
     ../or1k-gcc/configure --target=or1knd-elf --prefix=/opt/or1k-toolchain --enable-languages=c \
     <br/>
     --disable-shared --disable-libssp --disable-werror
     <br/>
     make
     <br/>
     make install
    </p>
   </div>
   <div id="d_Verilator">
    <h2>
     
     
     Verilator
    </h2>
    <p id="p_Verilator">
     The project contains a Verilator cycle accurate model of the CPU which can execute the same code as the simulator. Waveforms can be outputted and viewed in GTKWave.
     <br/>
    </p>
   </div>
   <div id="d_Current Status">
    <h2>
     
     
     Current Status
    </h2>
    <p id="p_Current Status">
     - Pipelined Verilog core with optional instruction &amp; data cache.
     <br/>
     - Synthesizes to ~100MHz on a Xilinx Spartan 6 LX9 -3
     <br/>
     - Harvard architecture (separate instruction &amp; data cache / memory interfaces).
     <br/>
     - Support for interrupts &amp; tick timer.
     <br/>
     - Also non-pipelined 'lite' version available.
    </p>
   </div>
   <div id="d_Instruction Set Simulator">
    <h2>
     
     
     Instruction Set Simulator
    </h2>
    <p id="p_Instruction Set Simulator">
     - A simple simulator for OpenRisc instructions.
     <br/>
     - Able to execute OpenRisc 1000 (ORBIS32) code compiled with the following options:
     <br/>
     -msoft-div -msoft-float -msoft-mul -mno-ror -mno-cmov -mno-sext
     <br/>
     - Extensible
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
