WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250097 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 9545429 heartbeat IPC: 1.048 cumulative IPC: 0.6027 (Simulation time: 00 hr 02 min 37 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 8295333 cumulative IPC: 0.6027 (Simulation time: 00 hr 02 min 37 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 8295333 cumulative IPC: 0.6027 (Simulation time: 00 hr 02 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_23B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6027 instructions: 5000000 cycles: 8295333
CPU 0 Branch Prediction Accuracy: 80.35% MPKI: 37.55 Average ROB Occupancy at Mispredict: 9.819
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 37.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     142589 HIT:     130876 MISS:      11713
LLC LOAD         ACCESS:     105143 HIT:      93496 MISS:      11647
LLC RFO          ACCESS:        617 HIT:        617 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      36110 HIT:      36109 MISS:          1
LLC TRANSLATION  ACCESS:        719 HIT:        654 MISS:         65
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 195.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1362665 HIT:    1202416 MISS:     160249
cpu0_DTLB LOAD         ACCESS:    1362665 HIT:    1202416 MISS:     160249
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.415 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1545005 HIT:    1321155 MISS:     223850
cpu0_L1D LOAD         ACCESS:    1322861 HIT:    1103626 MISS:     219235
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     214308 HIT:     211991 MISS:       2317
cpu0_L1D TRANSLATION  ACCESS:       7836 HIT:       5538 MISS:       2298
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.54 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     196870 HIT:      90372 MISS:     106498
cpu0_L2C LOAD         ACCESS:     144339 HIT:      39196 MISS:     105143
cpu0_L2C RFO          ACCESS:       1998 HIT:       1381 MISS:        617
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      48328 HIT:      48309 MISS:         19
cpu0_L2C TRANSLATION  ACCESS:       2205 HIT:       1486 MISS:        719
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 41.64 cycles
cpu0_STLB TOTAL        ACCESS:     119127 HIT:     111292 MISS:       7835
cpu0_STLB LOAD         ACCESS:     119127 HIT:     111292 MISS:       7835
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 25.53 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3882
  ROW_BUFFER_MISS:       7830
 AVG DBUS CONGESTED CYCLE: 3.724
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        155
  FULL:       1732
