ARM GAS  /tmp/cchI1uVa.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	__aeabi_uidiv
  16              		.section	.text.HAL_InitTick,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_InitTick
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	HAL_InitTick:
  26              	.LVL0:
  27              	.LFB327:
  28              		.file 1 "Core/Src/stm32g0xx_hal_timebase_tim.c"
   1:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g0xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32g0xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @file    stm32g0xx_hal_timebase_TIM.c
   5:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32g0xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32g0xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32g0xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32g0xx_hal_timebase_tim.c **** #include "stm32g0xx_hal.h"
  22:Core/Src/stm32g0xx_hal_timebase_tim.c **** #include "stm32g0xx_hal_tim.h"
  23:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32g0xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  29:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32g0xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/cchI1uVa.s 			page 2


  31:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  32:Core/Src/stm32g0xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  34:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32g0xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32g0xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32g0xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32g0xx_hal_timebase_tim.c **** {
  29              		.loc 1 42 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 42 1 is_stmt 0 view .LVU1
  34 0000 30B5     		push	{r4, r5, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 40
  43 0004 0500     		movs	r5, r0
  43:Core/Src/stm32g0xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  44              		.loc 1 43 3 is_stmt 1 view .LVU2
  44:Core/Src/stm32g0xx_hal_timebase_tim.c ****   uint32_t              uwTimclock, uwAPB1Prescaler;
  45              		.loc 1 44 3 view .LVU3
  45:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  46:Core/Src/stm32g0xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue;
  46              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32g0xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  47              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32g0xx_hal_timebase_tim.c ****   HAL_StatusTypeDef     status = HAL_OK;
  48              		.loc 1 48 3 view .LVU6
  49              	.LVL1:
  49:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  50:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  51:Core/Src/stm32g0xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  50              		.loc 1 51 3 view .LVU7
  51              	.LBB2:
  52              		.loc 1 51 3 view .LVU8
  53              		.loc 1 51 3 view .LVU9
  54 0006 1F4A     		ldr	r2, .L8
  55 0008 D16B     		ldr	r1, [r2, #60]
  56 000a 1023     		movs	r3, #16
  57 000c 1943     		orrs	r1, r3
  58 000e D163     		str	r1, [r2, #60]
  59              		.loc 1 51 3 view .LVU10
  60 0010 D26B     		ldr	r2, [r2, #60]
  61 0012 1340     		ands	r3, r2
  62 0014 0093     		str	r3, [sp]
  63              		.loc 1 51 3 view .LVU11
  64 0016 009B     		ldr	r3, [sp]
ARM GAS  /tmp/cchI1uVa.s 			page 3


  65              	.LBE2:
  66              		.loc 1 51 3 view .LVU12
  52:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Get clock configuration */
  54:Core/Src/stm32g0xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  67              		.loc 1 54 3 view .LVU13
  68 0018 01A9     		add	r1, sp, #4
  69 001a 02A8     		add	r0, sp, #8
  70              	.LVL2:
  71              		.loc 1 54 3 is_stmt 0 view .LVU14
  72 001c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  73              	.LVL3:
  55:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Get APB1 prescaler */
  57:Core/Src/stm32g0xx_hal_timebase_tim.c ****   uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  74              		.loc 1 57 3 is_stmt 1 view .LVU15
  75              		.loc 1 57 19 is_stmt 0 view .LVU16
  76 0020 059B     		ldr	r3, [sp, #20]
  77              	.LVL4:
  58:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  59:Core/Src/stm32g0xx_hal_timebase_tim.c ****   if (uwAPB1Prescaler == RCC_HCLK_DIV1)
  78              		.loc 1 59 3 is_stmt 1 view .LVU17
  79              		.loc 1 59 6 is_stmt 0 view .LVU18
  80 0022 002B     		cmp	r3, #0
  81 0024 16D1     		bne	.L2
  60:Core/Src/stm32g0xx_hal_timebase_tim.c ****   {
  61:Core/Src/stm32g0xx_hal_timebase_tim.c ****     uwTimclock = HAL_RCC_GetPCLK1Freq();
  82              		.loc 1 61 5 is_stmt 1 view .LVU19
  83              		.loc 1 61 18 is_stmt 0 view .LVU20
  84 0026 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  85              	.LVL5:
  86              	.L3:
  62:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
  63:Core/Src/stm32g0xx_hal_timebase_tim.c ****   else
  64:Core/Src/stm32g0xx_hal_timebase_tim.c ****   {
  65:Core/Src/stm32g0xx_hal_timebase_tim.c ****     uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  66:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
  67:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  68:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  69:Core/Src/stm32g0xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  87              		.loc 1 69 3 is_stmt 1 view .LVU21
  88              		.loc 1 69 46 is_stmt 0 view .LVU22
  89 002a 1749     		ldr	r1, .L8+4
  90 002c FFF7FEFF 		bl	__aeabi_uidiv
  91              	.LVL6:
  92              		.loc 1 69 20 view .LVU23
  93 0030 431E     		subs	r3, r0, #1
  94              	.LVL7:
  70:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  71:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  72:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
  95              		.loc 1 72 3 is_stmt 1 view .LVU24
  96              		.loc 1 72 18 is_stmt 0 view .LVU25
  97 0032 1648     		ldr	r0, .L8+8
  98 0034 164A     		ldr	r2, .L8+12
  99 0036 0260     		str	r2, [r0]
  73:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/cchI1uVa.s 			page 4


  74:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  75:Core/Src/stm32g0xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  76:Core/Src/stm32g0xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  77:Core/Src/stm32g0xx_hal_timebase_tim.c ****   + ClockDivision = 0
  78:Core/Src/stm32g0xx_hal_timebase_tim.c ****   + Counter direction = Up
  79:Core/Src/stm32g0xx_hal_timebase_tim.c ****   */
  80:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000U / 1000U) - 1U;
 100              		.loc 1 80 3 is_stmt 1 view .LVU26
 101              		.loc 1 80 21 is_stmt 0 view .LVU27
 102 0038 164A     		ldr	r2, .L8+16
 103 003a C260     		str	r2, [r0, #12]
  81:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 104              		.loc 1 81 3 is_stmt 1 view .LVU28
 105              		.loc 1 81 24 is_stmt 0 view .LVU29
 106 003c 4360     		str	r3, [r0, #4]
  82:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 107              		.loc 1 82 3 is_stmt 1 view .LVU30
 108              		.loc 1 82 28 is_stmt 0 view .LVU31
 109 003e 0023     		movs	r3, #0
 110              	.LVL8:
 111              		.loc 1 82 28 view .LVU32
 112 0040 0361     		str	r3, [r0, #16]
  83:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 113              		.loc 1 83 3 is_stmt 1 view .LVU33
 114              		.loc 1 83 26 is_stmt 0 view .LVU34
 115 0042 8360     		str	r3, [r0, #8]
  84:Core/Src/stm32g0xx_hal_timebase_tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 116              		.loc 1 84 3 is_stmt 1 view .LVU35
 117              		.loc 1 84 32 is_stmt 0 view .LVU36
 118 0044 8361     		str	r3, [r0, #24]
  85:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
  86:Core/Src/stm32g0xx_hal_timebase_tim.c ****   status = HAL_TIM_Base_Init(&htim6);
 119              		.loc 1 86 3 is_stmt 1 view .LVU37
 120              		.loc 1 86 12 is_stmt 0 view .LVU38
 121 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 122              	.LVL9:
 123              		.loc 1 86 12 view .LVU39
 124 004a 041E     		subs	r4, r0, #0
 125              	.LVL10:
  87:Core/Src/stm32g0xx_hal_timebase_tim.c ****   if (status == HAL_OK)
 126              		.loc 1 87 3 is_stmt 1 view .LVU40
 127              		.loc 1 87 6 is_stmt 0 view .LVU41
 128 004c 06D0     		beq	.L6
 129              	.LVL11:
 130              	.L4:
  88:Core/Src/stm32g0xx_hal_timebase_tim.c ****   {
  89:Core/Src/stm32g0xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  90:Core/Src/stm32g0xx_hal_timebase_tim.c ****     status = HAL_TIM_Base_Start_IT(&htim6);
  91:Core/Src/stm32g0xx_hal_timebase_tim.c ****     if (status == HAL_OK)
  92:Core/Src/stm32g0xx_hal_timebase_tim.c ****     {
  93:Core/Src/stm32g0xx_hal_timebase_tim.c ****     /* Enable the TIM6 global Interrupt */
  94:Core/Src/stm32g0xx_hal_timebase_tim.c ****         HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
  95:Core/Src/stm32g0xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
  96:Core/Src/stm32g0xx_hal_timebase_tim.c ****       if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  97:Core/Src/stm32g0xx_hal_timebase_tim.c ****       {
  98:Core/Src/stm32g0xx_hal_timebase_tim.c ****         /* Configure the TIM IRQ priority */
  99:Core/Src/stm32g0xx_hal_timebase_tim.c ****         HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
ARM GAS  /tmp/cchI1uVa.s 			page 5


 100:Core/Src/stm32g0xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 101:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 102:Core/Src/stm32g0xx_hal_timebase_tim.c ****       else
 103:Core/Src/stm32g0xx_hal_timebase_tim.c ****       {
 104:Core/Src/stm32g0xx_hal_timebase_tim.c ****         status = HAL_ERROR;
 105:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 106:Core/Src/stm32g0xx_hal_timebase_tim.c ****     }
 107:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
 108:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
 109:Core/Src/stm32g0xx_hal_timebase_tim.c ****  /* Return function status */
 110:Core/Src/stm32g0xx_hal_timebase_tim.c ****   return status;
 131              		.loc 1 110 3 is_stmt 1 view .LVU42
 111:Core/Src/stm32g0xx_hal_timebase_tim.c **** }
 132              		.loc 1 111 1 is_stmt 0 view .LVU43
 133 004e 2000     		movs	r0, r4
 134 0050 07B0     		add	sp, sp, #28
 135              		@ sp needed
 136              	.LVL12:
 137              	.LVL13:
 138              		.loc 1 111 1 view .LVU44
 139 0052 30BD     		pop	{r4, r5, pc}
 140              	.LVL14:
 141              	.L2:
  65:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
 142              		.loc 1 65 5 is_stmt 1 view .LVU45
  65:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
 143              		.loc 1 65 24 is_stmt 0 view .LVU46
 144 0054 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 145              	.LVL15:
  65:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
 146              		.loc 1 65 16 view .LVU47
 147 0058 4000     		lsls	r0, r0, #1
 148              	.LVL16:
  65:Core/Src/stm32g0xx_hal_timebase_tim.c ****   }
 149              		.loc 1 65 16 view .LVU48
 150 005a E6E7     		b	.L3
 151              	.LVL17:
 152              	.L6:
  90:Core/Src/stm32g0xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 153              		.loc 1 90 5 is_stmt 1 view .LVU49
  90:Core/Src/stm32g0xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 154              		.loc 1 90 14 is_stmt 0 view .LVU50
 155 005c 0B48     		ldr	r0, .L8+8
 156              	.LVL18:
  90:Core/Src/stm32g0xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 157              		.loc 1 90 14 view .LVU51
 158 005e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 159              	.LVL19:
 160 0062 041E     		subs	r4, r0, #0
 161              	.LVL20:
  91:Core/Src/stm32g0xx_hal_timebase_tim.c ****     {
 162              		.loc 1 91 5 is_stmt 1 view .LVU52
  91:Core/Src/stm32g0xx_hal_timebase_tim.c ****     {
 163              		.loc 1 91 8 is_stmt 0 view .LVU53
 164 0064 F3D1     		bne	.L4
  94:Core/Src/stm32g0xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 165              		.loc 1 94 9 is_stmt 1 view .LVU54
ARM GAS  /tmp/cchI1uVa.s 			page 6


 166 0066 1120     		movs	r0, #17
 167              	.LVL21:
  94:Core/Src/stm32g0xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 168              		.loc 1 94 9 is_stmt 0 view .LVU55
 169 0068 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 170              	.LVL22:
  96:Core/Src/stm32g0xx_hal_timebase_tim.c ****       {
 171              		.loc 1 96 7 is_stmt 1 view .LVU56
  96:Core/Src/stm32g0xx_hal_timebase_tim.c ****       {
 172              		.loc 1 96 10 is_stmt 0 view .LVU57
 173 006c 032D     		cmp	r5, #3
 174 006e 01D9     		bls	.L7
 104:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 175              		.loc 1 104 16 view .LVU58
 176 0070 0124     		movs	r4, #1
 177              	.LVL23:
 104:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 178              		.loc 1 104 16 view .LVU59
 179 0072 ECE7     		b	.L4
 180              	.LVL24:
 181              	.L7:
  99:Core/Src/stm32g0xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 182              		.loc 1 99 9 is_stmt 1 view .LVU60
 183 0074 0022     		movs	r2, #0
 184 0076 2900     		movs	r1, r5
 185 0078 1120     		movs	r0, #17
 186 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 187              	.LVL25:
 100:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 188              		.loc 1 100 9 view .LVU61
 100:Core/Src/stm32g0xx_hal_timebase_tim.c ****       }
 189              		.loc 1 100 20 is_stmt 0 view .LVU62
 190 007e 064B     		ldr	r3, .L8+20
 191 0080 1D60     		str	r5, [r3]
 192 0082 E4E7     		b	.L4
 193              	.L9:
 194              		.align	2
 195              	.L8:
 196 0084 00100240 		.word	1073876992
 197 0088 40420F00 		.word	1000000
 198 008c 00000000 		.word	.LANCHOR0
 199 0090 00100040 		.word	1073745920
 200 0094 E7030000 		.word	999
 201 0098 00000000 		.word	uwTickPrio
 202              		.cfi_endproc
 203              	.LFE327:
 205              		.section	.text.HAL_SuspendTick,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SuspendTick
 208              		.syntax unified
 209              		.code	16
 210              		.thumb_func
 211              		.fpu softvfp
 213              	HAL_SuspendTick:
 214              	.LFB328:
 112:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
 113:Core/Src/stm32g0xx_hal_timebase_tim.c **** /**
ARM GAS  /tmp/cchI1uVa.s 			page 7


 114:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 115:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
 116:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @param  None
 117:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @retval None
 118:Core/Src/stm32g0xx_hal_timebase_tim.c ****   */
 119:Core/Src/stm32g0xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 120:Core/Src/stm32g0xx_hal_timebase_tim.c **** {
 215              		.loc 1 120 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 121:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
 122:Core/Src/stm32g0xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 220              		.loc 1 122 3 view .LVU64
 221 0000 034B     		ldr	r3, .L11
 222 0002 1A68     		ldr	r2, [r3]
 223 0004 D368     		ldr	r3, [r2, #12]
 224 0006 0121     		movs	r1, #1
 225 0008 8B43     		bics	r3, r1
 226 000a D360     		str	r3, [r2, #12]
 123:Core/Src/stm32g0xx_hal_timebase_tim.c **** }
 227              		.loc 1 123 1 is_stmt 0 view .LVU65
 228              		@ sp needed
 229 000c 7047     		bx	lr
 230              	.L12:
 231 000e C046     		.align	2
 232              	.L11:
 233 0010 00000000 		.word	.LANCHOR0
 234              		.cfi_endproc
 235              	.LFE328:
 237              		.section	.text.HAL_ResumeTick,"ax",%progbits
 238              		.align	1
 239              		.global	HAL_ResumeTick
 240              		.syntax unified
 241              		.code	16
 242              		.thumb_func
 243              		.fpu softvfp
 245              	HAL_ResumeTick:
 246              	.LFB329:
 124:Core/Src/stm32g0xx_hal_timebase_tim.c **** 
 125:Core/Src/stm32g0xx_hal_timebase_tim.c **** /**
 126:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 127:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 128:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @param  None
 129:Core/Src/stm32g0xx_hal_timebase_tim.c ****   * @retval None
 130:Core/Src/stm32g0xx_hal_timebase_tim.c ****   */
 131:Core/Src/stm32g0xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 132:Core/Src/stm32g0xx_hal_timebase_tim.c **** {
 247              		.loc 1 132 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 133:Core/Src/stm32g0xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 134:Core/Src/stm32g0xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 252              		.loc 1 134 3 view .LVU67
ARM GAS  /tmp/cchI1uVa.s 			page 8


 253 0000 034B     		ldr	r3, .L14
 254 0002 1A68     		ldr	r2, [r3]
 255 0004 D368     		ldr	r3, [r2, #12]
 256 0006 0121     		movs	r1, #1
 257 0008 0B43     		orrs	r3, r1
 258 000a D360     		str	r3, [r2, #12]
 135:Core/Src/stm32g0xx_hal_timebase_tim.c **** }
 259              		.loc 1 135 1 is_stmt 0 view .LVU68
 260              		@ sp needed
 261 000c 7047     		bx	lr
 262              	.L15:
 263 000e C046     		.align	2
 264              	.L14:
 265 0010 00000000 		.word	.LANCHOR0
 266              		.cfi_endproc
 267              	.LFE329:
 269              		.global	htim6
 270              		.section	.bss.htim6,"aw",%nobits
 271              		.align	2
 272              		.set	.LANCHOR0,. + 0
 275              	htim6:
 276 0000 00000000 		.space	76
 276      00000000 
 276      00000000 
 276      00000000 
 276      00000000 
 277              		.text
 278              	.Letext0:
 279              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 280              		.file 3 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 281              		.file 4 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 282              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 283              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 284              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h"
 285              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 286              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 287              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h"
ARM GAS  /tmp/cchI1uVa.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_hal_timebase_tim.c
     /tmp/cchI1uVa.s:17     .text.HAL_InitTick:0000000000000000 $t
     /tmp/cchI1uVa.s:25     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/cchI1uVa.s:196    .text.HAL_InitTick:0000000000000084 $d
     /tmp/cchI1uVa.s:206    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/cchI1uVa.s:213    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/cchI1uVa.s:233    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/cchI1uVa.s:238    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/cchI1uVa.s:245    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/cchI1uVa.s:265    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/cchI1uVa.s:275    .bss.htim6:0000000000000000 htim6
     /tmp/cchI1uVa.s:271    .bss.htim6:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
uwTickPrio
