

================================================================
== Vitis HLS Report for 'getTanh'
================================================================
* Date:           Sun Jun 23 03:38:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.353 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46011|    46011|  0.230 ms|  0.230 ms|  46012|  46012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160  |getTanh_Pipeline_VITIS_LOOP_27_1  |    46004|    46004|  0.230 ms|  0.230 ms|  46004|  46004|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%atanh_addr = getelementptr i32 %atanh, i64 0, i64 0" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 9 'getelementptr' 'atanh_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.73ns)   --->   "%atanh_load = load i4 %atanh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 10 'load' 'atanh_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 11 [1/2] (0.73ns)   --->   "%atanh_load = load i4 %atanh_addr" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 11 'load' 'atanh_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%atanh_addr_1 = getelementptr i32 %atanh, i64 0, i64 1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 12 'getelementptr' 'atanh_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.73ns)   --->   "%atanh_load_1 = load i4 %atanh_addr_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 13 'load' 'atanh_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%atanh_addr_2 = getelementptr i32 %atanh, i64 0, i64 2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 14 'getelementptr' 'atanh_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.73ns)   --->   "%atanh_load_2 = load i4 %atanh_addr_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 15 'load' 'atanh_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 16 [1/2] (0.73ns)   --->   "%atanh_load_1 = load i4 %atanh_addr_1" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 16 'load' 'atanh_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 17 [1/2] (0.73ns)   --->   "%atanh_load_2 = load i4 %atanh_addr_2" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 17 'load' 'atanh_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%atanh_addr_3 = getelementptr i32 %atanh, i64 0, i64 3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 18 'getelementptr' 'atanh_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.73ns)   --->   "%atanh_load_3 = load i4 %atanh_addr_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 19 'load' 'atanh_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%atanh_addr_4 = getelementptr i32 %atanh, i64 0, i64 4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 20 'getelementptr' 'atanh_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.73ns)   --->   "%atanh_load_4 = load i4 %atanh_addr_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 21 'load' 'atanh_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 22 [1/2] (0.73ns)   --->   "%atanh_load_3 = load i4 %atanh_addr_3" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 22 'load' 'atanh_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 23 [1/2] (0.73ns)   --->   "%atanh_load_4 = load i4 %atanh_addr_4" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 23 'load' 'atanh_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%atanh_addr_5 = getelementptr i32 %atanh, i64 0, i64 5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 24 'getelementptr' 'atanh_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.73ns)   --->   "%atanh_load_5 = load i4 %atanh_addr_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 25 'load' 'atanh_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%atanh_addr_6 = getelementptr i32 %atanh, i64 0, i64 6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 26 'getelementptr' 'atanh_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.73ns)   --->   "%atanh_load_6 = load i4 %atanh_addr_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 27 'load' 'atanh_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 28 [1/2] (0.73ns)   --->   "%atanh_load_5 = load i4 %atanh_addr_5" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 28 'load' 'atanh_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 29 [1/2] (0.73ns)   --->   "%atanh_load_6 = load i4 %atanh_addr_6" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 29 'load' 'atanh_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%atanh_addr_7 = getelementptr i32 %atanh, i64 0, i64 7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 30 'getelementptr' 'atanh_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (0.73ns)   --->   "%atanh_load_7 = load i4 %atanh_addr_7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 31 'load' 'atanh_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%atanh_addr_8 = getelementptr i32 %atanh, i64 0, i64 8" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 32 'getelementptr' 'atanh_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.73ns)   --->   "%atanh_load_8 = load i4 %atanh_addr_8" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 33 'load' 'atanh_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 34 [1/2] (0.73ns)   --->   "%atanh_load_7 = load i4 %atanh_addr_7" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 34 'load' 'atanh_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 35 [1/2] (0.73ns)   --->   "%atanh_load_8 = load i4 %atanh_addr_8" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 35 'load' 'atanh_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%atanh_addr_9 = getelementptr i32 %atanh, i64 0, i64 9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 36 'getelementptr' 'atanh_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.73ns)   --->   "%atanh_load_9 = load i4 %atanh_addr_9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 37 'load' 'atanh_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%atanh_addr_10 = getelementptr i32 %atanh, i64 0, i64 10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 38 'getelementptr' 'atanh_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [2/2] (0.73ns)   --->   "%atanh_load_10 = load i4 %atanh_addr_10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 39 'load' 'atanh_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 40 [1/2] (0.73ns)   --->   "%atanh_load_9 = load i4 %atanh_addr_9" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 40 'load' 'atanh_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 41 [1/2] (0.73ns)   --->   "%atanh_load_10 = load i4 %atanh_addr_10" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 41 'load' 'atanh_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln62 = call void @getTanh_Pipeline_VITIS_LOOP_27_1, i32 %addr_out, i32 %A, i32 %addr_in, i32 %atanh_load, i32 %atanh_load_1, i32 %atanh_load_2, i32 %atanh_load_3, i32 %atanh_load_4, i32 %atanh_load_5, i32 %atanh_load_6, i32 %atanh_load_7, i32 %atanh_load_8, i32 %atanh_load_9, i32 %atanh_load_10, i32 %sinh, i32 %cosh" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 42 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:12]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_in"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr_out"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %atanh, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %atanh"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinh, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinh"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cosh, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cosh"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln62 = call void @getTanh_Pipeline_VITIS_LOOP_27_1, i32 %addr_out, i32 %A, i32 %addr_in, i32 %atanh_load, i32 %atanh_load_1, i32 %atanh_load_2, i32 %atanh_load_3, i32 %atanh_load_4, i32 %atanh_load_5, i32 %atanh_load_6, i32 %atanh_load_7, i32 %atanh_load_8, i32 %atanh_load_9, i32 %atanh_load_10, i32 %sinh, i32 %cosh" [HLS-benchmarks/DSS/getTanh/src/g.cpp:62->HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:37]   --->   Operation 56 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [HLS-benchmarks/DSS/getTanh/src/getTanh.cpp:44]   --->   Operation 57 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ atanh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sinh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cosh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
atanh_addr         (getelementptr) [ 001000000]
atanh_load         (load         ) [ 000111111]
atanh_addr_1       (getelementptr) [ 000100000]
atanh_addr_2       (getelementptr) [ 000100000]
atanh_load_1       (load         ) [ 000011111]
atanh_load_2       (load         ) [ 000011111]
atanh_addr_3       (getelementptr) [ 000010000]
atanh_addr_4       (getelementptr) [ 000010000]
atanh_load_3       (load         ) [ 000001111]
atanh_load_4       (load         ) [ 000001111]
atanh_addr_5       (getelementptr) [ 000001000]
atanh_addr_6       (getelementptr) [ 000001000]
atanh_load_5       (load         ) [ 000000111]
atanh_load_6       (load         ) [ 000000111]
atanh_addr_7       (getelementptr) [ 000000100]
atanh_addr_8       (getelementptr) [ 000000100]
atanh_load_7       (load         ) [ 000000011]
atanh_load_8       (load         ) [ 000000011]
atanh_addr_9       (getelementptr) [ 000000010]
atanh_addr_10      (getelementptr) [ 000000010]
atanh_load_9       (load         ) [ 000000001]
atanh_load_10      (load         ) [ 000000001]
spectopmodule_ln12 (spectopmodule) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
call_ln62          (call         ) [ 000000000]
ret_ln44           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="addr_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="atanh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atanh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sinh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinh"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cosh">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosh"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getTanh_Pipeline_VITIS_LOOP_27_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="atanh_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="atanh_load/1 atanh_load_1/2 atanh_load_2/2 atanh_load_3/3 atanh_load_4/3 atanh_load_5/4 atanh_load_6/4 atanh_load_7/5 atanh_load_8/5 atanh_load_9/6 atanh_load_10/6 "/>
</bind>
</comp>

<comp id="66" class="1004" name="atanh_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_1/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="atanh_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="atanh_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_3/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="atanh_addr_4_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_4/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="atanh_addr_5_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_5/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="atanh_addr_6_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_6/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="atanh_addr_7_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_7/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="atanh_addr_8_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_8/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="atanh_addr_9_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_9/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="atanh_addr_10_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="atanh_addr_10/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="5"/>
<pin id="166" dir="0" index="5" bw="32" slack="4"/>
<pin id="167" dir="0" index="6" bw="32" slack="4"/>
<pin id="168" dir="0" index="7" bw="32" slack="3"/>
<pin id="169" dir="0" index="8" bw="32" slack="3"/>
<pin id="170" dir="0" index="9" bw="32" slack="2"/>
<pin id="171" dir="0" index="10" bw="32" slack="2"/>
<pin id="172" dir="0" index="11" bw="32" slack="1"/>
<pin id="173" dir="0" index="12" bw="32" slack="1"/>
<pin id="174" dir="0" index="13" bw="32" slack="0"/>
<pin id="175" dir="0" index="14" bw="32" slack="0"/>
<pin id="176" dir="0" index="15" bw="32" slack="0"/>
<pin id="177" dir="0" index="16" bw="32" slack="0"/>
<pin id="178" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="atanh_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="atanh_load_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="5"/>
<pin id="194" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="atanh_load "/>
</bind>
</comp>

<comp id="197" class="1005" name="atanh_addr_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="atanh_addr_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="1"/>
<pin id="204" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="atanh_load_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="4"/>
<pin id="209" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="atanh_load_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="atanh_load_2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="4"/>
<pin id="214" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="atanh_load_2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="atanh_addr_3_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="atanh_addr_4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="atanh_load_3_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="3"/>
<pin id="229" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="atanh_load_3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="atanh_load_4_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="3"/>
<pin id="234" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="atanh_load_4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="atanh_addr_5_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="atanh_addr_6_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="atanh_load_5_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="atanh_load_5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="atanh_load_6_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="atanh_load_6 "/>
</bind>
</comp>

<comp id="257" class="1005" name="atanh_addr_7_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="atanh_addr_8_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="atanh_load_7_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="atanh_load_7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="atanh_load_8_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="atanh_load_8 "/>
</bind>
</comp>

<comp id="277" class="1005" name="atanh_addr_9_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_9 "/>
</bind>
</comp>

<comp id="282" class="1005" name="atanh_addr_10_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="atanh_addr_10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="atanh_load_9_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="atanh_load_9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="atanh_load_10_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="atanh_load_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="183"><net_src comp="60" pin="3"/><net_sink comp="160" pin=13"/></net>

<net id="184"><net_src comp="60" pin="7"/><net_sink comp="160" pin=14"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="160" pin=15"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="160" pin=16"/></net>

<net id="190"><net_src comp="52" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="195"><net_src comp="60" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="200"><net_src comp="66" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="205"><net_src comp="79" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="210"><net_src comp="60" pin="7"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="215"><net_src comp="60" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="220"><net_src comp="88" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="225"><net_src comp="97" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="230"><net_src comp="60" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="235"><net_src comp="60" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="240"><net_src comp="106" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="245"><net_src comp="115" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="250"><net_src comp="60" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="255"><net_src comp="60" pin="7"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="260"><net_src comp="124" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="265"><net_src comp="133" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="270"><net_src comp="60" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="160" pin=11"/></net>

<net id="275"><net_src comp="60" pin="7"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="160" pin=12"/></net>

<net id="280"><net_src comp="142" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="285"><net_src comp="151" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="290"><net_src comp="60" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="160" pin=13"/></net>

<net id="295"><net_src comp="60" pin="7"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="160" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {7 8 }
 - Input state : 
	Port: getTanh : A | {7 8 }
	Port: getTanh : addr_in | {7 8 }
	Port: getTanh : addr_out | {7 8 }
	Port: getTanh : atanh | {1 2 3 4 5 6 7 }
	Port: getTanh : sinh | {7 8 }
	Port: getTanh : cosh | {7 8 }
  - Chain level:
	State 1
		atanh_load : 1
	State 2
		atanh_load_1 : 1
		atanh_load_2 : 1
	State 3
		atanh_load_3 : 1
		atanh_load_4 : 1
	State 4
		atanh_load_5 : 1
		atanh_load_6 : 1
	State 5
		atanh_load_7 : 1
		atanh_load_8 : 1
	State 6
		atanh_load_9 : 1
		atanh_load_10 : 1
	State 7
		call_ln62 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160 |    10   | 5.10214 |   4784  |   6063  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    10   | 5.10214 |   4784  |   6063  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|atanh_addr_10_reg_282|    4   |
| atanh_addr_1_reg_197|    4   |
| atanh_addr_2_reg_202|    4   |
| atanh_addr_3_reg_217|    4   |
| atanh_addr_4_reg_222|    4   |
| atanh_addr_5_reg_237|    4   |
| atanh_addr_6_reg_242|    4   |
| atanh_addr_7_reg_257|    4   |
| atanh_addr_8_reg_262|    4   |
| atanh_addr_9_reg_277|    4   |
|  atanh_addr_reg_187 |    4   |
|atanh_load_10_reg_292|   32   |
| atanh_load_1_reg_207|   32   |
| atanh_load_2_reg_212|   32   |
| atanh_load_3_reg_227|   32   |
| atanh_load_4_reg_232|   32   |
| atanh_load_5_reg_247|   32   |
| atanh_load_6_reg_252|   32   |
| atanh_load_7_reg_267|   32   |
| atanh_load_8_reg_272|   32   |
| atanh_load_9_reg_287|   32   |
|  atanh_load_reg_192 |   32   |
+---------------------+--------+
|        Total        |   396  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_60              |  p0  |  12  |   4  |   48   ||    65   |
|               grp_access_fu_60              |  p2  |  10  |   0  |    0   ||    54   |
| grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160 |  p13 |   2  |  32  |   64   ||    9    |
| grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160 |  p14 |   2  |  32  |   64   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   176  ||   2.43  ||   137   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    5   |  4784  |  6063  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   137  |
|  Register |    -   |    -   |   396  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    7   |  5180  |  6200  |
+-----------+--------+--------+--------+--------+
