\doxysection{ADC\+\_\+\+Multi\+Mode\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___multi_mode_type_def}{}\label{struct_a_d_c___multi_mode_type_def}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}


ADC Configuration multi-\/mode structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff}{Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d}{DMAAccess\+Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b}{Two\+Sampling\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Configuration multi-\/mode structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d}\label{struct_a_d_c___multi_mode_type_def_a7b7dd802999d735f7179574946acb57d} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!DMAAccessMode@{DMAAccessMode}}
\index{DMAAccessMode@{DMAAccessMode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAAccessMode}{DMAAccessMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Multi\+Mode\+Type\+Def\+::\+DMAAccess\+Mode}

Configures the Direct memory access mode for multi ADC mode. This parameter can be a value of \doxylink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{ADCEx\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode} \Hypertarget{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff}\label{struct_a_d_c___multi_mode_type_def_a424b5606c9d5dfbfdc850080d34552ff} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Multi\+Mode\+Type\+Def\+::\+Mode}

Configures the ADC to operate in independent or multi mode. This parameter can be a value of \doxylink{group___a_d_c_ex___common__mode}{ADCEx\+\_\+\+Common\+\_\+mode} \Hypertarget{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b}\label{struct_a_d_c___multi_mode_type_def_a5590cc138c49a97c6433caa29592cd1b} 
\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!TwoSamplingDelay@{TwoSamplingDelay}}
\index{TwoSamplingDelay@{TwoSamplingDelay}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{TwoSamplingDelay}{TwoSamplingDelay}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} ADC\+\_\+\+Multi\+Mode\+Type\+Def\+::\+Two\+Sampling\+Delay}

Configures the Delay between 2 sampling phases. This parameter can be a value of \doxylink{group___a_d_c_ex__delay__between__2__sampling__phases}{ADCEx\+\_\+delay\+\_\+between\+\_\+2\+\_\+sampling\+\_\+phases} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
