# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do d_ff_8bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_8bits
# -- Compiling architecture Behavioral of d_ff_8bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_4bits
# -- Compiling architecture Behavioral of d_ff_4bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_2bits
# -- Compiling architecture Behavioral of d_ff_2bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_flipflop
# -- Compiling architecture Behavioral of d_flipflop
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_ff_8bits_tb
# -- Compiling architecture testbench of d_ff_8bits_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  d_ff_8bits_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps d_ff_8bits_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.d_ff_8bits_tb(testbench)
# Loading work.d_ff_8bits(behavioral)
# Loading work.d_ff_4bits(behavioral)
# Loading work.d_ff_2bits(behavioral)
# Loading work.d_flipflop(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
restart
do d_ff_8bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_8bits
# -- Compiling architecture Behavioral of d_ff_8bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_4bits
# -- Compiling architecture Behavioral of d_ff_4bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_2bits
# -- Compiling architecture Behavioral of d_ff_2bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_flipflop
# -- Compiling architecture Behavioral of d_flipflop
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_ff_8bits_tb
# -- Compiling architecture testbench of d_ff_8bits_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  d_ff_8bits_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps d_ff_8bits_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.d_ff_8bits_tb(testbench)
# Loading work.d_ff_8bits(behavioral)
# Loading work.d_ff_4bits(behavioral)
# Loading work.d_ff_2bits(behavioral)
# Loading work.d_flipflop(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
restart
run
run
run
run
run
run
run
run
do d_ff_8bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_8bits
# -- Compiling architecture Behavioral of d_ff_8bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_4bits
# -- Compiling architecture Behavioral of d_ff_4bits
# ** Error: c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd(28): (vcom-1272) Length of formal "Q" is 2; length of slice name is 1.
# 
# ** Error: c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd(29): (vcom-1272) Length of formal "nQ" is 2; length of slice name is 1.
# 
# ** Error: c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd(41): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./d_ff_8bits_run_msim_rtl_vhdl.do line 9
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd}"
do d_ff_8bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_8bits
# -- Compiling architecture Behavioral of d_ff_8bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_4bits/d_ff_4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_4bits
# -- Compiling architecture Behavioral of d_ff_4bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_ff_2bits/d_ff_2bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff_2bits
# -- Compiling architecture Behavioral of d_ff_2bits
# vcom -93 -work work {c:/users/caminore/documents/quartus files/vhdl-components/flipflops/d_flipflop/d_flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_flipflop
# -- Compiling architecture Behavioral of d_flipflop
# 
# vcom -93 -work work {C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/d_ff_8bits/d_ff_8bits_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_ff_8bits_tb
# -- Compiling architecture testbench of d_ff_8bits_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  d_ff_8bits_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps d_ff_8bits_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.d_ff_8bits_tb(testbench)
# Loading work.d_ff_8bits(behavioral)
# Loading work.d_ff_4bits(behavioral)
# Loading work.d_ff_2bits(behavioral)
# Loading work.d_flipflop(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
restart
run
run
run
run
run
run
run
run
