// Seed: 3971379508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = 1;
  wire id_19;
  wire id_20;
  assign id_14 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch @(posedge 1 or id_10);
  id_13(
      id_12, id_7, id_6
  );
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_5,
      id_10,
      id_9,
      id_7,
      id_11,
      id_11,
      id_9,
      id_10,
      id_11,
      id_6,
      id_7,
      id_8,
      id_7,
      id_7,
      id_9
  );
  assign id_9 = (1);
endmodule
