Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Tue Feb 10 12:55:34 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file v6pcieDMA_timing_summary_routed.rpt -pb v6pcieDMA_timing_summary_routed.pb
| Design       : v6pcieDMA
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 202 register/latch pins with no clock (HIGH)


2. checking constant clock
--------------------------
 There are 866 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 66 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1721 pins that are not constrained for maximum delay. (HIGH)

 There are 1942 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.198    -1066.186                   2612                15180        0.066        0.000                      0                15165        0.000        0.000                       0                  6537  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                              {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                {0.000 2.000}        4.000           250.000         
sys_clk_c                                                                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     7  
  clk_125mhz                                                                                                                                    2.442        0.000                      0                  803        0.121        0.000                      0                  803        2.286        0.000                       0                   351  
  clk_250mhz                                                                                                                                                                                                                                                                                2.408        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  userclk1                                                                                                                                     -1.274     -359.522                   1183                10113        0.066        0.000                      0                10113        0.000        0.000                       0                  6114  
sys_clk_c                                                                                                                                       4.122        0.000                      0                  107        0.336        0.000                      0                  107        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_c     userclk1           -1.090       -8.651                     11                   11        0.360        0.000                      0                   11  
userclk1      sys_clk_c          -5.198     -167.213                     37                   37        1.718        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk1           userclk1                -0.833     -530.856                   1382                 4128        0.370        0.000                      0                 4128  
**default**        userclk1                                    2.933        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
  To Clock:  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.590ns (11.749%)  route 4.432ns (88.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 13.800 - 8.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.640     6.231    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X33Y232                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y232        FDRE (Prop_fdre_C_Q)         0.348     6.579 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=281, routed)         3.537    10.117    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rst_dclk_reset
    SLICE_X44Y247        LUT6 (Prop_lut6_I0_O)        0.242    10.359 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.894    11.253    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1
    SLICE_X50Y248        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    10.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.488    12.270    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         1.453    13.800    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X50Y248                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism              0.318    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X50Y248        FDRE (Setup_fdre_C_R)       -0.352    13.695    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                  2.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         0.699     2.450    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X33Y232                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y232        FDRE (Prop_fdre_C_Q)         0.141     2.591 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.646    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/n_0_dclk_rst_reg1_reg
    SLICE_X33Y232        FDRE                                         r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=348, routed)         0.972     3.087    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X33Y232                                                     r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                         clock pessimism             -0.637     2.450    
    SLICE_X33Y232        FDRE (Hold_fdre_C_D)         0.075     2.525    make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTPE2_CHANNEL_X0Y7  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2     make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X33Y232       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     4.000   3.500    SLICE_X48Y225       make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.592     4.000   2.408    BUFGCTRL_X0Y1    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :         1183  Failing Endpoints,  Worst Slack       -1.274ns,  Total Violation     -359.522ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/tx_Itf/StartAddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.904ns (19.163%)  route 3.813ns (80.837%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.636ns = ( 9.636 - 4.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.651     6.242    theTlpControl/tx_Itf/trn_clk
    SLICE_X21Y215                                                     r  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y215        FDCE (Prop_fdce_C_Q)         0.379     6.621 r  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State_reg[6]/Q
                         net (fo=29, routed)          0.732     7.354    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State_reg[6]
    SLICE_X24Y220        LUT2 (Prop_lut2_I0_O)        0.105     7.459 r  theTlpControl/tx_Itf/FSM_onehot_TxTrn_State[5]_i_3/O
                         net (fo=8, routed)           0.542     8.001    theTlpControl/tx_Itf/n_0_FSM_onehot_TxTrn_State[5]_i_3
    SLICE_X24Y218        LUT6 (Prop_lut6_I4_O)        0.105     8.106 r  theTlpControl/tx_Itf/mbuf_reset_i_11/O
                         net (fo=1, routed)           0.403     8.509    theTlpControl/tx_Itf/n_0_mbuf_reset_i_11
    SLICE_X24Y219        LUT6 (Prop_lut6_I0_O)        0.105     8.614 r  theTlpControl/tx_Itf/mbuf_reset_i_8/O
                         net (fo=1, routed)           0.332     8.946    theTlpControl/tx_Itf/n_0_mbuf_reset_i_8
    SLICE_X26Y219        LUT5 (Prop_lut5_I4_O)        0.105     9.051 r  theTlpControl/tx_Itf/mbuf_reset_i_3/O
                         net (fo=2, routed)           0.322     9.373    theTlpControl/tx_Itf/n_0_mbuf_reset_i_3
    SLICE_X25Y219        LUT6 (Prop_lut6_I0_O)        0.105     9.478 r  theTlpControl/tx_Itf/mbuf_reset_i_1/O
                         net (fo=31, routed)          1.482    10.960    theTlpControl/tx_Itf/n_0_mbuf_reset_i_1
    SLICE_X46Y198        FDCE                                         r  theTlpControl/tx_Itf/StartAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.288     9.636    theTlpControl/tx_Itf/trn_clk
    SLICE_X46Y198                                                     r  theTlpControl/tx_Itf/StartAddr_reg[3]/C
                         clock pessimism              0.251     9.886    
                         clock uncertainty           -0.065     9.822    
    SLICE_X46Y198        FDCE (Setup_fdce_C_CE)      -0.136     9.686    theTlpControl/tx_Itf/StartAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.686    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                 -1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/D
                            (rising edge-triggered cell SRL16E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.972%)  route 0.125ns (47.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.584     2.335    theTlpControl/rx_Itf/MRd_Channel/trn_clk
    SLICE_X53Y195                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDCE (Prop_fdce_C_Q)         0.141     2.476 r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_reg[53]/Q
                         net (fo=2, routed)           0.125     2.601    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/din[53]
    SLICE_X52Y197        SRL16E                                       r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.855     2.969    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/clk
    SLICE_X52Y197                                                     r  theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16/CLK
                         clock pessimism             -0.618     2.352    
    SLICE_X52Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.535    theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[53].gv4.srl16
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a                4.000     4.000   0.000    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X0Y2  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a                0.854     2.000   1.146    SLICE_X40Y196    theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a                0.854     2.000   1.146    SLICE_X36Y197    theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[46].gv4.srl16/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.013   0.547    PCIE_X0Y0        make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  sys_clk_c

Setup :            0  Failing Endpoints,  Worst Slack        4.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_c rise@10.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.748ns (13.293%)  route 4.879ns (86.707%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.008ns = ( 11.008 - 10.000 ) 
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.191     1.191    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X44Y200                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y200        FDCE (Prop_fdce_C_Q)         0.433     1.624 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[13]/Q
                         net (fo=26, routed)          2.063     3.687    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr_reg[13]
    SLICE_X43Y199        LUT6 (Prop_lut6_I0_O)        0.105     3.792 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr[30]_i_6/O
                         net (fo=1, routed)           0.368     4.160    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_i_scl_cntr[30]_i_6
    SLICE_X43Y199        LUT6 (Prop_lut6_I5_O)        0.105     4.265 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr[30]_i_3/O
                         net (fo=1, routed)           0.746     5.012    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_i_scl_cntr[30]_i_3
    SLICE_X43Y200        LUT3 (Prop_lut3_I2_O)        0.105     5.117 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr[30]_i_1/O
                         net (fo=31, routed)          1.701     6.818    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_i_scl_cntr[30]_i_1
    SLICE_X43Y212        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.008    11.008    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X43Y212                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[29]/C
                         clock pessimism              0.135    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X43Y212        FDCE (Setup_fdce_C_CE)      -0.168    10.940    cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  4.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_c rise@0.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.157%)  route 0.254ns (54.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.424ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.424     0.424    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X42Y202                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDCE (Prop_fdce_C_Q)         0.164     0.588 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[9]/Q
                         net (fo=55, routed)          0.254     0.842    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr_reg[9]
    SLICE_X45Y207        LUT5 (Prop_lut5_I2_O)        0.045     0.887 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.887    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_i_scl_cntr[11]_i_1
    SLICE_X45Y207        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.684     0.684    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X45Y207                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[11]/C
                         clock pessimism             -0.225     0.459    
    SLICE_X45Y207        FDCE (Hold_fdce_C_D)         0.092     0.551    cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_c
Waveform:           { 0 5 }
Period:             10.000
Sources:            { refclk_ibuf/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     10.000  8.462  GTPE2_COMMON_X0Y1  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Low Pulse Width   Slow    FDCE/C                  n/a            0.500     5.000   4.500  SLICE_X45Y211      cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr_reg[20]/C
High Pulse Width  Slow    FDCE/C                  n/a            0.500     5.000   4.500  SLICE_X45Y202      adc_si570_scl_b_INST_0_i_2/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_c
  To Clock:  userclk1

Setup :           11  Failing Endpoints,  Worst Slack       -1.090ns,  Total Violation       -8.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/i_in_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/reg09_rd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@12.000ns - sys_clk_c rise@10.000ns)
  Data Path Delay:        7.356ns  (logic 0.433ns (5.887%)  route 6.923ns (94.113%))
  Logic Levels:           0  
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 17.631 - 12.000 ) 
    Source Clock Delay      (SCD):    1.190ns = ( 11.190 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.190    11.190    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X42Y200                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_in_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDCE (Prop_fdce_C_Q)         0.433    11.623 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_in_state_reg[2]/Q
                         net (fo=2, routed)           6.923    18.546    cmp_fmc_adc_100Ms_core/n_2_i2c_master_si570
    SLICE_X44Y183        FDRE                                         r  cmp_fmc_adc_100Ms_core/reg09_rd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216    13.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417    14.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    14.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488    16.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.283    17.631    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X44Y183                                                     r  cmp_fmc_adc_100Ms_core/reg09_rd_reg[13]/C
                         clock pessimism              0.000    17.631    
                         clock uncertainty           -0.163    17.467    
    SLICE_X44Y183        FDRE (Setup_fdre_C_D)       -0.012    17.455    cmp_fmc_adc_100Ms_core/reg09_rd_reg[13]
  -------------------------------------------------------------------
                         required time                         17.455    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                 -1.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/FSM_onehot_stm_mstr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - sys_clk_c rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.388ns (6.718%)  route 5.387ns (93.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.012     1.012    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X45Y202                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y202        FDCE (Prop_fdce_C_Q)         0.304     1.316 f  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_reg/Q
                         net (fo=4, routed)           5.387     6.703    cmp_fmc_adc_100Ms_core/i2c_master_si570/D[2]
    SLICE_X42Y197        LUT6 (Prop_lut6_I0_O)        0.084     6.787 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.787    cmp_fmc_adc_100Ms_core/n_11_i2c_master_si570
    SLICE_X42Y197        FDRE                                         r  cmp_fmc_adc_100Ms_core/FSM_onehot_stm_mstr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.398     5.989    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X42Y197                                                     r  cmp_fmc_adc_100Ms_core/FSM_onehot_stm_mstr_reg[3]/C
                         clock pessimism              0.000     5.989    
                         clock uncertainty            0.163     6.153    
    SLICE_X42Y197        FDRE (Hold_fdre_C_D)         0.275     6.428    cmp_fmc_adc_100Ms_core/FSM_onehot_stm_mstr_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.428    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  sys_clk_c

Setup :           37  Failing Endpoints,  Worst Slack       -5.198ns,  Total Violation     -167.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.198ns  (required time - arrival time)
  Source:                 cmp_fmc_adc_100Ms_core/write_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_c rise@10.000ns - userclk1 rise@8.000ns)
  Data Path Delay:        1.888ns  (logic 0.748ns (39.624%)  route 1.140ns (60.376%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 11.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns = ( 13.991 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520    10.875    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    10.952 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559    12.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.399    13.991    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X44Y198                                                     r  cmp_fmc_adc_100Ms_core/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y198        FDCE (Prop_fdce_C_Q)         0.433    14.424 r  cmp_fmc_adc_100Ms_core/write_reg/Q
                         net (fo=8, routed)           0.251    14.675    cmp_fmc_adc_100Ms_core/i2c_master_si570/I7
    SLICE_X45Y199        LUT6 (Prop_lut6_I4_O)        0.105    14.780 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_16/O
                         net (fo=1, routed)           0.251    15.031    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_16
    SLICE_X42Y199        LUT6 (Prop_lut6_I0_O)        0.105    15.136 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_8/O
                         net (fo=1, routed)           0.122    15.257    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_8
    SLICE_X42Y199        LUT6 (Prop_lut6_I4_O)        0.105    15.362 r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr[22]_i_1/O
                         net (fo=12, routed)          0.516    15.878    cmp_fmc_adc_100Ms_core/i2c_master_si570/n_0_FSM_onehot_stm_mstr[22]_i_1
    SLICE_X43Y202        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                     10.000    10.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000    10.000 r  refclk_ibuf/O
                         net (fo=65, routed)          1.011    11.011    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X43Y202                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[12]/C
                         clock pessimism              0.000    11.011    
                         clock uncertainty           -0.163    10.848    
    SLICE_X43Y202        FDCE (Setup_fdce_C_CE)      -0.168    10.680    cmp_fmc_adc_100Ms_core/i2c_master_si570/FSM_onehot_stm_mstr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.680    
                         arrival time                         -15.878    
  -------------------------------------------------------------------
                         slack                                 -5.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 cmp_fmc_adc_100Ms_core/control_iic_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_c  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_c rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.468%)  route 0.143ns (46.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.585     2.336    cmp_fmc_adc_100Ms_core/trn_clk
    SLICE_X44Y199                                                     r  cmp_fmc_adc_100Ms_core/control_iic_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y199        FDCE (Prop_fdce_C_Q)         0.164     2.500 r  cmp_fmc_adc_100Ms_core/control_iic_reg[4]/Q
                         net (fo=3, routed)           0.143     2.642    cmp_fmc_adc_100Ms_core/i2c_master_si570/I11[4]
    SLICE_X43Y200        FDCE                                         r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_c rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2                  0.000     0.000 r  refclk_ibuf/O
                         net (fo=65, routed)          0.686     0.686    cmp_fmc_adc_100Ms_core/i2c_master_si570/CLK
    SLICE_X43Y200                                                     r  cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[4]/C
                         clock pessimism              0.000     0.686    
                         clock uncertainty            0.163     0.849    
    SLICE_X43Y200        FDCE (Hold_fdce_C_D)         0.075     0.924    cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :         1382  Failing Endpoints,  Worst Slack       -0.833ns,  Total Violation     -530.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 trn_lnk_up_n_int_i/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/Memory_Space/reg04_td_i_reg[10]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.379ns (9.091%)  route 3.790ns (90.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.711ns = ( 9.711 - 4.000 ) 
    Source Clock Delay      (SCD):    6.230ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.355 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.520     2.874    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.559     4.510    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.639     6.230    trn_clk
    SLICE_X35Y218                                                     r  trn_lnk_up_n_int_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y218        FDCE (Prop_fdce_C_Q)         0.379     6.609 f  trn_lnk_up_n_int_i/Q
                         net (fo=1656, routed)        3.790    10.399    theTlpControl/Memory_Space/trn_lnk_up_n
    SLICE_X13Y173        FDCE                                         f  theTlpControl/Memory_Space/reg04_td_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.216    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.293 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.417     6.710    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.783 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.488     8.271    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.347 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.363     9.711    theTlpControl/Memory_Space/trn_clk
    SLICE_X13Y173                                                     r  theTlpControl/Memory_Space/reg04_td_i_reg[10]/C
                         clock pessimism              0.251     9.961    
                         clock uncertainty           -0.065     9.897    
    SLICE_X13Y173        FDCE (Recov_fdce_C_CLR)     -0.331     9.566    theTlpControl/Memory_Space/reg04_td_i_reg[10]
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 -0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.775%)  route 0.174ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.518 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.612     1.130    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.180 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.545     1.725    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        0.741     2.492    theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y209                                                      r  theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDPE (Prop_fdpe_C_Q)         0.141     2.633 f  theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.174     2.807    theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/rst_d2
    SLICE_X2Y209         FDPE                                         f  theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.558 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.881     1.438    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.491 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.595     2.086    make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=6112, routed)        1.019     3.134    theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/clk
    SLICE_X2Y209                                                      r  theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.626     2.508    
    SLICE_X2Y209         FDPE (Remov_fdpe_C_PRE)     -0.071     2.437    theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  userclk1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.933ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.040ns  (logic 0.433ns (41.650%)  route 0.607ns (58.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y214                                     0.000     0.000 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X16Y214        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.607     1.040    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[8]
    SLICE_X17Y214        FDCE                                         r  LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y214        FDCE (Setup_fdce_C_D)       -0.027     3.973    LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.973    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  2.933    





