{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572884289411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572884289416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 11:18:09 2019 " "Processing started: Mon Nov 04 11:18:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572884289416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572884289416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part1 -c Lab6_Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part1 -c Lab6_Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572884289416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572884289846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572884289846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part1 " "Found entity 1: Lab6_Part1" {  } { { "Lab6_Part1.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572884299124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572884299124 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572884299128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6VHDL.vhd " "Can't analyze file -- file Lab6VHDL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572884299132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-logic " "Found design unit 1: CONTROLLER-logic" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part1/CONTROLLER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572884299534 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part1/CONTROLLER.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572884299534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572884299534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_Part1 " "Elaborating entity \"Lab6_Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572884299588 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CIN " "Pin \"CIN\" not connected" {  } { { "Lab6_Part1.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 32 984 1152 48 "CIN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1572884299590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:inst1 " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:inst1\"" {  } { { "Lab6_Part1.bdf" "inst1" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 216 592 736 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst2 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst2\"" {  } { { "Lab6_Part1.bdf" "inst2" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 208 144 264 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst2 " "Elaborated megafunction instantiation \"21mux:inst2\"" {  } { { "Lab6_Part1.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 208 144 264 288 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_cpu.bdf 1 1 " "Using design file lab4_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_CPU " "Found entity 1: Lab4_CPU" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572884299632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572884299632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_CPU Lab4_CPU:inst " "Elaborating entity \"Lab4_CPU\" for hierarchy \"Lab4_CPU:inst\"" {  } { { "Lab6_Part1.bdf" "inst" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 240 1056 1280 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_CPU:inst\|74283:inst42 " "Elaborating entity \"74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "inst42" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_CPU:inst\|74283:inst42\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst42\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|74283:inst42\|f74283:sub Lab4_CPU:inst\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst42\|f74283:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|74283:inst42\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 Lab4_CPU:inst\|74153:inst900 " "Elaborating entity \"74153\" for hierarchy \"Lab4_CPU:inst\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "inst900" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74153:inst900 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst\|74151:inst47 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "inst47" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Lab4_CPU:inst\|74151:inst47\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Lab4_CPU:inst\|74151:inst47\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299728 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|74151:inst47\|f74151:sub Lab4_CPU:inst\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74151:inst47\|f74151:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|74151:inst47\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst\|74151:inst44 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "inst44" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74151:inst44 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst\|74151:inst50 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "inst50" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74151:inst50 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884299743 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "4 " "Ignored 4 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1572884299898 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1572884299898 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1572884299898 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1572884299898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572884300240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572884300668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572884300668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIN " "No output dependent on input pin \"CIN\"" {  } { { "Lab6_Part1.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part1/Lab6_Part1.bdf" { { 32 984 1152 48 "CIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572884300733 "|Lab6_Part1|CIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572884300733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572884300733 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572884300733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572884300733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572884300733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572884300764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 11:18:20 2019 " "Processing ended: Mon Nov 04 11:18:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572884300764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572884300764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572884300764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572884300764 ""}
