{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579778603119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579778603126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:23:23 2020 " "Processing started: Thu Jan 23 14:23:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579778603126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778603126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778603126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579778603673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579778603674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top_an.v 3 3 " "Found 3 design units, including 3 entities, in source file pong_top_an.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_top_an " "Found entity 1: pong_top_an" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778613200 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_sync " "Found entity 2: vga_sync" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778613200 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_graph_animate " "Found entity 3: pong_graph_animate" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778613200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778613200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_top_an " "Elaborating entity \"pong_top_an\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579778613230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vsync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vsync_unit\"" {  } { { "pong_top_an.v" "vsync_unit" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778613248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(113) " "Verilog HDL assignment warning at pong_top_an.v(113): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613249 "|pong_top_an|vga_sync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(123) " "Verilog HDL assignment warning at pong_top_an.v(123): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613249 "|pong_top_an|vga_sync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_graph_animate pong_graph_animate:animated " "Elaborating entity \"pong_graph_animate\" for hierarchy \"pong_graph_animate:animated\"" {  } { { "pong_top_an.v" "animated" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778613262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(157) " "Verilog HDL assignment warning at pong_top_an.v(157): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(163) " "Verilog HDL assignment warning at pong_top_an.v(163): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(164) " "Verilog HDL assignment warning at pong_top_an.v(164): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bar_y_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable bar_y_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "x_delta_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable x_delta_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "y_delta_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable y_delta_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(175) " "Verilog HDL assignment warning at pong_top_an.v(175): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(178) " "Verilog HDL assignment warning at pong_top_an.v(178): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(179) " "Verilog HDL assignment warning at pong_top_an.v(179): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(182) " "Verilog HDL assignment warning at pong_top_an.v(182): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pong_top_an.v(252) " "Verilog HDL assignment warning at pong_top_an.v(252): truncated value with size 32 to match size of target (26)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(253) " "Verilog HDL assignment warning at pong_top_an.v(253): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pong_top_an.v(255) " "Verilog HDL assignment warning at pong_top_an.v(255): truncated value with size 32 to match size of target (5)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong_top_an.v(259) " "Verilog HDL assignment warning at pong_top_an.v(259): truncated value with size 32 to match size of target (9)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pong_top_an.v(264) " "Verilog HDL assignment warning at pong_top_an.v(264): truncated value with size 32 to match size of target (2)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong_top_an.v(265) " "Verilog HDL assignment warning at pong_top_an.v(265): truncated value with size 32 to match size of target (9)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613264 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(266) " "Verilog HDL assignment warning at pong_top_an.v(266): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(270) " "Verilog HDL assignment warning at pong_top_an.v(270): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(271) " "Verilog HDL assignment warning at pong_top_an.v(271): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(274) " "Verilog HDL assignment warning at pong_top_an.v(274): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(275) " "Verilog HDL assignment warning at pong_top_an.v(275): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(278) " "Verilog HDL assignment warning at pong_top_an.v(278): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(279) " "Verilog HDL assignment warning at pong_top_an.v(279): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(282) " "Verilog HDL assignment warning at pong_top_an.v(282): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(283) " "Verilog HDL assignment warning at pong_top_an.v(283): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613265 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(312) " "Verilog HDL assignment warning at pong_top_an.v(312): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(326) " "Verilog HDL assignment warning at pong_top_an.v(326): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(328) " "Verilog HDL assignment warning at pong_top_an.v(328): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(335) " "Verilog HDL assignment warning at pong_top_an.v(335): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(336) " "Verilog HDL assignment warning at pong_top_an.v(336): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(362) " "Verilog HDL assignment warning at pong_top_an.v(362): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(364) " "Verilog HDL assignment warning at pong_top_an.v(364): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(366) " "Verilog HDL assignment warning at pong_top_an.v(366): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(368) " "Verilog HDL assignment warning at pong_top_an.v(368): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778613267 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_reg pong_top_an.v(359) " "Verilog HDL Always Construct warning at pong_top_an.v(359): inferring latch(es) for variable \"reset_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 359 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579778613268 "|pong_top_an|pong_graph_animate:animated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_reg pong_top_an.v(363) " "Inferred latch for \"reset_reg\" at pong_top_an.v(363)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778613271 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pong_graph_animate:animated\|reset_reg " "Latch pong_graph_animate:animated\|reset_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pong_graph_animate:animated\|Add9~synth " "Ports D and ENA on the latch are fed by the same signal pong_graph_animate:animated\|Add9~synth" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 335 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579778613773 ""}  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579778613773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579778613844 "|pong_top_an|rgb[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579778613844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579778613919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579778614511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778614511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579778614583 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579778614583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579778614583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579778614583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579778614620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 14:23:34 2020 " "Processing ended: Thu Jan 23 14:23:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579778614620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579778614620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579778614620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778614620 ""}
