
---------- Begin Simulation Statistics ----------
final_tick                               277781230800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416968                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974224                       # Number of bytes of host memory used
host_op_rate                                   416959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.40                       # Real time elapsed on the host
host_tick_rate                               70199590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1000026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000168                       # Number of seconds simulated
sim_ticks                                   168366400                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    24                       # Number of integer alu accesses
system.cpu.num_int_insts                           24                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%     84.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     16.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            113382                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           113406                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.420891                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.420891                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           45                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           113472                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.386763                       # Inst execution rate
system.switch_cpus.iew.exec_refs               475036                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             132200                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             785                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        340677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       132624                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1003452                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        342836                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          119                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1004567                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             55                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           45                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1071493                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1001789                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723191                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            774894                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.380163                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1001831                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1098728                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          794039                       # number of integer regfile writes
system.switch_cpus.ipc                       2.375914                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.375914                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529543     52.71%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       342908     34.13%     86.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       132240     13.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1004691                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              454395                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.452273                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          148648     32.71%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         294766     64.87%     97.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10981      2.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1459061                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      2884639                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1001785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1006674                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1003452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1004691                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         3351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          252                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         2518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       420704                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.388118                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.232529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        51186     12.17%     12.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        43666     10.38%     22.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        88903     21.13%     43.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       164577     39.12%     82.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        72372     17.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       420704                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.387057                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             25                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           89                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            4                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          144                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       179902                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        88378                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       340677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       132624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2193923                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   420891                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads                4                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        21981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        44101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       231980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           231986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       231980                       # number of overall hits
system.cpu.dcache.overall_hits::total          231986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        32995                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33000                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        32995                       # number of overall misses
system.cpu.dcache.overall_misses::total         33000                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    362427838                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    362427838                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    362427838                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    362427838                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       264975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       264986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       264975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       264986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.454545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.124521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.454545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.124521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124535                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10984.326049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10982.661758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10984.326049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10982.661758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             356                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.350000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.831461                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21981                       # number of writebacks
system.cpu.dcache.writebacks::total             21981                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        10890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        10890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        22105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        22105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22105                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    202683840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    202683840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    202683840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    202683840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9169.140014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9169.140014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9169.140014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9169.140014                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       122436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          122440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        10477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    148347600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    148347600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       132913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       132920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.428571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.078826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14159.358595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14155.305344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         7450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     38268800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38268800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12642.484308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12642.484308                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       109544                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        22518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    214080238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    214080238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       132062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       132066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.170511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.170521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9507.071587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9506.227265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    164415040                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164415040                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.144462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.144458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  8618.043820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8618.043820                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.804935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              252511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21981                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.487694                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      277612864800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.102355                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   126.702580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000800                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.989864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            287095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           287095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       132773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           132795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       132773                       # number of overall hits
system.cpu.icache.overall_hits::total          132795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1185200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1185200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1185200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1185200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       132795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       132820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       132795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       132820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 53872.727273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        47408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 53872.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        47408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          341                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   170.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       529600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       529600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       529600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       529600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75657.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75657.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75657.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75657.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       132773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          132795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1185200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1185200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       132795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       132820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 53872.727273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        47408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       529600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       529600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75657.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75657.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             9.870998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      277612864800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.871069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.011718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.026840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.038559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            132830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           132830                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 277612874400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    168356400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        21485                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21485                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        21485                       # number of overall hits
system.l2.overall_hits::total                   21485                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          620                       # number of demand (read+write) misses
system.l2.demand_misses::total                    635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          620                       # number of overall misses
system.l2.overall_misses::total                   635                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       524000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     45480800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         46004800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       524000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     45480800                       # number of overall miss cycles
system.l2.overall_miss_latency::total        46004800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        22105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        22105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.028048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.028048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 73356.129032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72448.503937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 73356.129032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72448.503937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2230                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 193                       # number of writebacks
system.l2.writebacks::total                       193                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               608                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2838                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       489400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     41659800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     42149200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    144016797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       489400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     41659800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    186165997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.027188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.027188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69914.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69317.470882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69324.342105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64581.523318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69914.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69317.470882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65597.602889                       # average overall mshr miss latency
system.l2.replacements                            476                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2890                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2890                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2230                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2230                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    144016797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    144016797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64581.523318                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64581.523318                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        18637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18637                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     30212800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30212800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.023474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.023576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67439.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67139.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     28018800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28018800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.023474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.023471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62541.964286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62541.964286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       524000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       524000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             10                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74857.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        52400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       489400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       489400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69914.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69914.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     15268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         3020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.056954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88767.441860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87245.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     13641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.050662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89156.862745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89156.862745                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    8864                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                8864                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   704                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1242.811800                       # Cycle average of tags in use
system.l2.tags.total_refs                       43465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.977480                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              277613130000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1240.220046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.591753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.302788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.303421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          909                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.544678                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     68312                       # Number of tag accesses
system.l2.tags.data_accesses                    68312                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184375242                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           20                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           20                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        193                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      386                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5676                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  386                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           20                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     240.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.721288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    653.335378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            18     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      5.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      5.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            20                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           20                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.107399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.935812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      5.00%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     20.00%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      5.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      5.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            20                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  363264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                24704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2157.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     168078000                       # Total gap between requests
system.mem_ctrls.avgGap                      55452.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       285440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        62720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        22016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1695350141.120793581009                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5321726.900379172526                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 372520883.026542067528                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 130762432.409316822886                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         4460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         1202                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          386                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    138251422                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       433152                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     37978264                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   3378171032                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30998.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30939.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31595.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8751738.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       285440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        76928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        364288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        24704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        24704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          193                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           193                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2280740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3801234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1695350141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5321727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    456908267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2163662108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2280740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5321727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7602467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    146727613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       146727613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    146727613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2280740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3801234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1695350141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5321727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    456908267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2310389721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5454                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 344                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                84806570                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              20463408                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          176662838                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15549.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32391.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5004                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                316                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   777.123690                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   625.714949                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   359.777259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            4      0.84%      0.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           69     14.47%     15.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           28      5.87%     21.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           20      4.19%     25.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           15      3.14%     28.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           15      3.14%     31.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      2.73%     34.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      2.10%     36.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          303     63.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                349056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              22016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2073.192751                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              130.762432                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2992114.944000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1476877.248000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   18598063.680000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1505962.752000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13536780.768000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 52333556.352000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 30720640.608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  121163996.352000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   719.644753                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     68009740                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     94886660                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    2043909.504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1003652.496000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   17499388.032000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  244210.176000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13536780.768000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 53076947.616000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 30058450.128000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  117463338.720000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   697.664966                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     66463550                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     96432850                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          193                       # Transaction distribution
system.membus.trans_dist::CleanEvict              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq               450                       # Transaction distribution
system.membus.trans_dist::ReadExResp              450                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2396                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6168                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6168                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       388992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  388992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2846                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2846    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2846                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             6329222                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26385510                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          113836                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        37966                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           45                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        56912                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           56892                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.964858                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           37909                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts         3242                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           40                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       419864                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.381726                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.836427                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       130739     31.14%     31.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        39304      9.36%     40.50% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        15685      3.74%     44.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         7217      1.72%     45.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       226919     54.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       419864                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000001                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              471662                       # Number of memory references committed
system.switch_cpus.commit.loads                339598                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             113246                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              962253                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         37749                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       528339     52.83%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       339598     33.96%     86.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       132064     13.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000001                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       226919                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            46146                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        248670                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             56141                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69691                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles             55                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        56806                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1003887                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           312                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1005390                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              113836                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94801                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                420030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             120                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          143                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            132796                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            21                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       420704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.390217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.153386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           232484     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             9782      2.33%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            38473      9.14%     66.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3             6455      1.53%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            22671      5.39%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             6349      1.51%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            19688      4.68%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            19492      4.63%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            65310     15.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       420704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.270464                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.388718                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              207221                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            1046                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            547                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            439                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    168366400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles             55                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            80490                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          113171                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            6                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             90093                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        136883                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1003534                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts            85                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.IQFullEvents              8                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents          10977                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       115901                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands       908830                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1212079                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1098136                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               87                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps        905682                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps             3050                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            381674                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1196188                       # The number of ROB reads
system.switch_cpus.rob.writes                 2007426                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              3033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2890                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             283                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19087                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            10                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3023                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        66200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 66220                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5643520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5644800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3047                       # Total snoops (count)
system.tol2bus.snoopTraffic                     24704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25167    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25167                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 277781230800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           52806800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             14000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44208000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            26.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               280726292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 377456                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976272                       # Number of bytes of host memory used
host_op_rate                                   391897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.14                       # Real time elapsed on the host
host_tick_rate                              101056834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11420892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002945                       # Number of seconds simulated
sim_ticks                                  2945061200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2015115                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2028423                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10420866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.736265                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.736265                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   12221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        20704                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1118798                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 16442                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.529854                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5432146                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1374046                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          366919                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4238357                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           53                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1478035                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11961293                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4058100                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38787                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      11263783                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             71                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20434                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           133                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11462543                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              11123306                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.746615                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8558111                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.510774                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               11136901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         12604658                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8852804                       # number of integer regfile writes
system.switch_cpus.ipc                       1.358206                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.358206                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5676286     50.22%     50.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        64855      0.57%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8094      0.07%     50.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         6144      0.05%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        24201      0.21%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult        22326      0.20%     51.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc        24201      0.21%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8017      0.07%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4085745     36.15%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1382695     12.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       11302568                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4608947                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.407779                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1059710     22.99%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            101      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3273672     71.03%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        275464      5.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15764784                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34354832                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10998895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13323374                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11944798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          11302568                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           53                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1523968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        61624                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1237544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7350432                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.537674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.352130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2494333     33.93%     33.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1150453     15.65%     49.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1518299     20.66%     70.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1650888     22.46%     92.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       519443      7.07%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        17015      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7350432                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.535122                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses         146727                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads       271309                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses       124411                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes       145998                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1880183                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       655775                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4238357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1478035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        25901309                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          65013                       # number of misc regfile writes
system.switch_cpus.numCycles                  7362653                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads            98320                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes          101092                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       203219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       406532                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            427                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3102688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3102688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3102688                       # number of overall hits
system.cpu.dcache.overall_hits::total         3102688                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       322262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         322262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       322262                       # number of overall misses
system.cpu.dcache.overall_misses::total        322262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   6046791586                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6046791586                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   6046791586                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6046791586                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3424950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3424950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3424950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3424950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.094092                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.094092                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18763.588589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18763.588589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18763.588589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18763.588589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3853                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        40614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               836                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2599                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.608852                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    15.626780                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       202191                       # number of writebacks
system.cpu.dcache.writebacks::total            202191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       120072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120072                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       120072                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120072                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       202190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       202190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       202190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       202190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2516138465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2516138465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2516138465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2516138465                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12444.425862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12444.425862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12444.425862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12444.425862                       # average overall mshr miss latency
system.cpu.dcache.replacements                 202191                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1867093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1867093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       248110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        248110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5366354400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5366354400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2115203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2115203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.117298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21628.932328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21628.932328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       100700                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100700                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       147410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2086282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2086282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.069691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14152.920426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14152.920426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1235595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1235595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        74152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    680437186                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    680437186                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1309747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.056616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  9176.248597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9176.248597                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        19372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        54780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    429856465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    429856465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.041825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  7846.959931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7846.959931                       # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data            4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total               4                       # number of SwapReq hits
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3306467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            202319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.342840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3627145                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3627145                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1719400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1719400                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1719400                       # number of overall hits
system.cpu.icache.overall_hits::total         1719400                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1407                       # number of overall misses
system.cpu.icache.overall_misses::total          1407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26848797                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26848797                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26848797                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26848797                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1720807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1720807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1720807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1720807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000818                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000818                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19082.300640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19082.300640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19082.300640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19082.300640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4940                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   100.816327                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    70.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1028                       # number of writebacks
system.cpu.icache.writebacks::total              1028                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     19448397                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19448397                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     19448397                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19448397                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000653                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17318.252004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17318.252004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17318.252004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17318.252004                       # average overall mshr miss latency
system.cpu.icache.replacements                   1028                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1719400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1719400                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26848797                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26848797                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1720807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1720807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19082.300640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19082.300640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     19448397                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19448397                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17318.252004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17318.252004                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            65.146797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1853328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1635.770521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.172083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    62.974713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.008485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.245995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.254480                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1721930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1721930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2945061200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          994                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       187343                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188337                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          994                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       187343                       # number of overall hits
system.l2.overall_hits::total                  188337                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          129                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        14847                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14976                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          129                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        14847                       # number of overall misses
system.l2.overall_misses::total                 14976                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9755600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1130663600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1140419200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9755600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1130663600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1140419200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       202190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203313                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       202190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203313                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.114871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.073431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.114871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.073431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75624.806202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76154.347680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76149.786325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75624.806202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76154.347680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76149.786325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11934                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1627                       # number of writebacks
system.l2.writebacks::total                      1627                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  75                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 75                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        14772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        14772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27315                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9122200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1054553400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1063675600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    783806860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9122200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1054553400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1847482460                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.114871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.073060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073291                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.114871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.073060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134350                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70714.728682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71388.667750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71382.833367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63138.944740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70714.728682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71388.667750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67636.187443                       # average overall mshr miss latency
system.l2.replacements                          25062                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        70916                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70916                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        70916                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70916                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12414                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12414                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    783806860                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    783806860                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63138.944740                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63138.944740                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        54706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54706                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 460                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     31756800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31756800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        55166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             55166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.008338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 69036.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69036.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     29115400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29115400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.008230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64130.837004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64130.837004                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9755600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9755600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.114871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.114871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75624.806202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75624.806202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9122200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9122200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.114871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.114871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70714.728682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70714.728682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       132637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            132637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1098906800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1098906800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       147024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        147024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.097855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76381.928130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76381.928130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           69                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           69                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1025438000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1025438000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.097385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71618.801509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71618.801509                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   48792                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               48802                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    4                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5186                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3940.785402                       # Cycle average of tags in use
system.l2.tags.total_refs                      405774                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.866220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3793.183138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   147.602264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.926070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.036036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962106                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.955811                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    621732                       # Number of tag accesses
system.l2.tags.data_accesses                   621732                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     23968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001462885932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79334                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1627                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53776                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3254                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1263                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53776                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3254                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     286.798883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.903386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    653.686808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           122     68.16%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           27     15.08%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           14      7.82%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            8      4.47%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      2.23%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.56%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.916201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.789186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.263217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     39.11%     39.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.79%     41.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     37.43%     79.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.79%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      7.26%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.56%     89.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      5.03%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.56%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      2.79%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.56%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.56%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   80832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3441664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               208256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1168.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2939670800                       # Total gap between requests
system.mem_ctrls.avgGap                     103092.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1533952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        16512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1810368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       205248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 520855729.585517585278                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5606674.659256655723                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 614713201.885244369507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 69692269.892387971282                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        23974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          258                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        29544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3254                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    756873002                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      8357492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    989555278                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  62172289790                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31570.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32393.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33494.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19106419.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1534336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        16512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1890816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3441664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        16512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       208256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       208256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        11987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        14772                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          26888                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1627                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1627                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    520986117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5606675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    642029442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1168622234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5606675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5606675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     70713641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        70713641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     70713641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    520986117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5606675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    642029442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1239335875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                52513                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3207                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               870361826                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             197028776                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1754785772                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16574.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33416.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               44786                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2822                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   439.637081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   309.776710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   355.745812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           38      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3184     39.25%     39.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1295     15.96%     55.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          611      7.53%     63.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          506      6.24%     69.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          320      3.94%     73.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          270      3.33%     76.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          174      2.14%     78.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1714     21.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3360832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             205248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1141.175606                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               69.692270                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    45029222.784000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    22220762.256000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   180110002.464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  8633847.264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 243662053.824001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1035600986.112001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 436760849.952001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1972017724.656002                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   669.601611                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    971283043                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     98280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1875498157                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    40435694.208000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    19963844.208000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   167448758.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  7682445.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 243662053.824001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1044945627.263999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 428902856.256001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1953041279.280000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   663.158130                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    953823324                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     98280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1892957876                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1627                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23435                       # Transaction distribution
system.membus.trans_dist::ReadExReq               454                       # Transaction distribution
system.membus.trans_dist::ReadExResp              454                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          26434                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        78838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  78838                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3649920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3649920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26888                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26888    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26888                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            82123090                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          249880779                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1322842                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       853410                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        19960                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       977684                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          977023                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.932391                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          211024                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           13                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           12                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1487031                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           11                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        19862                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6965766                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.498357                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.803217                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3685698     52.91%     52.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       693696      9.96%     62.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       213355      3.06%     65.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       175273      2.52%     68.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2197744     31.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6965766                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10016334                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10437201                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4949282                       # Number of memory references committed
system.switch_cpus.commit.loads               3639532                       # Number of loads committed
system.switch_cpus.commit.amos                      4                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1073396                       # Number of branches committed
system.switch_cpus.commit.vector               117736                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9714919                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        205036                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5335882     51.12%     51.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        64712      0.62%     51.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8092      0.08%     51.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp         6138      0.06%     51.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt        22316      0.21%     52.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult        22317      0.21%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc        22316      0.21%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6142      0.06%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3639532     34.87%     87.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1309750     12.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10437201                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2197744                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           542948                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       5180539                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            885846                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        720665                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20434                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       907179                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           100                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12180799                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         57592                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        36540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12590591                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1322842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1188048                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7292442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           41064                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          479                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          438                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1720813                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7350432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.778023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.817109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4754815     64.69%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           222175      3.02%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           287405      3.91%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           341473      4.65%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           426393      5.80%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            99343      1.35%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           195716      2.66%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           313646      4.27%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           709466      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7350432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.179669                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.710062                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1834518                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          598809                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         168289                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        95458                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2945061200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20434                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           965048                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3711706                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2469                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1157046                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1493729                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11992449                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         37845                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1951                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         140210                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           7020                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1270917                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     11969939                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16177505                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         13433004                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups           107707                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10336613                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1633279                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             208                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4344402                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16691734                       # The number of ROB reads
system.switch_cpus.rob.writes                24233406                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999999                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10420866                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            148147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       133930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        70916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            15446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            55166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           55167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       147024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3274                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       606572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                609846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       275328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     51760896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               52036224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40508                       # Total snoops (count)
system.tol2bus.snoopTraffic                    208256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           243821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 243394     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    427      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             243821                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2945061200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          487763200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2246000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         404382399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
