{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664622873151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664622873155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 16:44:33 2022 " "Processing started: Sat Oct 01 16:44:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664622873155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622873155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comb_ckt -c comb_ckt " "Command: quartus_map --read_settings_files=on --write_settings_files=off comb_ckt -c comb_ckt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622873155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664622873331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664622873332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_to_1 " "Found entity 1: Mux_4_to_1" {  } { { "Mux_4_to_1.v" "" { Text "D:/E-Yantra/# Files/comb_ckt/Mux_4_to_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664622879213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622879213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.v" "" { Text "D:/E-Yantra/# Files/comb_ckt/Mux_2_to_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664622879214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622879214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_ckt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comb_ckt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt " "Found entity 1: comb_ckt" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664622879214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622879214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comb_ckt " "Elaborating entity \"comb_ckt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out " "Pin \"out\" is missing source" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 272 1152 1328 288 "out" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D1 " "Pin \"D1\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 544 48 216 560 "D1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D2 " "Pin \"D2\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 512 48 216 528 "D2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D3 " "Pin \"D3\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 480 48 216 496 "D3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D4 " "Pin \"D4\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 456 48 216 472 "D4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D5 " "Pin \"D5\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 424 48 216 440 "D5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D6 " "Pin \"D6\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 392 48 216 408 "D6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879229 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D7 " "Pin \"D7\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 360 48 216 376 "D7" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879230 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D0 " "Pin \"D0\" not connected" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 576 48 216 592 "D0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1664622879230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out GND " "Pin \"out\" is stuck at GND" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 272 1152 1328 288 "out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664622879425 "|comb_ckt|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664622879425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664622879492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664622879492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "No output dependent on input pin \"D1\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 544 48 216 560 "D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "No output dependent on input pin \"D2\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 512 48 216 528 "D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "No output dependent on input pin \"D3\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 480 48 216 496 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "No output dependent on input pin \"D4\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 456 48 216 472 "D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "No output dependent on input pin \"D5\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 424 48 216 440 "D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "No output dependent on input pin \"D6\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 392 48 216 408 "D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "No output dependent on input pin \"D7\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 360 48 216 376 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0 " "No output dependent on input pin \"D0\"" {  } { { "comb_ckt.bdf" "" { Schematic "D:/E-Yantra/# Files/comb_ckt/comb_ckt.bdf" { { 576 48 216 592 "D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664622879508 "|comb_ckt|D0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664622879508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664622879508 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664622879508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664622879508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664622879521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 16:44:39 2022 " "Processing ended: Sat Oct 01 16:44:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664622879521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664622879521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664622879521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664622879521 ""}
