;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	SUB @127, 106
	MOV -507, <-27
	ADD 210, 30
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMN <-30, 9
	JMN <-30, 9
	ADD 210, 60
	SUB -207, <-120
	ADD 100, 90
	SUB -207, <-120
	SUB @127, 106
	SUB @0, @2
	SUB @-127, 100
	SUB @-127, 100
	SUB 210, 10
	ADD <100, -39
	SUB @127, 106
	SUB @127, 106
	SUB #0, @0
	ADD <100, -39
	MOV -1, <-20
	MOV -7, <-20
	ADD <100, -39
	SUB 20, @12
	MOV -7, <-20
	ADD <100, -39
	SUB -207, <-120
	ADD <100, -39
	SPL 300, -72
	SPL 200, <-12
	JMZ -7, @-20
	MOV -1, <-20
	MOV -801, <-20
	SPL 300, 90
	SLT #270, <1
	ADD <100, -39
	SUB -207, <-120
	SPL 300, 90
	ADD @0, @2
	MOV -507, <-27
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-22
	SPL 900, 680
	SPL 900, 680
	MOV -507, <-27
	MOV -507, <-27
	MOV -17, <-20
	MOV -11, <-25
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, 80
	DJN <121, @101
	SUB 0, -9
	SUB @127, 106
	JMN 0, #2
	JMN 0, #2
	CMP 212, 10
	DJN -1, @-20
	SUB 7, 105
	SUB 0, 0
	SLT -21, <-23
	DJN <121, @101
	SUB 0, -9
	SUB 0, 0
	MOV -11, <-25
	ADD 10, 8
	JMN 0, #2
	JMN 0, #2
	JMN 0, #2
	SLT 900, 680
	SPL 900, 680
	JMN 0, #2
	ADD 10, 8
	MOV #70, 800
	JMP -7, 80
	DAT #10, #8
	JMN 0, #2
	JMN 0, #2
	SPL 900, 680
	JMN 0, #2
	JMN 0, #2
	JMN 0, #2
	JMN 0, #2
	JMP <0, -1
	SUB 0, 0
	SUB 0, 0
	SPL 900, 680
	SPL 900, 680
	SPL 900, 680
