//! What the guest driver expects to find on the bus.
//!
//! Every constant and layout here is a contract with `guest/linux/conduit_gpu.c`,
//! and each one has been wrong at least once. A mismatch is not a build error
//! in either half -- the device compiles, the driver compiles, and the guest
//! simply fails to probe -- so the agreement is asserted by tests that mirror
//! the driver's own `static_assert`s.

/// The virtio device ID the guest driver probes for.
///
/// Must match `VIRTIO_ID_GPU_NV` in `guest/linux/conduit_gpu.c`. This said 0x8042
/// while the driver bound 45, so a device advertising it would never have been
/// probed by its own guest driver.
pub const VIRTIO_ID_GPU_NV: u32 = 45;

/// Virtqueue count.
///
/// Two, not one: `nvgpu_probe()` calls `virtio_find_vqs(vdev, 2, ...)` for a
/// control queue and an event queue, and returns the error from that call. A
/// device offering one queue fails to probe before it reads a byte of config.
pub const NUM_QUEUES: usize = 2;

/// Guest requests, device replies.
pub const CONTROL_QUEUE: usize = 0;
/// Device-initiated notifications to the guest.
pub const EVENT_QUEUE: usize = 1;

/// Recommended virtqueue size.
pub const QUEUE_SIZE: u16 = 256;

/// Longest PCI address the driver will store, including its NUL.
pub const PCI_ADDR_LEN: usize = 16;
/// Bytes of `/proc/driver/nvidia/gpus/<addr>/information` carried per GPU.
///
/// 448, not the 1060 this began as. A guest maps the virtio-pci device config
/// capability with PAGE_SIZE as its maximum and silently truncates anything
/// longer, so a config larger than one page is not a tight fit but an
/// unreadable one: every field past 4096 read out of range and took the guest
/// driver down inside `virtio_cread_bytes`. These files hold about 278 bytes.
pub const INFO_TEXT_LEN: usize = 448;
/// Driver version string length in config space, including its NUL.
pub const DRIVER_VERSION_LEN: usize = 32;
/// GPU slots in config space. The driver reads at most this many.
pub const MAX_GPUS: usize = 8;
/// FD translation entries in config space.
pub const MAX_FD_TRANSLATIONS: usize = 16;

/// One GPU, as the guest driver reads it.
///
/// Mirrors `struct conduit_gpu_slot`, which the driver asserts is 476
/// bytes.
#[derive(Clone, Copy, Debug)]
#[repr(C, packed)]
pub struct GpuSlot {
    /// Directory name under `/proc/driver/nvidia/gpus`, NUL-terminated.
    pub pci_addr: [u8; PCI_ADDR_LEN],
    /// The `N` in `/dev/nvidiaN`.
    pub minor: u32,
    /// Valid bytes in `info_text`.
    pub info_len: u32,
    pub padding: [u32; 1],
    /// Raw contents of that GPU's `information` file.
    pub info_text: [u8; INFO_TEXT_LEN],
}

impl Default for GpuSlot {
    fn default() -> Self {
        Self {
            pci_addr: [0; PCI_ADDR_LEN],
            minor: 0,
            info_len: 0,
            padding: [0; 1],
            info_text: [0; INFO_TEXT_LEN],
        }
    }
}

impl GpuSlot {
    /// Build a slot, truncating both strings to what the driver can hold.
    ///
    /// Truncating rather than failing is deliberate: a GPU whose information
    /// text is longer than the window is still a usable GPU, and refusing to
    /// describe it would take the whole device down over a cosmetic field.
    pub fn new(pci_addr: &str, minor: u32, info_text: &str) -> Self {
        let mut slot = Self {
            minor,
            ..Default::default()
        };
        // Leave room for the NUL the driver writes at the last byte.
        let addr = pci_addr.as_bytes();
        let n = addr.len().min(PCI_ADDR_LEN - 1);
        slot.pci_addr[..n].copy_from_slice(&addr[..n]);

        let info = info_text.as_bytes();
        let n = info.len().min(INFO_TEXT_LEN);
        slot.info_text[..n].copy_from_slice(&info[..n]);
        slot.info_len = n as u32;
        slot
    }
}

use abi::ioctl::{
    NV_ESC_ALLOC_OS_EVENT, NV_ESC_FREE_OS_EVENT, NV_ESC_REGISTER_FD, NV_ESC_RM_ALLOC_MEMORY,
    NV_ESC_RM_MAP_MEMORY,
};

/// The ioctls that carry a file descriptor, and the byte offset it sits at.
///
/// Offsets are into the top-level parameter struct:
///
///   * `NV_ESC_REGISTER_FD` -- `nv_ioctl_register_fd_t` is the descriptor
///     alone, so offset 0.
///   * `NV_ESC_ALLOC_OS_EVENT` / `NV_ESC_FREE_OS_EVENT` --
///     `hClient(4) + hDevice(4)` precede it.
///   * `NV_ESC_RM_ALLOC_MEMORY` -- offset 48.
///   * `NV_ESC_RM_MAP_MEMORY` -- `NVOS33` carries the descriptor the mapping
///     is made on, at offset 48. Leaving it out cost the power readings:
///     nvidia-smi reported "GPU access blocked by the operating system" for
///     draw while every power *limit* came back correctly, which reads like a
///     permissions problem rather than an untranslated descriptor.
pub const FD_CARRYING_IOCTLS: &[(u32, u32)] = &[
    (NV_ESC_REGISTER_FD, 0),
    (NV_ESC_ALLOC_OS_EVENT, 8),
    (NV_ESC_FREE_OS_EVENT, 8),
    (NV_ESC_RM_ALLOC_MEMORY, 48),
    (NV_ESC_RM_MAP_MEMORY, 48),
];

/// One ioctl the device wants the driver to rewrite file descriptors in.
#[derive(Clone, Copy, Debug, Default)]
#[repr(C, packed)]
pub struct FdTranslation {
    /// The ioctl number this applies to.
    pub nr: u32,
    /// Where in the payload the descriptor sits.
    pub payload_offset: u32,
}

/// This backend reads a deep block that holds several segments, one per
/// pointer inside an RM control's parameters, announced by
/// `deep_ptr_offset == protocol::segments::SEGMENTED`.
///
/// A guest that sends one to a backend without this bit has every described
/// control refused: a v0.1 backend reads the marker as a real offset and finds
/// it outside the parameter block. So the guest sends segments only when it
/// sees this.
pub const FEATURE_RMCTRL_SEGMENTS: u32 = 1 << 0;

/// Device configuration space.
///
/// Mirrors `struct conduit_gpu_config` up to 4016 bytes, which the driver
/// asserts, with `num_fd_translations` at offset 3880. The guest reads no
/// further: `vram_limit_mib` after it is for the VMM. The whole must fit in
/// one page.
///
/// This replaced a 24-byte struct whose first field was `num_gpus`. The driver
/// reads `num_gpus` from offset 32 and rejects zero, so it read past the end of
/// what the device served, got nothing, and failed to probe with `-EINVAL` --
/// a device and driver that disagreed about config space while both compiled
/// cleanly.
#[derive(Clone, Copy, Debug)]
#[repr(C, packed)]
pub struct VirtioGpuNvConfig {
    /// Host driver version, NUL-terminated, e.g. `615.71.09`.
    pub driver_version: [u8; DRIVER_VERSION_LEN],
    /// How many entries of `gpus` are valid. The driver requires 1..=248.
    pub num_gpus: u32,
    /// What the guest is served, as `crate::caps` bits. Never zero from this
    /// backend: zero is what a backend from before capabilities sends, and a
    /// guest driver treats it as "everything, as before".
    pub caps: u32,
    /// PCI device id per GPU.
    pub gpu_device_ids: [u32; MAX_GPUS],
    pub gpus: [GpuSlot; MAX_GPUS],
    pub num_fd_translations: u32,
    /// What this backend can do beyond v0.1, as [`FEATURE_RMCTRL_SEGMENTS`]
    /// and the like. This was padding; a backend from before it sent zero,
    /// which reads as "none of these", so the guest needs no version to read
    /// it and the struct's layout does not change.
    pub features: u32,
    pub fd_translations: [FdTranslation; MAX_FD_TRANSLATIONS],
    /// The video memory limit this backend enforces, in MiB; 0 for none.
    ///
    /// Announced so the VMM can refuse to start a guest whose backend is not
    /// enforcing the limit the VMM was configured with: a limit is a flag on
    /// a process the VMM did not start, and a missing flag would otherwise be
    /// a guest with the whole card. Appended, so a backend from before it
    /// serves 4016 bytes and a VMM reads the absence as 0. The guest driver
    /// never reads it: a VMM from before it exposes 4016 bytes, and a guest
    /// read past those BUGs in virtio_cread_bytes.
    pub vram_limit_mib: u64,
    /// The display's preferred mode, valid only when `features` carries
    /// [`protocol::messages::NVGPU_CFG_DISPLAY`] (docs/SCANOUT.md). Appended,
    /// so a guest reads it only after seeing the flag, and a VMM that exposes
    /// only the older 4024 bytes leaves it unread.
    pub display_width: u32,
    pub display_height: u32,
    pub display_refresh_hz: u32,
}

impl Default for VirtioGpuNvConfig {
    fn default() -> Self {
        Self {
            driver_version: [0; DRIVER_VERSION_LEN],
            num_gpus: 0,
            caps: 0,
            gpu_device_ids: [0; MAX_GPUS],
            gpus: [GpuSlot::default(); MAX_GPUS],
            num_fd_translations: 0,
            features: 0,
            fd_translations: [FdTranslation::default(); MAX_FD_TRANSLATIONS],
            vram_limit_mib: 0,
            display_width: 0,
            display_height: 0,
            display_refresh_hz: 0,
        }
    }
}

impl VirtioGpuNvConfig {
    /// Build config space for a set of host GPUs.
    ///
    /// More than [`MAX_GPUS`] are truncated: the driver reads no further, so
    /// advertising a count it cannot index would point it at slots that were
    /// never written.
    pub fn new(
        driver_version: &str,
        gpus: &[GpuSlot],
        caps: crate::caps::Caps,
        vram_limit_mib: u64,
    ) -> Self {
        let mut cfg = Self::default();
        cfg.caps = caps.bits();
        cfg.vram_limit_mib = vram_limit_mib;
        cfg.features = FEATURE_RMCTRL_SEGMENTS;
        let v = driver_version.as_bytes();
        let n = v.len().min(DRIVER_VERSION_LEN - 1);
        cfg.driver_version[..n].copy_from_slice(&v[..n]);

        let n = gpus.len().min(MAX_GPUS);
        cfg.gpus[..n].copy_from_slice(&gpus[..n]);
        cfg.num_gpus = n as u32;

        // Tell the driver which ioctls carry a file descriptor, and where.
        //
        // The driver rewrites a descriptor only when the device names its
        // ioctl here; otherwise it forwards the guest's own fd number, which
        // means nothing on the host. Publishing none of these is not a
        // degraded mode -- the backend then sees a raw guest fd where it
        // expects one of its handles and refuses the call ("bad embedded
        // handle 9", nvidia-smi reporting "Unable to determine the device
        // handle for GPU0").
        //
        // The list has to agree with the backend's own, in
        // `nvidia.rs::dispatch_fd_ioctl`, since that is what reads the
        // rewritten field back out.
        for (i, (nr, off)) in FD_CARRYING_IOCTLS.iter().enumerate() {
            cfg.fd_translations[i] = FdTranslation {
                nr: *nr,
                payload_offset: *off,
            };
        }
        cfg.num_fd_translations = FD_CARRYING_IOCTLS.len() as u32;
        cfg
    }

    /// Announce a display with this preferred mode: sets
    /// [`protocol::messages::NVGPU_CFG_DISPLAY`] and the three mode fields.
    pub fn set_display(&mut self, width: u32, height: u32, refresh_hz: u32) {
        self.features |= protocol::messages::NVGPU_CFG_DISPLAY;
        self.display_width = width;
        self.display_height = height;
        self.display_refresh_hz = refresh_hz;
    }

    /// Offer the guest a cursor plane: sets
    /// [`protocol::messages::NVGPU_CFG_CURSOR`]. Only meaningful with a
    /// display; the host shows `CursorUpdate`s as its own pointer image.
    pub fn set_cursor(&mut self) {
        self.features |= protocol::messages::NVGPU_CFG_CURSOR;
    }

    /// Serve Venus (docs/VENUS.md): sets
    /// [`protocol::messages::NVGPU_CFG_VENUS`]. Only with `--venus`; a guest
    /// sends `GpuCmd` only when it sees the bit.
    pub fn set_venus(&mut self) {
        self.features |= protocol::messages::NVGPU_CFG_VENUS;
    }

    /// Serve RM-export blobs (docs/VENUS.md "RM-export blobs"): sets
    /// [`protocol::messages::NVGPU_CFG_RM_IMPORT`]. Only with Venus, and only
    /// when its renderer imports dma-bufs.
    /// `RmResourceImport` comes with it ([`protocol::messages::NVGPU_CFG_RM_RESOURCE_IMPORT`]):
    /// it serves exactly the resources RM import makes.
    pub fn set_rm_import(&mut self) {
        self.features |= protocol::messages::NVGPU_CFG_RM_IMPORT
            | protocol::messages::NVGPU_CFG_RM_RESOURCE_IMPORT;
    }

    /// Serve guest-memory blobs (docs/VENUS.md "Guest-memory blobs"): sets
    /// [`protocol::messages::NVGPU_CFG_GUEST_BLOB`]. Only with Venus, only
    /// when asked for, and only when its renderer imports host memory.
    pub fn set_guest_blob(&mut self) {
        self.features |= protocol::messages::NVGPU_CFG_GUEST_BLOB;
    }

    /// Turn host fences into guest fences (docs/SYNC.md): sets
    /// [`protocol::messages::NVGPU_CFG_DRM_FENCES`]. Only by a transport that
    /// delivers one-shot fence watches (`take_watch_updates`); without that
    /// relay a guest fence would never signal.
    pub fn set_drm_fences(&mut self) {
        self.features |= protocol::messages::NVGPU_CFG_DRM_FENCES;
    }

    /// Config space as the bytes a guest reads.
    pub fn as_bytes(&self) -> &[u8] {
        // Safe: `repr(C, packed)` with no padding and no pointers, so every
        // byte of the struct is initialised and meaningful.
        unsafe {
            std::slice::from_raw_parts(
                self as *const Self as *const u8,
                std::mem::size_of::<Self>(),
            )
        }
    }

    /// Serve a config read, clamped to the struct.
    ///
    /// A read past the end yields fewer bytes rather than panicking: the guest
    /// chooses the offset and length, so neither may be trusted to be in range.
    pub fn read(&self, offset: u32, size: u32) -> Vec<u8> {
        let bytes = self.as_bytes();
        let start = (offset as usize).min(bytes.len());
        let end = start.saturating_add(size as usize).min(bytes.len());
        bytes[start..end].to_vec()
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use std::mem::{offset_of, size_of};

    /// The driver asserts these exact numbers. If either side moves, a guest
    /// stops probing and nothing else says why.
    #[test]
    fn layout_matches_the_guest_driver() {
        assert_eq!(size_of::<GpuSlot>(), 476, "gpu_slot size mismatch");
        assert_eq!(size_of::<VirtioGpuNvConfig>(), 4036, "config size mismatch");
        assert_eq!(offset_of!(VirtioGpuNvConfig, display_width), 4024);
        assert_eq!(offset_of!(VirtioGpuNvConfig, display_height), 4028);
        assert_eq!(offset_of!(VirtioGpuNvConfig, display_refresh_hz), 4032);
        // Where the guest driver's struct ends; it reads nothing past here.
        assert_eq!(offset_of!(VirtioGpuNvConfig, vram_limit_mib), 4016);
        assert_eq!(
            offset_of!(VirtioGpuNvConfig, num_fd_translations),
            3880,
            "fd_translations offset mismatch"
        );
    }

    /// The constraint behind every number above: a guest maps device config
    /// with PAGE_SIZE as its maximum and truncates the rest without saying so,
    /// so anything past 4096 is not slow or wasteful -- it is unreadable, and
    /// reading it takes the guest driver down.
    #[test]
    fn config_fits_in_one_page() {
        assert!(
            size_of::<VirtioGpuNvConfig>() <= 4096,
            "config is {} bytes; a guest cannot read past 4096",
            size_of::<VirtioGpuNvConfig>()
        );
    }

    /// Every field the driver reads by a fixed offset.
    #[test]
    fn field_offsets_are_where_the_driver_reads_them() {
        assert_eq!(offset_of!(VirtioGpuNvConfig, driver_version), 0);
        assert_eq!(offset_of!(VirtioGpuNvConfig, num_gpus), 32);
        assert_eq!(offset_of!(VirtioGpuNvConfig, caps), 36);
        assert_eq!(offset_of!(VirtioGpuNvConfig, gpu_device_ids), 40);
        assert_eq!(offset_of!(VirtioGpuNvConfig, gpus), 72);
        assert_eq!(offset_of!(GpuSlot, minor), 16);
        assert_eq!(offset_of!(GpuSlot, info_len), 20);
        assert_eq!(offset_of!(GpuSlot, info_text), 28);
    }

    /// The driver fails probe on num_gpus == 0, so a device that serves a
    /// default config never comes up. This is what it looked like in a guest.
    #[test]
    fn a_default_config_would_be_rejected_by_the_driver() {
        let cfg = VirtioGpuNvConfig::default();
        let n = cfg.num_gpus;
        assert_eq!(n, 0, "a config with no GPUs must not claim any");
    }

    #[test]
    fn one_gpu_is_described_where_the_driver_looks() {
        let slot = GpuSlot::new("0000:01:00.0", 0, "Model: NVIDIA RTX A2000");
        let cfg = VirtioGpuNvConfig::new("615.71.09", &[slot], crate::caps::Caps::DEFAULT, 0);
        let bytes = cfg.as_bytes();

        assert_eq!(&bytes[0..9], b"615.71.09");
        assert_eq!(
            u32::from_le_bytes(bytes[36..40].try_into().unwrap()),
            crate::caps::Caps::DEFAULT.bits(),
            "caps at offset 36"
        );
        assert_eq!(u32::from_le_bytes(bytes[32..36].try_into().unwrap()), 1);
        assert_eq!(&bytes[72..84], b"0000:01:00.0");
        // info_len, at slot offset 20 within the slot array at 72.
        assert_eq!(
            u32::from_le_bytes(bytes[92..96].try_into().unwrap()),
            "Model: NVIDIA RTX A2000".len() as u32
        );
    }

    /// The driver NUL-terminates `pci_addr[15]` itself. A 16-byte address that
    /// filled the field would lose its last character there, so it is truncated
    /// to 15 on the way in and the driver's write is a no-op rather than a
    /// silent corruption.
    #[test]
    fn an_over_long_pci_address_keeps_room_for_its_terminator() {
        let slot = GpuSlot::new("0000:01:00.0:extra", 0, "");
        assert_eq!(slot.pci_addr[PCI_ADDR_LEN - 1], 0);
        assert_eq!(&slot.pci_addr[..15], b"0000:01:00.0:ex");
    }

    #[test]
    fn more_gpus_than_slots_are_truncated_not_over_claimed() {
        let many: Vec<_> = (0..12)
            .map(|i| GpuSlot::new(&format!("0000:0{i}:00.0"), i, ""))
            .collect();
        let cfg = VirtioGpuNvConfig::new("615.71.09", &many, crate::caps::Caps::DEFAULT, 0);
        let n = cfg.num_gpus;
        assert_eq!(
            n as usize, MAX_GPUS,
            "claimed more GPUs than it can describe"
        );
    }

    #[test]
    fn a_read_past_the_end_is_clamped_rather_than_panicking() {
        let cfg = VirtioGpuNvConfig::default();
        assert_eq!(cfg.read(4012, 64).len(), 24);
        assert!(cfg.read(99_999, 16).is_empty());
        assert_eq!(cfg.read(0, 4024).len(), 4024);
        assert_eq!(cfg.read(0, 8192).len(), 4036);
    }

    /// No display: the flag is clear and the mode is zero, so the first 4024
    /// bytes are what they always were. With one: flag and mode where the
    /// contract puts them.
    #[test]
    fn the_display_is_announced_only_when_set() {
        use protocol::messages::NVGPU_CFG_DISPLAY;
        let mut cfg = VirtioGpuNvConfig::new("615.71.09", &[], crate::caps::Caps::DEFAULT, 0);
        let before = cfg.as_bytes()[..4024].to_vec();
        assert_eq!({ cfg.features } & NVGPU_CFG_DISPLAY, 0);
        assert!(cfg.as_bytes()[4024..].iter().all(|&b| b == 0));
        cfg.set_display(2560, 1440, 240);
        let b = cfg.as_bytes();
        let w = |at: usize| u32::from_le_bytes(b[at..at + 4].try_into().unwrap());
        assert_eq!(w(4024), 2560);
        assert_eq!(w(4028), 1440);
        assert_eq!(w(4032), 240);
        let features = { cfg.features };
        assert_eq!(features, FEATURE_RMCTRL_SEGMENTS | NVGPU_CFG_DISPLAY);
        // Only the features word changed among the old bytes.
        let at = offset_of!(VirtioGpuNvConfig, features);
        for (i, (x, y)) in before.iter().zip(&b[..4024]).enumerate() {
            if !(at..at + 4).contains(&i) {
                assert_eq!(x, y, "byte {i} moved");
            }
        }
        // The cursor plane is one more feature bit and nothing else.
        cfg.set_cursor();
        let features = { cfg.features };
        assert_eq!(
            features,
            FEATURE_RMCTRL_SEGMENTS | NVGPU_CFG_DISPLAY | protocol::messages::NVGPU_CFG_CURSOR
        );
        assert_eq!(protocol::messages::NVGPU_CFG_CURSOR, 1 << 9);
    }

    /// Venus is one feature bit, clear unless asked for.
    #[test]
    fn venus_is_announced_only_when_set() {
        use protocol::messages::NVGPU_CFG_VENUS;
        let mut cfg = VirtioGpuNvConfig::new("615.71.09", &[], crate::caps::Caps::DEFAULT, 0);
        assert_eq!({ cfg.features } & NVGPU_CFG_VENUS, 0);
        let before = cfg.as_bytes().to_vec();
        cfg.set_venus();
        assert_eq!({ cfg.features }, FEATURE_RMCTRL_SEGMENTS | NVGPU_CFG_VENUS);
        let at = offset_of!(VirtioGpuNvConfig, features);
        let changed: Vec<usize> = before
            .iter()
            .zip(cfg.as_bytes())
            .enumerate()
            .filter(|(_, (x, y))| x != y)
            .map(|(i, _)| i)
            .collect();
        assert!(changed.iter().all(|i| (at..at + 4).contains(i)));
    }

    /// Fences are one feature bit too, clear unless the transport asks.
    #[test]
    fn drm_fences_are_announced_only_when_set() {
        use protocol::messages::NVGPU_CFG_DRM_FENCES;
        let mut cfg = VirtioGpuNvConfig::new("615.71.09", &[], crate::caps::Caps::DEFAULT, 0);
        assert_eq!({ cfg.features } & NVGPU_CFG_DRM_FENCES, 0);
        cfg.set_drm_fences();
        assert_eq!(
            { cfg.features },
            FEATURE_RMCTRL_SEGMENTS | NVGPU_CFG_DRM_FENCES
        );
    }

    #[test]
    fn rm_import_is_announced_only_when_set() {
        use protocol::messages::{
            NVGPU_CFG_RM_IMPORT, NVGPU_CFG_RM_RESOURCE_IMPORT, NVGPU_CFG_VENUS,
        };
        let mut cfg = VirtioGpuNvConfig::new("615.71.09", &[], crate::caps::Caps::DEFAULT, 0);
        assert_eq!({ cfg.features } & NVGPU_CFG_RM_IMPORT, 0);
        cfg.set_venus();
        cfg.set_rm_import();
        assert_eq!(
            { cfg.features },
            FEATURE_RMCTRL_SEGMENTS
                | NVGPU_CFG_VENUS
                | NVGPU_CFG_RM_IMPORT
                | NVGPU_CFG_RM_RESOURCE_IMPORT
        );
        assert_eq!(NVGPU_CFG_RM_IMPORT, 1 << 13);
    }

    #[test]
    fn guest_blobs_are_announced_only_when_set() {
        use protocol::messages::{NVGPU_CFG_GUEST_BLOB, NVGPU_CFG_VENUS};
        let mut cfg = VirtioGpuNvConfig::new("615.71.09", &[], crate::caps::Caps::DEFAULT, 0);
        cfg.set_venus();
        assert_eq!({ cfg.features } & NVGPU_CFG_GUEST_BLOB, 0);
        cfg.set_guest_blob();
        assert_eq!(
            { cfg.features },
            FEATURE_RMCTRL_SEGMENTS | NVGPU_CFG_VENUS | NVGPU_CFG_GUEST_BLOB
        );
        // The number the guest driver tests (docs/VENUS.md).
        assert_eq!(NVGPU_CFG_GUEST_BLOB, 1 << 16);
    }
}
