Drill report for /home/knight/Documents/FOSSASIA/PSLab/pslab-hardware/schematics/PSLab.kicad_pcb
Created on Sat 22 Dec 2018 19:07:06 +0530

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu-L1                   front
    L2 :  L2.PWR                    inner1
    L3 :  L3.GND                    inner2
    L4 :  B.Cu-L4                   back


Drill file 'PSLab.drl' contains
    plated through holes:
    =============================================================
    T1  0.41mm  0.016"  (126 holes)
    T2  0.65mm  0.026"  (2 holes)  (with 2 slots)
    T3  0.82mm  0.032"  (2 holes)  (with 2 slots)
    T4  1.00mm  0.039"  (79 holes)
    T5  4.40mm  0.173"  (4 holes)

    Total plated holes count 213


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
