$date
	Wed Aug 14 10:32:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module t1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
0%
0$
0#
0"
x!
$end
#5
1(
1!
1"
1%
#10
0"
0%
1$
1'
#15
0(
0!
1"
1%
#20
0"
0%
0$
0'
#25
1(
1!
1"
1%
#30
0"
0%
1$
1'
#35
0(
0!
1"
1%
#40
0"
0%
0$
0'
#45
1(
1!
1"
1%
#50
0"
0%
1$
1'
