Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 29 10:52:25 2025
| Host         : LaithLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 5.354ns (56.359%)  route 4.146ns (43.641%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           2.070     3.538    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     3.690 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     5.767    LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.500 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.500    LED[0]
    U7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.364ns (58.052%)  route 3.876ns (41.948%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           2.069     3.537    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.152     3.689 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.497    LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.241 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.241    LED[3]
    V8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 5.350ns (58.827%)  route 3.745ns (41.173%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           2.076     3.540    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.154     3.694 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.362    LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     9.094 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.094    LED[5]
    W6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 5.097ns (56.411%)  route 3.939ns (43.589%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           2.070     3.538    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     3.662 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     5.531    LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.036 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.036    LED[1]
    V5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 5.113ns (57.480%)  route 3.782ns (42.520%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           2.069     3.537    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.661 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.375    LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.895 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.895    LED[2]
    U5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 5.123ns (57.735%)  route 3.750ns (42.265%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  number_IBUF[0]_inst/O
                         net (fo=7, routed)           2.076     3.540    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.664 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.338    LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.873 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.873    LED[4]
    U8                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.869ns  (logic 5.099ns (57.487%)  route 3.770ns (42.513%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           2.108     3.572    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.696 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.358    LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.869 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.869    LED[6]
    W7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.478ns (59.484%)  route 1.007ns (40.516%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  number[2] (IN)
                         net (fo=0)                   0.000     0.000    number[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  number_IBUF[2]_inst/O
                         net (fo=7, routed)           0.676     0.897    number_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.942 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.273    LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.484 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.484    LED[6]
    W7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.518ns (59.756%)  route 1.022ns (40.244%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           0.698     0.934    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.979 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.304    LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.540 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.540    LED[4]
    U8                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.498ns (58.051%)  route 1.082ns (41.949%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           0.726     0.958    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.003 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.356     1.359    LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.580 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.580    LED[2]
    U5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.574ns (60.364%)  route 1.033ns (39.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  number[1] (IN)
                         net (fo=0)                   0.000     0.000    number[1]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  number_IBUF[1]_inst/O
                         net (fo=7, routed)           0.698     0.934    number_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.042     0.976 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.312    LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.607 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.607    LED[5]
    W6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.482ns (56.488%)  route 1.142ns (43.512%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           0.725     0.957    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.002 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.419    LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.624 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.624    LED[1]
    V5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.584ns (58.464%)  route 1.126ns (41.536%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           0.726     0.958    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.049     1.007 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.406    LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.710 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.710    LED[3]
    V8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.574ns (56.071%)  route 1.233ns (43.929%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.000     0.000    number[0]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  number_IBUF[0]_inst/O
                         net (fo=7, routed)           0.725     0.957    number_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.048     1.005 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.508     1.513    LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     2.807 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.807    LED[0]
    U7                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





