Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep 24 07:53:06 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testwith1speed_wrapper_timing_summary_routed.rpt -pb testwith1speed_wrapper_timing_summary_routed.pb -rpx testwith1speed_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : testwith1speed_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3655)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10534)
5. checking no_input_delay (20)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3655)
---------------------------
 There are 3655 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10534)
----------------------------------------------------
 There are 10534 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10577          inf        0.000                      0                10577           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10577 Endpoints
Min Delay         10577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.965ns  (logic 2.977ns (22.962%)  route 9.988ns (77.038%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.286     7.805    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.303     8.108 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412/O
                         net (fo=1, routed)           0.000     8.108    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412_n_0
    SLICE_X43Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.353 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208/O
                         net (fo=1, routed)           0.000     8.353    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208_n_0
    SLICE_X43Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.457 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83/O
                         net (fo=3, routed)           1.222     9.679    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.316     9.995 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29/O
                         net (fo=3, routed)           1.383    11.378    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29_n_0
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.502 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_9/O
                         net (fo=1, routed)           0.000    11.502    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[7]
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.714 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_5/O
                         net (fo=1, routed)           0.952    12.666    testwith1speed_i/TM_packet_sender_0/U0/in15[7]
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.299    12.965 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    12.965    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X16Y46         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.937ns  (logic 2.784ns (21.520%)  route 10.153ns (78.480%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.490     8.009    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.303     8.312 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     8.312    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     8.526 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     8.526    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     8.614 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           1.168     9.781    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.319    10.100 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10/O
                         net (fo=3, routed)           1.393    11.493    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10_n_0
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.617 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_4/O
                         net (fo=1, routed)           0.958    12.575    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.699 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.000    12.699    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X17Y44         MUXF7 (Prop_muxf7_I0_O)      0.238    12.937 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.937    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.817ns  (logic 2.958ns (23.079%)  route 9.859ns (76.921%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.490     8.009    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.303     8.312 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     8.312    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     8.526 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     8.526    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     8.614 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           1.043     9.657    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.319     9.976 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10/O
                         net (fo=4, routed)           1.365    11.341    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.000    11.465    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[5]
    SLICE_X21Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    11.703 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_2/O
                         net (fo=1, routed)           0.816    12.519    testwith1speed_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X16Y46         LUT5 (Prop_lut5_I0_O)        0.298    12.817 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    12.817    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.658ns  (logic 2.802ns (22.136%)  route 9.856ns (77.864%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.286     7.805    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.303     8.108 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412/O
                         net (fo=1, routed)           0.000     8.108    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412_n_0
    SLICE_X43Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     8.353 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208/O
                         net (fo=1, routed)           0.000     8.353    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208_n_0
    SLICE_X43Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     8.457 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83/O
                         net (fo=3, routed)           1.018     9.475    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.316     9.791 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_10/O
                         net (fo=1, routed)           1.456    11.248    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_10_n_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.372 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_4/O
                         net (fo=1, routed)           0.950    12.322    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[0]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.446 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.000    12.446    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X17Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    12.658 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.658    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.564ns  (logic 2.933ns (23.344%)  route 9.631ns (76.656%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.490     8.009    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.303     8.312 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     8.312    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     8.526 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     8.526    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     8.614 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           1.168     9.781    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.319    10.100 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10/O
                         net (fo=3, routed)           1.171    11.271    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124    11.395 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.000    11.395    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[1]
    SLICE_X21Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    11.607 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_2/O
                         net (fo=1, routed)           0.658    12.265    testwith1speed_i/TM_packet_sender_0/U0/in15[1]
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.299    12.564 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    12.564    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.444ns  (logic 2.958ns (23.770%)  route 9.486ns (76.230%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.490     8.009    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.303     8.312 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     8.312    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     8.526 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     8.526    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     8.614 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           1.043     9.657    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.319     9.976 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10/O
                         net (fo=4, routed)           1.146    11.122    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10_n_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.246 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[3]
    SLICE_X21Y45         MUXF7 (Prop_muxf7_I0_O)      0.238    11.484 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_2/O
                         net (fo=1, routed)           0.663    12.146    testwith1speed_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.298    12.444 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    12.444    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.439ns  (logic 2.560ns (20.581%)  route 9.879ns (79.419%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT1=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.519 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         4.584     7.103    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.303     7.406 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_178/O
                         net (fo=2, routed)           1.123     8.529    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_178_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.653 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_72/O
                         net (fo=2, routed)           0.805     9.459    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_72_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.583 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.494    11.077    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.201 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.000    11.201    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[4]
    SLICE_X21Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    11.413 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_2/O
                         net (fo=1, routed)           0.727    12.140    testwith1speed_i/TM_packet_sender_0/U0/in15[4]
    SLICE_X16Y45         LUT5 (Prop_lut5_I0_O)        0.299    12.439 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    12.439    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.436ns  (logic 2.552ns (20.522%)  route 9.884ns (79.478%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           1.145     1.663    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[3]
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.787 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47/O
                         net (fo=1, routed)           0.000     1.787    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_47_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.185 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.185    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.424 f  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         4.799     7.223    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X19Y38         LUT4 (Prop_lut4_I2_O)        0.302     7.525 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_217/O
                         net (fo=4, routed)           1.879     9.404    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_217_n_0
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.156     9.560 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_24/O
                         net (fo=1, routed)           0.959    10.519    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_24_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I0_O)        0.355    10.874 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_11/O
                         net (fo=1, routed)           0.279    11.153    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_11_n_0
    SLICE_X18Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.277 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5/O
                         net (fo=1, routed)           0.822    12.100    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_5_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.224 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.000    12.224    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I0_O)      0.212    12.436 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.436    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/HK_formatter_0/U0/GNSS_data_i_reg[196]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.177ns  (logic 0.718ns (6.424%)  route 10.459ns (93.576%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=98, routed)          4.272     4.691    testwith1speed_i/HK_formatter_0/U0/rst
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.299     4.990 r  testwith1speed_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.187    11.177    testwith1speed_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  testwith1speed_i/HK_formatter_0/U0/GNSS_data_i_reg[196]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/HK_formatter_0/U0/GNSS_data_i_reg[197]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.177ns  (logic 0.718ns (6.424%)  route 10.459ns (93.576%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  testwith1speed_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=98, routed)          4.272     4.691    testwith1speed_i/HK_formatter_0/U0/rst
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.299     4.990 r  testwith1speed_i/HK_formatter_0/U0/RTC_request_i_1/O
                         net (fo=899, routed)         6.187    11.177    testwith1speed_i/HK_formatter_0/U0/RTC_request_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  testwith1speed_i/HK_formatter_0/U0/GNSS_data_i_reg[197]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[324]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[324]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[324]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[324]/Q
                         net (fo=1, routed)           0.059     0.187    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[324]
    SLICE_X27Y46         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[324]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE                         0.000     0.000 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[20]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[20]/Q
                         net (fo=1, routed)           0.059     0.187    testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg_n_0_[20]
    SLICE_X33Y52         FDRE                                         r  testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[325]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[325]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[325]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[325]/Q
                         net (fo=1, routed)           0.064     0.192    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[325]
    SLICE_X27Y46         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[325]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE                         0.000     0.000 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[17]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[17]/Q
                         net (fo=1, routed)           0.051     0.192    testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg_n_0_[17]
    SLICE_X33Y52         FDRE                                         r  testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/C
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/Q
                         net (fo=1, routed)           0.054     0.195    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[13]
    SLICE_X50Y52         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/Q
                         net (fo=3, routed)           0.090     0.218    testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]
    SLICE_X2Y52          FDRE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[327]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[327]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.475%)  route 0.107ns (45.525%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[327]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[327]/Q
                         net (fo=1, routed)           0.107     0.235    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[327]
    SLICE_X25Y46         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[327]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[219]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[219]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.244%)  route 0.097ns (40.756%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[219]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[219]/Q
                         net (fo=1, routed)           0.097     0.238    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[219]
    SLICE_X35Y38         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[219]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/Write1_100MHZ_0/U0/write_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE                         0.000     0.000 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[9]/C
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[9]/Q
                         net (fo=1, routed)           0.052     0.193    testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf[9]
    SLICE_X10Y67         LUT5 (Prop_lut5_I2_O)        0.045     0.238 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.238    testwith1speed_i/Write1_100MHZ_0/U0/write_data[9]_i_1_n_0
    SLICE_X10Y67         FDPE                                         r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.303%)  route 0.112ns (46.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE                         0.000     0.000 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[23]/C
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg[23]/Q
                         net (fo=1, routed)           0.112     0.240    testwith1speed_i/I2C_full_sensor_data_0/U0/alt_data_reg_n_0_[23]
    SLICE_X33Y51         FDRE                                         r  testwith1speed_i/I2C_full_sensor_data_0/U0/o_TX_ALT_data_reg[23]/D
  -------------------------------------------------------------------    -------------------





