Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA - 複製/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA - 複製/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:266]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA - 複製/MLDSA.srcs/sources_1/Sampler/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA - 複製/MLDSA.srcs/sources_1/Sampler/ExpandMASK.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
