ARM GAS  /tmp/ccPqy5OU.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_sram.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_SRAM_DMA_XferCpltCallback,"ax",%progbits
  19              		.align	2
  20              		.weak	HAL_SRAM_DMA_XferCpltCallback
  21              		.thumb
  22              		.thumb_func
  24              	HAL_SRAM_DMA_XferCpltCallback:
  25              	.LFB67:
  26              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @file    stm32f1xx_hal_sram.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief   SRAM HAL module driver.
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *          This file provides a generic firmware to drive SRAM memories  
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *          mounted as external device.
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *         
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   @verbatim
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                           ##### How to use this driver #####
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================  
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   [..]
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     This driver is a generic layered driver which contains a set of APIs used to 
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     control SRAM memories. It uses the FSMC layer functions to interface 
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     with SRAM devices.  
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     The following sequence should be followed to configure the FSMC to interface
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     with SRAM/PSRAM memories: 
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****       
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) Declare a SRAM_HandleTypeDef handle structure, for example:
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****           SRAM_HandleTypeDef  hsram; and: 
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****           
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (++) Fill the SRAM_HandleTypeDef handle "Init" field with the allowed 
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             values of the structure member.
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (++) Fill the SRAM_HandleTypeDef handle "Instance" field with a predefined 
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             base register instance for NOR or SRAM device 
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                          
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (++) Fill the SRAM_HandleTypeDef handle "Extended" field with a predefined
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             base register instance for NOR or SRAM extended mode 
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****              
  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) Declare two FSMC_NORSRAM_TimingTypeDef structures, for both normal and extended 
ARM GAS  /tmp/ccPqy5OU.s 			page 2


  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        mode timings; for example:
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****           FSMC_NORSRAM_TimingTypeDef  Timing and FSMC_NORSRAM_TimingTypeDef  ExTiming;
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****       and fill its fields with the allowed values of the structure member.
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****       
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) Initialize the SRAM Controller by calling the function HAL_SRAM_Init(). This function
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        performs the following sequence:
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****           
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (##) MSP hardware layer configuration using the function HAL_SRAM_MspInit()
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (##) Control register configuration using the FSMC NORSRAM interface function 
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             FSMC_NORSRAM_Init()
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (##) Timing register configuration using the FSMC NORSRAM interface function 
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             FSMC_NORSRAM_Timing_Init()
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (##) Extended mode Timing register configuration using the FSMC NORSRAM interface function 
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             FSMC_NORSRAM_Extended_Timing_Init()
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (##) Enable the SRAM device using the macro __FSMC_NORSRAM_ENABLE()    
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) At this stage you can perform read/write accesses from/to the memory connected 
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        to the NOR/SRAM Bank. You can perform either polling or DMA transfer using the
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        following APIs:
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (++) HAL_SRAM_Read()/HAL_SRAM_Write() for polling read/write access
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        (++) HAL_SRAM_Read_DMA()/HAL_SRAM_Write_DMA() for DMA read/write transfer
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) You can also control the SRAM device by calling the control APIs HAL_SRAM_WriteOperation_Ena
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        HAL_SRAM_WriteOperation_Disable() to respectively enable/disable the SRAM write operation  
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    (#) You can continuously monitor the SRAM device HAL state by calling the function
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****        HAL_SRAM_GetState()              
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                              
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   @endverbatim
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ******************************************************************************
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @attention
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * Redistribution and use in source and binary forms, with or without modification,
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * are permitted provided that the following conditions are met:
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *      this list of conditions and the following disclaimer.
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *      this list of conditions and the following disclaimer in the documentation
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *      and/or other materials provided with the distribution.
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *      may be used to endorse or promote products derived from this software
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *      without specific prior written permission.
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ******************************************************************************
ARM GAS  /tmp/ccPqy5OU.s 			page 3


  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */ 
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Includes ------------------------------------------------------------------*/
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** #include "stm32f1xx_hal.h"
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @addtogroup STM32F1xx_HAL_Driver
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** #ifdef HAL_SRAM_MODULE_ENABLED
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** #if defined (STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG) |
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM SRAM
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief SRAM driver modules
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Private typedef -----------------------------------------------------------*/
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Private define ------------------------------------------------------------*/
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Private macro -------------------------------------------------------------*/    
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Private variables ---------------------------------------------------------*/
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Private function prototypes -----------------------------------------------*/
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /* Exported functions --------------------------------------------------------*/
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM_Exported_Functions SRAM Exported Functions
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM_Exported_Functions_Group1 Initialization and de-initialization functions 
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief    Initialization and Configuration functions.
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   @verbatim    
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****            ##### SRAM Initialization and de_initialization functions #####
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     [..]  This section provides functions allowing to initialize/de-initialize
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****           the SRAM memory
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @endverbatim
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Performs the SRAM device initialization sequence
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  Timing: Pointer to SRAM control timing structure 
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** { 
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM handle parameter */
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram == NULL)
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****      return HAL_ERROR;
 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
ARM GAS  /tmp/ccPqy5OU.s 			page 4


 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram->State == HAL_SRAM_STATE_RESET)
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {  
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     /* Allocate lock resource and initialize it */
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     hsram->Lock = HAL_UNLOCKED;
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     /* Initialize the low level hardware (MSP) */
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     HAL_SRAM_MspInit(hsram);
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Initialize SRAM control Interface */
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Initialize SRAM timing Interface */
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Initialize SRAM extended mode timing Interface */
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.Ex
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Enable the NORSRAM device */
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Performs the SRAM device De-initialization sequence.
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** { 
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* De-Initialize the low level hardware (MSP) */
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   HAL_SRAM_MspDeInit(hsram);
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Configure the SRAM registers with their reset values */
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_RESET;
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Release Lock */
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  SRAM MSP Init.
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval None
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** __weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   UNUSED(hsram);
ARM GAS  /tmp/ccPqy5OU.s 			page 5


 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             the HAL_SRAM_MspInit could be implemented in the user file
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    */ 
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  SRAM MSP DeInit.
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval None
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** __weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   UNUSED(hsram);
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             the HAL_SRAM_MspDeInit could be implemented in the user file
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    */ 
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  DMA transfer complete callback.
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hdma: pointer to a SRAM_HandleTypeDef structure that contains
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval None
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** __weak void HAL_SRAM_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
  27              		.loc 1 231 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE67:
  37 0002 00BF     		.section	.text.HAL_SRAM_DMA_XferErrorCallback,"ax",%progbits
  38              		.align	2
  39              		.weak	HAL_SRAM_DMA_XferErrorCallback
  40              		.thumb
  41              		.thumb_func
  43              	HAL_SRAM_DMA_XferErrorCallback:
  44              	.LFB68:
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   UNUSED(hdma);
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             the HAL_SRAM_DMA_XferCpltCallback could be implemented in the user file
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    */ 
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  DMA transfer complete error callback.
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hdma: pointer to a SRAM_HandleTypeDef structure that contains
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval None
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
ARM GAS  /tmp/ccPqy5OU.s 			page 6


 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** __weak void HAL_SRAM_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
  45              		.loc 1 246 0
  46              		.cfi_startproc
  47              		@ args = 0, pretend = 0, frame = 0
  48              		@ frame_needed = 0, uses_anonymous_args = 0
  49              		@ link register save eliminated.
  50              	.LVL1:
  51 0000 7047     		bx	lr
  52              		.cfi_endproc
  53              	.LFE68:
  55 0002 00BF     		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
  56              		.align	2
  57              		.weak	HAL_SRAM_MspInit
  58              		.thumb
  59              		.thumb_func
  61              	HAL_SRAM_MspInit:
  62              	.LFB65:
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
  63              		.loc 1 201 0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68              	.LVL2:
  69 0000 7047     		bx	lr
  70              		.cfi_endproc
  71              	.LFE65:
  73 0002 00BF     		.section	.text.HAL_SRAM_Init,"ax",%progbits
  74              		.align	2
  75              		.global	HAL_SRAM_Init
  76              		.thumb
  77              		.thumb_func
  79              	HAL_SRAM_Init:
  80              	.LFB63:
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM handle parameter */
  81              		.loc 1 141 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              	.LVL3:
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
  86              		.loc 1 143 0
  87 0000 38B3     		cbz	r0, .L7
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM handle parameter */
  88              		.loc 1 141 0
  89 0002 70B5     		push	{r4, r5, r6, lr}
  90              	.LCFI0:
  91              		.cfi_def_cfa_offset 16
  92              		.cfi_offset 4, -16
  93              		.cfi_offset 5, -12
  94              		.cfi_offset 6, -8
  95              		.cfi_offset 14, -4
  96 0004 0446     		mov	r4, r0
  97 0006 1546     		mov	r5, r2
  98 0008 0E46     		mov	r6, r1
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {  
ARM GAS  /tmp/ccPqy5OU.s 			page 7


  99              		.loc 1 148 0
 100 000a 90F83D30 		ldrb	r3, [r0, #61]	@ zero_extendqisi2
 101 000e 13F0FF0F 		tst	r3, #255
 102 0012 04D1     		bne	.L6
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 103              		.loc 1 151 0
 104 0014 0023     		movs	r3, #0
 105 0016 80F83C30 		strb	r3, [r0, #60]
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 106              		.loc 1 154 0
 107 001a FFF7FEFF 		bl	HAL_SRAM_MspInit
 108              	.LVL4:
 109              	.L6:
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 110              		.loc 1 158 0
 111 001e 2146     		mov	r1, r4
 112 0020 51F8080B 		ldr	r0, [r1], #8
 113 0024 FFF7FEFF 		bl	FSMC_NORSRAM_Init
 114              	.LVL5:
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 115              		.loc 1 161 0
 116 0028 2068     		ldr	r0, [r4]
 117 002a 3146     		mov	r1, r6
 118 002c A268     		ldr	r2, [r4, #8]
 119 002e FFF7FEFF 		bl	FSMC_NORSRAM_Timing_Init
 120              	.LVL6:
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 121              		.loc 1 164 0
 122 0032 6068     		ldr	r0, [r4, #4]
 123 0034 2946     		mov	r1, r5
 124 0036 A268     		ldr	r2, [r4, #8]
 125 0038 236B     		ldr	r3, [r4, #48]
 126 003a FFF7FEFF 		bl	FSMC_NORSRAM_Extended_Timing_Init
 127              	.LVL7:
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 128              		.loc 1 167 0
 129 003e 2268     		ldr	r2, [r4]
 130 0040 A168     		ldr	r1, [r4, #8]
 131 0042 52F82130 		ldr	r3, [r2, r1, lsl #2]
 132 0046 43F00103 		orr	r3, r3, #1
 133 004a 42F82130 		str	r3, [r2, r1, lsl #2]
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 134              		.loc 1 169 0
 135 004e 0020     		movs	r0, #0
 136 0050 70BD     		pop	{r4, r5, r6, pc}
 137              	.LVL8:
 138              	.L7:
 139              	.LCFI1:
 140              		.cfi_def_cfa_offset 0
 141              		.cfi_restore 4
 142              		.cfi_restore 5
 143              		.cfi_restore 6
 144              		.cfi_restore 14
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 145              		.loc 1 145 0
 146 0052 0120     		movs	r0, #1
 147              	.LVL9:
ARM GAS  /tmp/ccPqy5OU.s 			page 8


 148 0054 7047     		bx	lr
 149              		.cfi_endproc
 150              	.LFE63:
 152 0056 00BF     		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 153              		.align	2
 154              		.weak	HAL_SRAM_MspDeInit
 155              		.thumb
 156              		.thumb_func
 158              	HAL_SRAM_MspDeInit:
 159              	.LFB66:
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
 160              		.loc 1 216 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 165              	.LVL10:
 166 0000 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE66:
 170 0002 00BF     		.section	.text.HAL_SRAM_DeInit,"ax",%progbits
 171              		.align	2
 172              		.global	HAL_SRAM_DeInit
 173              		.thumb
 174              		.thumb_func
 176              	HAL_SRAM_DeInit:
 177              	.LFB64:
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* De-Initialize the low level hardware (MSP) */
 178              		.loc 1 179 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              	.LVL11:
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* De-Initialize the low level hardware (MSP) */
 183              		.loc 1 179 0
 184 0000 10B5     		push	{r4, lr}
 185              	.LCFI2:
 186              		.cfi_def_cfa_offset 8
 187              		.cfi_offset 4, -8
 188              		.cfi_offset 14, -4
 189 0002 0446     		mov	r4, r0
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    
 190              		.loc 1 181 0
 191 0004 FFF7FEFF 		bl	HAL_SRAM_MspDeInit
 192              	.LVL12:
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 193              		.loc 1 184 0
 194 0008 2068     		ldr	r0, [r4]
 195 000a 6168     		ldr	r1, [r4, #4]
 196 000c A268     		ldr	r2, [r4, #8]
 197 000e FFF7FEFF 		bl	FSMC_NORSRAM_DeInit
 198              	.LVL13:
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 199              		.loc 1 186 0
 200 0012 0020     		movs	r0, #0
 201 0014 84F83D00 		strb	r0, [r4, #61]
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
ARM GAS  /tmp/ccPqy5OU.s 			page 9


 202              		.loc 1 189 0
 203 0018 84F83C00 		strb	r0, [r4, #60]
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 204              		.loc 1 192 0
 205 001c 10BD     		pop	{r4, pc}
 206              		.cfi_endproc
 207              	.LFE64:
 209 001e 00BF     		.section	.text.HAL_SRAM_Read_8b,"ax",%progbits
 210              		.align	2
 211              		.global	HAL_SRAM_Read_8b
 212              		.thumb
 213              		.thumb_func
 215              	HAL_SRAM_Read_8b:
 216              	.LFB69:
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Prevent unused argument(s) compilation warning */
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   UNUSED(hdma);
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****             the HAL_SRAM_DMA_XferErrorCallback could be implemented in the user file
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****    */ 
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @}
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM_Exported_Functions_Group2 Input Output and memory control functions 
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief    Input Output and memory control functions 
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   @verbatim    
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                   ##### SRAM Input and Output functions #####
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   [..]  
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     This section provides functions allowing to use and control the SRAM memory
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @endverbatim
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Reads 8-bit buffer from SRAM memory. 
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to read start address
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Read_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuff
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 217              		.loc 1 282 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              	.LVL14:
 223 0000 10B4     		push	{r4}
ARM GAS  /tmp/ccPqy5OU.s 			page 10


 224              	.LCFI3:
 225              		.cfi_def_cfa_offset 4
 226              		.cfi_offset 4, -4
 227              	.LVL15:
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __IO uint8_t * psramaddress = (uint8_t *)pAddress;
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 228              		.loc 1 286 0
 229 0002 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 230 0006 012C     		cmp	r4, #1
 231 0008 15D0     		beq	.L17
 232              		.loc 1 286 0 is_stmt 0 discriminator 2
 233 000a 0124     		movs	r4, #1
 234 000c 80F83C40 		strb	r4, [r0, #60]
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY;  
 235              		.loc 1 289 0 is_stmt 1 discriminator 2
 236 0010 0224     		movs	r4, #2
 237 0012 80F83D40 		strb	r4, [r0, #61]
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Read data from memory */
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 238              		.loc 1 292 0 discriminator 2
 239 0016 04E0     		b	.L15
 240              	.LVL16:
 241              	.L16:
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *pDstBuffer = *(__IO uint8_t *)psramaddress;
 242              		.loc 1 294 0 discriminator 2
 243 0018 11F8014B 		ldrb	r4, [r1], #1	@ zero_extendqisi2
 244              	.LVL17:
 245 001c 02F8014B 		strb	r4, [r2], #1
 246              	.LVL18:
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 247              		.loc 1 292 0 discriminator 2
 248 0020 013B     		subs	r3, r3, #1
 249              	.LVL19:
 250              	.L15:
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 251              		.loc 1 292 0 is_stmt 0 discriminator 1
 252 0022 002B     		cmp	r3, #0
 253 0024 F8D1     		bne	.L16
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pDstBuffer++;
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     psramaddress++;
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY;    
 254              		.loc 1 300 0 is_stmt 1
 255 0026 0123     		movs	r3, #1
 256              	.LVL20:
 257 0028 80F83D30 		strb	r3, [r0, #61]
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram); 
ARM GAS  /tmp/ccPqy5OU.s 			page 11


 258              		.loc 1 303 0
 259 002c 0023     		movs	r3, #0
 260 002e 80F83C30 		strb	r3, [r0, #60]
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;   
 261              		.loc 1 305 0
 262 0032 1846     		mov	r0, r3
 263              	.LVL21:
 264 0034 00E0     		b	.L14
 265              	.LVL22:
 266              	.L17:
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 267              		.loc 1 286 0
 268 0036 0220     		movs	r0, #2
 269              	.LVL23:
 270              	.L14:
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 271              		.loc 1 306 0
 272 0038 5DF8044B 		ldr	r4, [sp], #4
 273              	.LCFI4:
 274              		.cfi_restore 4
 275              		.cfi_def_cfa_offset 0
 276 003c 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE69:
 280 003e 00BF     		.section	.text.HAL_SRAM_Write_8b,"ax",%progbits
 281              		.align	2
 282              		.global	HAL_SRAM_Write_8b
 283              		.thumb
 284              		.thumb_func
 286              	HAL_SRAM_Write_8b:
 287              	.LFB70:
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Writes 8-bit buffer to SRAM memory. 
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to write start address
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Write_8b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuf
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 288              		.loc 1 318 0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 293              	.LVL24:
 294 0000 10B4     		push	{r4}
 295              	.LCFI5:
 296              		.cfi_def_cfa_offset 4
 297              		.cfi_offset 4, -4
 298              	.LVL25:
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __IO uint8_t * psramaddress = (uint8_t *)pAddress;
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
ARM GAS  /tmp/ccPqy5OU.s 			page 12


 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM controller state */
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 299              		.loc 1 322 0
 300 0002 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 301 0006 E4B2     		uxtb	r4, r4
 302 0008 042C     		cmp	r4, #4
 303 000a 19D0     		beq	.L23
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     return  HAL_ERROR; 
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 304              		.loc 1 328 0
 305 000c 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 306 0010 012C     		cmp	r4, #1
 307 0012 17D0     		beq	.L24
 308              		.loc 1 328 0 is_stmt 0 discriminator 2
 309 0014 0124     		movs	r4, #1
 310 0016 80F83C40 		strb	r4, [r0, #60]
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY; 
 311              		.loc 1 331 0 is_stmt 1 discriminator 2
 312 001a 0224     		movs	r4, #2
 313 001c 80F83D40 		strb	r4, [r0, #61]
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Write data to memory */
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 314              		.loc 1 334 0 discriminator 2
 315 0020 04E0     		b	.L21
 316              	.LVL26:
 317              	.L22:
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *(__IO uint8_t *)psramaddress = *pSrcBuffer; 
 318              		.loc 1 336 0 discriminator 2
 319 0022 12F8014B 		ldrb	r4, [r2], #1	@ zero_extendqisi2
 320              	.LVL27:
 321 0026 01F8014B 		strb	r4, [r1], #1
 322              	.LVL28:
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 323              		.loc 1 334 0 discriminator 2
 324 002a 013B     		subs	r3, r3, #1
 325              	.LVL29:
 326              	.L21:
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 327              		.loc 1 334 0 is_stmt 0 discriminator 1
 328 002c 002B     		cmp	r3, #0
 329 002e F8D1     		bne	.L22
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pSrcBuffer++;
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     psramaddress++;    
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }    
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY; 
 330              		.loc 1 342 0 is_stmt 1
 331 0030 0123     		movs	r3, #1
ARM GAS  /tmp/ccPqy5OU.s 			page 13


 332              	.LVL30:
 333 0032 80F83D30 		strb	r3, [r0, #61]
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);
 334              		.loc 1 345 0
 335 0036 0023     		movs	r3, #0
 336 0038 80F83C30 		strb	r3, [r0, #60]
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;   
 337              		.loc 1 347 0
 338 003c 1846     		mov	r0, r3
 339              	.LVL31:
 340 003e 02E0     		b	.L20
 341              	.LVL32:
 342              	.L23:
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 343              		.loc 1 324 0
 344 0040 0120     		movs	r0, #1
 345              	.LVL33:
 346 0042 00E0     		b	.L20
 347              	.LVL34:
 348              	.L24:
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 349              		.loc 1 328 0
 350 0044 0220     		movs	r0, #2
 351              	.LVL35:
 352              	.L20:
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 353              		.loc 1 348 0
 354 0046 5DF8044B 		ldr	r4, [sp], #4
 355              	.LCFI6:
 356              		.cfi_restore 4
 357              		.cfi_def_cfa_offset 0
 358 004a 7047     		bx	lr
 359              		.cfi_endproc
 360              	.LFE70:
 362              		.section	.text.HAL_SRAM_Read_16b,"ax",%progbits
 363              		.align	2
 364              		.global	HAL_SRAM_Read_16b
 365              		.thumb
 366              		.thumb_func
 368              	HAL_SRAM_Read_16b:
 369              	.LFB71:
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Reads 16-bit buffer from SRAM memory. 
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to read start address
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Read_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBu
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 370              		.loc 1 360 0
ARM GAS  /tmp/ccPqy5OU.s 			page 14


 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375              	.LVL36:
 376 0000 10B4     		push	{r4}
 377              	.LCFI7:
 378              		.cfi_def_cfa_offset 4
 379              		.cfi_offset 4, -4
 380              	.LVL37:
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __IO uint16_t * psramaddress = (uint16_t *)pAddress;
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 381              		.loc 1 364 0
 382 0002 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 383 0006 012C     		cmp	r4, #1
 384 0008 15D0     		beq	.L30
 385              		.loc 1 364 0 is_stmt 0 discriminator 2
 386 000a 0124     		movs	r4, #1
 387 000c 80F83C40 		strb	r4, [r0, #60]
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY;  
 388              		.loc 1 367 0 is_stmt 1 discriminator 2
 389 0010 0224     		movs	r4, #2
 390 0012 80F83D40 		strb	r4, [r0, #61]
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Read data from memory */
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 391              		.loc 1 370 0 discriminator 2
 392 0016 04E0     		b	.L28
 393              	.LVL38:
 394              	.L29:
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *pDstBuffer = *(__IO uint16_t *)psramaddress;
 395              		.loc 1 372 0 discriminator 2
 396 0018 31F8024B 		ldrh	r4, [r1], #2
 397              	.LVL39:
 398 001c 22F8024B 		strh	r4, [r2], #2	@ movhi
 399              	.LVL40:
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 400              		.loc 1 370 0 discriminator 2
 401 0020 013B     		subs	r3, r3, #1
 402              	.LVL41:
 403              	.L28:
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 404              		.loc 1 370 0 is_stmt 0 discriminator 1
 405 0022 002B     		cmp	r3, #0
 406 0024 F8D1     		bne	.L29
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pDstBuffer++;
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     psramaddress++;
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY;    
 407              		.loc 1 378 0 is_stmt 1
ARM GAS  /tmp/ccPqy5OU.s 			page 15


 408 0026 0123     		movs	r3, #1
 409              	.LVL42:
 410 0028 80F83D30 		strb	r3, [r0, #61]
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram); 
 411              		.loc 1 381 0
 412 002c 0023     		movs	r3, #0
 413 002e 80F83C30 		strb	r3, [r0, #60]
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;  
 414              		.loc 1 383 0
 415 0032 1846     		mov	r0, r3
 416              	.LVL43:
 417 0034 00E0     		b	.L27
 418              	.LVL44:
 419              	.L30:
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 420              		.loc 1 364 0
 421 0036 0220     		movs	r0, #2
 422              	.LVL45:
 423              	.L27:
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 424              		.loc 1 384 0
 425 0038 5DF8044B 		ldr	r4, [sp], #4
 426              	.LCFI8:
 427              		.cfi_restore 4
 428              		.cfi_def_cfa_offset 0
 429 003c 7047     		bx	lr
 430              		.cfi_endproc
 431              	.LFE71:
 433 003e 00BF     		.section	.text.HAL_SRAM_Write_16b,"ax",%progbits
 434              		.align	2
 435              		.global	HAL_SRAM_Write_16b
 436              		.thumb
 437              		.thumb_func
 439              	HAL_SRAM_Write_16b:
 440              	.LFB72:
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Writes 16-bit buffer to SRAM memory. 
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to write start address
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Write_16b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcB
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 441              		.loc 1 396 0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 446              	.LVL46:
 447 0000 10B4     		push	{r4}
ARM GAS  /tmp/ccPqy5OU.s 			page 16


 448              	.LCFI9:
 449              		.cfi_def_cfa_offset 4
 450              		.cfi_offset 4, -4
 451              	.LVL47:
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __IO uint16_t * psramaddress = (uint16_t *)pAddress; 
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM controller state */
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 452              		.loc 1 400 0
 453 0002 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 454 0006 E4B2     		uxtb	r4, r4
 455 0008 042C     		cmp	r4, #4
 456 000a 19D0     		beq	.L36
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     return  HAL_ERROR; 
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 457              		.loc 1 406 0
 458 000c 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 459 0010 012C     		cmp	r4, #1
 460 0012 17D0     		beq	.L37
 461              		.loc 1 406 0 is_stmt 0 discriminator 2
 462 0014 0124     		movs	r4, #1
 463 0016 80F83C40 		strb	r4, [r0, #60]
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY; 
 464              		.loc 1 409 0 is_stmt 1 discriminator 2
 465 001a 0224     		movs	r4, #2
 466 001c 80F83D40 		strb	r4, [r0, #61]
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Write data to memory */
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 467              		.loc 1 412 0 discriminator 2
 468 0020 04E0     		b	.L34
 469              	.LVL48:
 470              	.L35:
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *(__IO uint16_t *)psramaddress = *pSrcBuffer; 
 471              		.loc 1 414 0 discriminator 2
 472 0022 32F8024B 		ldrh	r4, [r2], #2
 473              	.LVL49:
 474 0026 21F8024B 		strh	r4, [r1], #2	@ movhi
 475              	.LVL50:
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 476              		.loc 1 412 0 discriminator 2
 477 002a 013B     		subs	r3, r3, #1
 478              	.LVL51:
 479              	.L34:
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 480              		.loc 1 412 0 is_stmt 0 discriminator 1
 481 002c 002B     		cmp	r3, #0
 482 002e F8D1     		bne	.L35
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pSrcBuffer++;
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     psramaddress++;    
ARM GAS  /tmp/ccPqy5OU.s 			page 17


 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }    
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY; 
 483              		.loc 1 420 0 is_stmt 1
 484 0030 0123     		movs	r3, #1
 485              	.LVL52:
 486 0032 80F83D30 		strb	r3, [r0, #61]
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);
 487              		.loc 1 423 0
 488 0036 0023     		movs	r3, #0
 489 0038 80F83C30 		strb	r3, [r0, #60]
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;  
 490              		.loc 1 425 0
 491 003c 1846     		mov	r0, r3
 492              	.LVL53:
 493 003e 02E0     		b	.L33
 494              	.LVL54:
 495              	.L36:
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 496              		.loc 1 402 0
 497 0040 0120     		movs	r0, #1
 498              	.LVL55:
 499 0042 00E0     		b	.L33
 500              	.LVL56:
 501              	.L37:
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 502              		.loc 1 406 0
 503 0044 0220     		movs	r0, #2
 504              	.LVL57:
 505              	.L33:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 506              		.loc 1 426 0
 507 0046 5DF8044B 		ldr	r4, [sp], #4
 508              	.LCFI10:
 509              		.cfi_restore 4
 510              		.cfi_def_cfa_offset 0
 511 004a 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE72:
 515              		.section	.text.HAL_SRAM_Read_32b,"ax",%progbits
 516              		.align	2
 517              		.global	HAL_SRAM_Read_32b
 518              		.thumb
 519              		.thumb_func
 521              	HAL_SRAM_Read_32b:
 522              	.LFB73:
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Reads 32-bit buffer from SRAM memory. 
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to read start address
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
ARM GAS  /tmp/ccPqy5OU.s 			page 18


 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Read_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBu
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 523              		.loc 1 438 0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528              	.LVL58:
 529 0000 10B4     		push	{r4}
 530              	.LCFI11:
 531              		.cfi_def_cfa_offset 4
 532              		.cfi_offset 4, -4
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 533              		.loc 1 440 0
 534 0002 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 535 0006 012C     		cmp	r4, #1
 536 0008 15D0     		beq	.L43
 537              		.loc 1 440 0 is_stmt 0 discriminator 2
 538 000a 0124     		movs	r4, #1
 539 000c 80F83C40 		strb	r4, [r0, #60]
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY;  
 540              		.loc 1 443 0 is_stmt 1 discriminator 2
 541 0010 0224     		movs	r4, #2
 542 0012 80F83D40 		strb	r4, [r0, #61]
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Read data from memory */
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 543              		.loc 1 446 0 discriminator 2
 544 0016 04E0     		b	.L41
 545              	.L42:
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *pDstBuffer = *(__IO uint32_t *)pAddress;
 546              		.loc 1 448 0 discriminator 2
 547 0018 51F8044B 		ldr	r4, [r1], #4
 548              	.LVL59:
 549 001c 42F8044B 		str	r4, [r2], #4
 550              	.LVL60:
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 551              		.loc 1 446 0 discriminator 2
 552 0020 013B     		subs	r3, r3, #1
 553              	.LVL61:
 554              	.L41:
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 555              		.loc 1 446 0 is_stmt 0 discriminator 1
 556 0022 002B     		cmp	r3, #0
 557 0024 F8D1     		bne	.L42
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pDstBuffer++;
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pAddress++;
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
ARM GAS  /tmp/ccPqy5OU.s 			page 19


 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY;    
 558              		.loc 1 454 0 is_stmt 1
 559 0026 0123     		movs	r3, #1
 560              	.LVL62:
 561 0028 80F83D30 		strb	r3, [r0, #61]
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram); 
 562              		.loc 1 457 0
 563 002c 0023     		movs	r3, #0
 564 002e 80F83C30 		strb	r3, [r0, #60]
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;  
 565              		.loc 1 459 0
 566 0032 1846     		mov	r0, r3
 567              	.LVL63:
 568 0034 00E0     		b	.L40
 569              	.LVL64:
 570              	.L43:
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 571              		.loc 1 440 0
 572 0036 0220     		movs	r0, #2
 573              	.LVL65:
 574              	.L40:
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 575              		.loc 1 460 0
 576 0038 5DF8044B 		ldr	r4, [sp], #4
 577              	.LCFI12:
 578              		.cfi_restore 4
 579              		.cfi_def_cfa_offset 0
 580 003c 7047     		bx	lr
 581              		.cfi_endproc
 582              	.LFE73:
 584 003e 00BF     		.section	.text.HAL_SRAM_Write_32b,"ax",%progbits
 585              		.align	2
 586              		.global	HAL_SRAM_Write_32b
 587              		.thumb
 588              		.thumb_func
 590              	HAL_SRAM_Write_32b:
 591              	.LFB74:
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Writes 32-bit buffer to SRAM memory. 
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to write start address
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Write_32b(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcB
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 592              		.loc 1 472 0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		@ link register save eliminated.
ARM GAS  /tmp/ccPqy5OU.s 			page 20


 597              	.LVL66:
 598 0000 10B4     		push	{r4}
 599              	.LCFI13:
 600              		.cfi_def_cfa_offset 4
 601              		.cfi_offset 4, -4
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM controller state */
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 602              		.loc 1 474 0
 603 0002 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 604 0006 E4B2     		uxtb	r4, r4
 605 0008 042C     		cmp	r4, #4
 606 000a 19D0     		beq	.L49
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     return  HAL_ERROR; 
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 607              		.loc 1 480 0
 608 000c 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 609 0010 012C     		cmp	r4, #1
 610 0012 17D0     		beq	.L50
 611              		.loc 1 480 0 is_stmt 0 discriminator 2
 612 0014 0124     		movs	r4, #1
 613 0016 80F83C40 		strb	r4, [r0, #60]
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY; 
 614              		.loc 1 483 0 is_stmt 1 discriminator 2
 615 001a 0224     		movs	r4, #2
 616 001c 80F83D40 		strb	r4, [r0, #61]
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Write data to memory */
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   for(; BufferSize != 0U; BufferSize--)
 617              		.loc 1 486 0 discriminator 2
 618 0020 04E0     		b	.L47
 619              	.L48:
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     *(__IO uint32_t *)pAddress = *pSrcBuffer; 
 620              		.loc 1 488 0 discriminator 2
 621 0022 52F8044B 		ldr	r4, [r2], #4
 622              	.LVL67:
 623 0026 41F8044B 		str	r4, [r1], #4
 624              	.LVL68:
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 625              		.loc 1 486 0 discriminator 2
 626 002a 013B     		subs	r3, r3, #1
 627              	.LVL69:
 628              	.L47:
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 629              		.loc 1 486 0 is_stmt 0 discriminator 1
 630 002c 002B     		cmp	r3, #0
 631 002e F8D1     		bne	.L48
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pSrcBuffer++;
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     pAddress++;    
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }    
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
ARM GAS  /tmp/ccPqy5OU.s 			page 21


 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY; 
 632              		.loc 1 494 0 is_stmt 1
 633 0030 0123     		movs	r3, #1
 634              	.LVL70:
 635 0032 80F83D30 		strb	r3, [r0, #61]
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);
 636              		.loc 1 497 0
 637 0036 0023     		movs	r3, #0
 638 0038 80F83C30 		strb	r3, [r0, #60]
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;   
 639              		.loc 1 499 0
 640 003c 1846     		mov	r0, r3
 641              	.LVL71:
 642 003e 02E0     		b	.L46
 643              	.LVL72:
 644              	.L49:
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 645              		.loc 1 476 0
 646 0040 0120     		movs	r0, #1
 647              	.LVL73:
 648 0042 00E0     		b	.L46
 649              	.LVL74:
 650              	.L50:
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 651              		.loc 1 480 0
 652 0044 0220     		movs	r0, #2
 653              	.LVL75:
 654              	.L46:
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 655              		.loc 1 500 0
 656 0046 5DF8044B 		ldr	r4, [sp], #4
 657              	.LCFI14:
 658              		.cfi_restore 4
 659              		.cfi_def_cfa_offset 0
 660 004a 7047     		bx	lr
 661              		.cfi_endproc
 662              	.LFE74:
 664              		.section	.text.HAL_SRAM_Read_DMA,"ax",%progbits
 665              		.align	2
 666              		.global	HAL_SRAM_Read_DMA
 667              		.thumb
 668              		.thumb_func
 670              	HAL_SRAM_Read_DMA:
 671              	.LFB75:
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Reads a Words data from the SRAM memory using DMA transfer.
 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to read start address
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pDstBuffer: Pointer to destination buffer  
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to read from memory
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
ARM GAS  /tmp/ccPqy5OU.s 			page 22


 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Read_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBu
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 672              		.loc 1 512 0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676              	.LVL76:
 677 0000 70B5     		push	{r4, r5, r6, lr}
 678              	.LCFI15:
 679              		.cfi_def_cfa_offset 16
 680              		.cfi_offset 4, -16
 681              		.cfi_offset 5, -12
 682              		.cfi_offset 6, -8
 683              		.cfi_offset 14, -4
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);  
 684              		.loc 1 514 0
 685 0002 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 686 0006 012C     		cmp	r4, #1
 687 0008 15D0     		beq	.L54
 688 000a 0446     		mov	r4, r0
 689              		.loc 1 514 0 is_stmt 0 discriminator 2
 690 000c 0125     		movs	r5, #1
 691 000e 80F83C50 		strb	r5, [r0, #60]
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY;   
 692              		.loc 1 517 0 is_stmt 1 discriminator 2
 693 0012 0220     		movs	r0, #2
 694              	.LVL77:
 695 0014 84F83D00 		strb	r0, [r4, #61]
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Configure DMA user callbacks */
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 696              		.loc 1 520 0 discriminator 2
 697 0018 206C     		ldr	r0, [r4, #64]
 698 001a 084E     		ldr	r6, .L56
 699 001c 8662     		str	r6, [r0, #40]
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 700              		.loc 1 521 0 discriminator 2
 701 001e 206C     		ldr	r0, [r4, #64]
 702 0020 074E     		ldr	r6, .L56+4
 703 0022 0663     		str	r6, [r0, #48]
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Enable the DMA Channel */
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pAddress, (uint32_t)pDstBuffer, (uint32_t)BufferSize);
 704              		.loc 1 524 0 discriminator 2
 705 0024 206C     		ldr	r0, [r4, #64]
 706 0026 FFF7FEFF 		bl	HAL_DMA_Start_IT
 707              	.LVL78:
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY; 
 708              		.loc 1 527 0 discriminator 2
 709 002a 84F83D50 		strb	r5, [r4, #61]
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
ARM GAS  /tmp/ccPqy5OU.s 			page 23


 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);  
 710              		.loc 1 530 0 discriminator 2
 711 002e 0020     		movs	r0, #0
 712 0030 84F83C00 		strb	r0, [r4, #60]
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK; 
 713              		.loc 1 532 0 discriminator 2
 714 0034 70BD     		pop	{r4, r5, r6, pc}
 715              	.LVL79:
 716              	.L54:
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 717              		.loc 1 514 0
 718 0036 0220     		movs	r0, #2
 719              	.LVL80:
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 720              		.loc 1 533 0
 721 0038 70BD     		pop	{r4, r5, r6, pc}
 722              	.L57:
 723 003a 00BF     		.align	2
 724              	.L56:
 725 003c 00000000 		.word	HAL_SRAM_DMA_XferCpltCallback
 726 0040 00000000 		.word	HAL_SRAM_DMA_XferErrorCallback
 727              		.cfi_endproc
 728              	.LFE75:
 730              		.section	.text.HAL_SRAM_Write_DMA,"ax",%progbits
 731              		.align	2
 732              		.global	HAL_SRAM_Write_DMA
 733              		.thumb
 734              		.thumb_func
 736              	HAL_SRAM_Write_DMA:
 737              	.LFB76:
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Writes a Words data buffer to SRAM memory using DMA transfer.
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pAddress: Pointer to write start address
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  pSrcBuffer: Pointer to source buffer to write  
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  BufferSize: Size of the buffer to write to memory
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_Write_DMA(SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcB
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 738              		.loc 1 545 0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 0
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              	.LVL81:
 743 0000 70B5     		push	{r4, r5, r6, lr}
 744              	.LCFI16:
 745              		.cfi_def_cfa_offset 16
 746              		.cfi_offset 4, -16
 747              		.cfi_offset 5, -12
 748              		.cfi_offset 6, -8
 749              		.cfi_offset 14, -4
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Check the SRAM controller state */
ARM GAS  /tmp/ccPqy5OU.s 			page 24


 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   if(hsram->State == HAL_SRAM_STATE_PROTECTED)
 750              		.loc 1 547 0
 751 0002 90F83D40 		ldrb	r4, [r0, #61]	@ zero_extendqisi2
 752 0006 E4B2     		uxtb	r4, r4
 753 0008 042C     		cmp	r4, #4
 754 000a 1CD0     		beq	.L60
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   {
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     return  HAL_ERROR; 
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 755              		.loc 1 553 0
 756 000c 90F83C40 		ldrb	r4, [r0, #60]	@ zero_extendqisi2
 757 0010 012C     		cmp	r4, #1
 758 0012 1AD0     		beq	.L61
 759 0014 1546     		mov	r5, r2
 760 0016 0A46     		mov	r2, r1
 761              	.LVL82:
 762 0018 0446     		mov	r4, r0
 763              		.loc 1 553 0 is_stmt 0 discriminator 2
 764 001a 0126     		movs	r6, #1
 765 001c 80F83C60 		strb	r6, [r0, #60]
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY; 
 766              		.loc 1 556 0 is_stmt 1 discriminator 2
 767 0020 0221     		movs	r1, #2
 768              	.LVL83:
 769 0022 80F83D10 		strb	r1, [r0, #61]
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Configure DMA user callbacks */
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->hdma->XferCpltCallback  = HAL_SRAM_DMA_XferCpltCallback;
 770              		.loc 1 559 0 discriminator 2
 771 0026 016C     		ldr	r1, [r0, #64]
 772 0028 0948     		ldr	r0, .L63
 773              	.LVL84:
 774 002a 8862     		str	r0, [r1, #40]
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->hdma->XferErrorCallback = HAL_SRAM_DMA_XferErrorCallback;
 775              		.loc 1 560 0 discriminator 2
 776 002c 216C     		ldr	r1, [r4, #64]
 777 002e 0948     		ldr	r0, .L63+4
 778 0030 0863     		str	r0, [r1, #48]
 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Enable the DMA Channel */
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   HAL_DMA_Start_IT(hsram->hdma, (uint32_t)pSrcBuffer, (uint32_t)pAddress, (uint32_t)BufferSize);
 779              		.loc 1 563 0 discriminator 2
 780 0032 206C     		ldr	r0, [r4, #64]
 781 0034 2946     		mov	r1, r5
 782 0036 FFF7FEFF 		bl	HAL_DMA_Start_IT
 783              	.LVL85:
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY;  
 784              		.loc 1 566 0 discriminator 2
 785 003a 84F83D60 		strb	r6, [r4, #61]
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
ARM GAS  /tmp/ccPqy5OU.s 			page 25


 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram);  
 786              		.loc 1 569 0 discriminator 2
 787 003e 0020     		movs	r0, #0
 788 0040 84F83C00 		strb	r0, [r4, #60]
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;
 789              		.loc 1 571 0 discriminator 2
 790 0044 70BD     		pop	{r4, r5, r6, pc}
 791              	.LVL86:
 792              	.L60:
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   }
 793              		.loc 1 549 0
 794 0046 0120     		movs	r0, #1
 795              	.LVL87:
 796 0048 70BD     		pop	{r4, r5, r6, pc}
 797              	.LVL88:
 798              	.L61:
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 799              		.loc 1 553 0
 800 004a 0220     		movs	r0, #2
 801              	.LVL89:
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 802              		.loc 1 572 0
 803 004c 70BD     		pop	{r4, r5, r6, pc}
 804              	.L64:
 805 004e 00BF     		.align	2
 806              	.L63:
 807 0050 00000000 		.word	HAL_SRAM_DMA_XferCpltCallback
 808 0054 00000000 		.word	HAL_SRAM_DMA_XferErrorCallback
 809              		.cfi_endproc
 810              	.LFE76:
 812              		.section	.text.HAL_SRAM_WriteOperation_Enable,"ax",%progbits
 813              		.align	2
 814              		.global	HAL_SRAM_WriteOperation_Enable
 815              		.thumb
 816              		.thumb_func
 818              	HAL_SRAM_WriteOperation_Enable:
 819              	.LFB77:
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @}
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM_Exported_Functions_Group3 Control functions 
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****  *  @brief   Control functions 
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****  *
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @verbatim   
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                         ##### SRAM Control functions #####
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================  
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   [..]
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     This subsection provides a set of functions allowing to control dynamically
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     the SRAM interface.
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @endverbatim
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
ARM GAS  /tmp/ccPqy5OU.s 			page 26


 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Enables dynamically SRAM write operation.
 595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_WriteOperation_Enable(SRAM_HandleTypeDef *hsram)
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 820              		.loc 1 600 0
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 0
 823              		@ frame_needed = 0, uses_anonymous_args = 0
 824              	.LVL90:
 825 0000 38B5     		push	{r3, r4, r5, lr}
 826              	.LCFI17:
 827              		.cfi_def_cfa_offset 16
 828              		.cfi_offset 3, -16
 829              		.cfi_offset 4, -12
 830              		.cfi_offset 5, -8
 831              		.cfi_offset 14, -4
 601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 832              		.loc 1 602 0
 833 0002 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 834 0006 012B     		cmp	r3, #1
 835 0008 0DD0     		beq	.L67
 836 000a 0446     		mov	r4, r0
 837              		.loc 1 602 0 is_stmt 0 discriminator 2
 838 000c 0125     		movs	r5, #1
 839 000e 80F83C50 		strb	r5, [r0, #60]
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Enable write operation */
 605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_WriteOperation_Enable(hsram->Instance, hsram->Init.NSBank); 
 840              		.loc 1 605 0 is_stmt 1 discriminator 2
 841 0012 0068     		ldr	r0, [r0]
 842              	.LVL91:
 843 0014 A168     		ldr	r1, [r4, #8]
 844 0016 FFF7FEFF 		bl	FSMC_NORSRAM_WriteOperation_Enable
 845              	.LVL92:
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_READY;
 846              		.loc 1 608 0 discriminator 2
 847 001a 84F83D50 		strb	r5, [r4, #61]
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram); 
 848              		.loc 1 611 0 discriminator 2
 849 001e 0020     		movs	r0, #0
 850 0020 84F83C00 		strb	r0, [r4, #60]
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;  
 851              		.loc 1 613 0 discriminator 2
 852 0024 38BD     		pop	{r3, r4, r5, pc}
 853              	.LVL93:
ARM GAS  /tmp/ccPqy5OU.s 			page 27


 854              	.L67:
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 855              		.loc 1 602 0
 856 0026 0220     		movs	r0, #2
 857              	.LVL94:
 614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 858              		.loc 1 614 0
 859 0028 38BD     		pop	{r3, r4, r5, pc}
 860              		.cfi_endproc
 861              	.LFE77:
 863 002a 00BF     		.section	.text.HAL_SRAM_WriteOperation_Disable,"ax",%progbits
 864              		.align	2
 865              		.global	HAL_SRAM_WriteOperation_Disable
 866              		.thumb
 867              		.thumb_func
 869              	HAL_SRAM_WriteOperation_Disable:
 870              	.LFB78:
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Disables dynamically SRAM write operation.
 618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL status
 621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_StatusTypeDef HAL_SRAM_WriteOperation_Disable(SRAM_HandleTypeDef *hsram)
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 871              		.loc 1 623 0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875              	.LVL95:
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_LOCK(hsram);
 876              		.loc 1 625 0
 877 0000 90F83C30 		ldrb	r3, [r0, #60]	@ zero_extendqisi2
 878 0004 012B     		cmp	r3, #1
 879 0006 12D0     		beq	.L71
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process Locked */
 880              		.loc 1 623 0 discriminator 2
 881 0008 10B5     		push	{r4, lr}
 882              	.LCFI18:
 883              		.cfi_def_cfa_offset 8
 884              		.cfi_offset 4, -8
 885              		.cfi_offset 14, -4
 886 000a 0446     		mov	r4, r0
 887              		.loc 1 625 0 discriminator 2
 888 000c 0123     		movs	r3, #1
 889 000e 80F83C30 		strb	r3, [r0, #60]
 626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_BUSY;
 890              		.loc 1 628 0 discriminator 2
 891 0012 0223     		movs	r3, #2
 892 0014 80F83D30 		strb	r3, [r0, #61]
 629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     
 630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Disable write operation */
 631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   FSMC_NORSRAM_WriteOperation_Disable(hsram->Instance, hsram->Init.NSBank); 
ARM GAS  /tmp/ccPqy5OU.s 			page 28


 893              		.loc 1 631 0 discriminator 2
 894 0018 0068     		ldr	r0, [r0]
 895              	.LVL96:
 896 001a A168     		ldr	r1, [r4, #8]
 897 001c FFF7FEFF 		bl	FSMC_NORSRAM_WriteOperation_Disable
 898              	.LVL97:
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Update the SRAM controller state */
 634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   hsram->State = HAL_SRAM_STATE_PROTECTED;
 899              		.loc 1 634 0 discriminator 2
 900 0020 0423     		movs	r3, #4
 901 0022 84F83D30 		strb	r3, [r4, #61]
 635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   /* Process unlocked */
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   __HAL_UNLOCK(hsram); 
 902              		.loc 1 637 0 discriminator 2
 903 0026 0020     		movs	r0, #0
 904 0028 84F83C00 		strb	r0, [r4, #60]
 638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return HAL_OK;  
 905              		.loc 1 639 0 discriminator 2
 906 002c 10BD     		pop	{r4, pc}
 907              	.LVL98:
 908              	.L71:
 909              	.LCFI19:
 910              		.cfi_def_cfa_offset 0
 911              		.cfi_restore 4
 912              		.cfi_restore 14
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 913              		.loc 1 625 0
 914 002e 0220     		movs	r0, #2
 915              	.LVL99:
 916 0030 7047     		bx	lr
 917              		.cfi_endproc
 918              	.LFE78:
 920 0032 00BF     		.section	.text.HAL_SRAM_GetState,"ax",%progbits
 921              		.align	2
 922              		.global	HAL_SRAM_GetState
 923              		.thumb
 924              		.thumb_func
 926              	HAL_SRAM_GetState:
 927              	.LFB79:
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @}
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /** @defgroup SRAM_Exported_Functions_Group4 Peripheral State functions 
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****  *  @brief   Peripheral State functions 
 648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****  *
 649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @verbatim   
 650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================
 651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****                       ##### SRAM State functions #####
 652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   ==============================================================================  
 653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   [..]
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     This subsection permits to get in run-time the status of the SRAM controller 
ARM GAS  /tmp/ccPqy5OU.s 			page 29


 655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****     and the data flow.
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** 
 657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** @endverbatim
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @{
 659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   
 661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** /**
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @brief  Returns the SRAM controller state
 663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @param  hsram: pointer to a SRAM_HandleTypeDef structure that contains
 664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   *                the configuration information for SRAM module.
 665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   * @retval HAL state
 666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   */
 667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** HAL_SRAM_StateTypeDef HAL_SRAM_GetState(SRAM_HandleTypeDef *hsram)
 668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** {
 928              		.loc 1 668 0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 933              	.LVL100:
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c ****   return hsram->State;
 934              		.loc 1 669 0
 935 0000 90F83D00 		ldrb	r0, [r0, #61]	@ zero_extendqisi2
 936              	.LVL101:
 670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_sram.c **** }
 937              		.loc 1 670 0
 938 0004 7047     		bx	lr
 939              		.cfi_endproc
 940              	.LFE79:
 942 0006 00BF     		.text
 943              	.Letext0:
 944              		.file 2 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/machine/_default_types.h"
 945              		.file 3 "/opt/gcc-arm-none-eabi-4_9-2015q3/arm-none-eabi/include/sys/_stdint.h"
 946              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 947              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 948              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 949              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 950              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h"
 951              		.file 9 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccPqy5OU.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_sram.c
     /tmp/ccPqy5OU.s:19     .text.HAL_SRAM_DMA_XferCpltCallback:00000000 $t
     /tmp/ccPqy5OU.s:24     .text.HAL_SRAM_DMA_XferCpltCallback:00000000 HAL_SRAM_DMA_XferCpltCallback
     /tmp/ccPqy5OU.s:38     .text.HAL_SRAM_DMA_XferErrorCallback:00000000 $t
     /tmp/ccPqy5OU.s:43     .text.HAL_SRAM_DMA_XferErrorCallback:00000000 HAL_SRAM_DMA_XferErrorCallback
     /tmp/ccPqy5OU.s:56     .text.HAL_SRAM_MspInit:00000000 $t
     /tmp/ccPqy5OU.s:61     .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
     /tmp/ccPqy5OU.s:74     .text.HAL_SRAM_Init:00000000 $t
     /tmp/ccPqy5OU.s:79     .text.HAL_SRAM_Init:00000000 HAL_SRAM_Init
     /tmp/ccPqy5OU.s:153    .text.HAL_SRAM_MspDeInit:00000000 $t
     /tmp/ccPqy5OU.s:158    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
     /tmp/ccPqy5OU.s:171    .text.HAL_SRAM_DeInit:00000000 $t
     /tmp/ccPqy5OU.s:176    .text.HAL_SRAM_DeInit:00000000 HAL_SRAM_DeInit
     /tmp/ccPqy5OU.s:210    .text.HAL_SRAM_Read_8b:00000000 $t
     /tmp/ccPqy5OU.s:215    .text.HAL_SRAM_Read_8b:00000000 HAL_SRAM_Read_8b
     /tmp/ccPqy5OU.s:281    .text.HAL_SRAM_Write_8b:00000000 $t
     /tmp/ccPqy5OU.s:286    .text.HAL_SRAM_Write_8b:00000000 HAL_SRAM_Write_8b
     /tmp/ccPqy5OU.s:363    .text.HAL_SRAM_Read_16b:00000000 $t
     /tmp/ccPqy5OU.s:368    .text.HAL_SRAM_Read_16b:00000000 HAL_SRAM_Read_16b
     /tmp/ccPqy5OU.s:434    .text.HAL_SRAM_Write_16b:00000000 $t
     /tmp/ccPqy5OU.s:439    .text.HAL_SRAM_Write_16b:00000000 HAL_SRAM_Write_16b
     /tmp/ccPqy5OU.s:516    .text.HAL_SRAM_Read_32b:00000000 $t
     /tmp/ccPqy5OU.s:521    .text.HAL_SRAM_Read_32b:00000000 HAL_SRAM_Read_32b
     /tmp/ccPqy5OU.s:585    .text.HAL_SRAM_Write_32b:00000000 $t
     /tmp/ccPqy5OU.s:590    .text.HAL_SRAM_Write_32b:00000000 HAL_SRAM_Write_32b
     /tmp/ccPqy5OU.s:665    .text.HAL_SRAM_Read_DMA:00000000 $t
     /tmp/ccPqy5OU.s:670    .text.HAL_SRAM_Read_DMA:00000000 HAL_SRAM_Read_DMA
     /tmp/ccPqy5OU.s:725    .text.HAL_SRAM_Read_DMA:0000003c $d
     /tmp/ccPqy5OU.s:731    .text.HAL_SRAM_Write_DMA:00000000 $t
     /tmp/ccPqy5OU.s:736    .text.HAL_SRAM_Write_DMA:00000000 HAL_SRAM_Write_DMA
     /tmp/ccPqy5OU.s:807    .text.HAL_SRAM_Write_DMA:00000050 $d
     /tmp/ccPqy5OU.s:813    .text.HAL_SRAM_WriteOperation_Enable:00000000 $t
     /tmp/ccPqy5OU.s:818    .text.HAL_SRAM_WriteOperation_Enable:00000000 HAL_SRAM_WriteOperation_Enable
     /tmp/ccPqy5OU.s:864    .text.HAL_SRAM_WriteOperation_Disable:00000000 $t
     /tmp/ccPqy5OU.s:869    .text.HAL_SRAM_WriteOperation_Disable:00000000 HAL_SRAM_WriteOperation_Disable
     /tmp/ccPqy5OU.s:921    .text.HAL_SRAM_GetState:00000000 $t
     /tmp/ccPqy5OU.s:926    .text.HAL_SRAM_GetState:00000000 HAL_SRAM_GetState
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
FSMC_NORSRAM_Init
FSMC_NORSRAM_Timing_Init
FSMC_NORSRAM_Extended_Timing_Init
FSMC_NORSRAM_DeInit
HAL_DMA_Start_IT
FSMC_NORSRAM_WriteOperation_Enable
FSMC_NORSRAM_WriteOperation_Disable
