Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4b9c71f637824a83ab4b316f86042144 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_complex_arithmetic_behav xil_defaultlib.tb_complex_arithmetic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 31 differs from formal bit length 37 for port Y [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_2/zad7_2.srcs/sim_1/new/tb_complex_arithmetic.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.stimulate
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture add_a_b_arch of entity xil_defaultlib.add_A_B [add_a_b_default]
Compiling module xil_defaultlib.delay(N=12)
Compiling module xil_defaultlib.delay_line(N=12,DELAY=1)
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mul_1_arch of entity xil_defaultlib.mul_1 [mul_1_default]
Compiling module xil_defaultlib.complex_arithmetic
Compiling module xil_defaultlib.tb_complex_arithmetic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_complex_arithmetic_behav
