# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../accumu_IP.srcs/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" \
"../../../../accumu_IP.srcs/sources_1/new/acc_tb.vhd" \

# Do not sort compile order
nosort
