

================================================================
== Vitis HLS Report for 'pAccumulateFC'
================================================================
* Date:           Tue Apr  8 14:33:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.723 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      590|      649|  5.900 us|  6.490 us|  590|  649|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_double2posit_fu_120                              |double2posit                              |        2|       61|  20.000 ns|  0.610 us|    2|   61|                                              no|
        |grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155  |pAccumulateFC_Pipeline_VITIS_LOOP_1345_1  |      569|      569|   5.690 us|  5.690 us|  520|  520|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       32|   123|   34038|   45010|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     155|    -|
|Register         |        -|     -|     227|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|   123|   34265|   45179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     7|       7|      19|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |dmul_64ns_64ns_64_6_max_dsp_1_U135                   |dmul_64ns_64ns_64_6_max_dsp_1             |        0|  11|    317|    208|    0|
    |grp_double2posit_fu_120                              |double2posit                              |       32|  72|   5937|  16041|    0|
    |grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155  |pAccumulateFC_Pipeline_VITIS_LOOP_1345_1  |        0|  40|  27784|  28761|    0|
    |sitodp_32ns_64_4_no_dsp_1_U136                       |sitodp_32ns_64_4_no_dsp_1                 |        0|   0|      0|      0|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                |                                          |       32| 123|  34038|  45010|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_i321_i_fu_268_p2  |         +|   0|  0|  14|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  14|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  106|         21|    1|         21|
    |grp_fu_177_ce  |    9|          2|    1|          2|
    |grp_fu_177_p0  |   20|          4|   64|        256|
    |grp_fu_177_p1  |   20|          4|   64|        256|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  155|         31|  130|        535|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |add_i321_i_reg_470                                                |   7|   0|    7|          0|
    |ap_CS_fsm                                                         |  20|   0|   20|          0|
    |conv_reg_430                                                      |  64|   0|   64|          0|
    |deltaTheta_isZero_reg_440                                         |   1|   0|    1|          0|
    |deltaTheta_mantissa_reg_450                                       |  30|   0|   30|          0|
    |deltaTheta_regime_reg_445                                         |   6|   0|    6|          0|
    |deltaTheta_sign_reg_435                                           |   1|   0|    1|          0|
    |empty_reg_455                                                     |   1|   0|    1|          0|
    |grp_double2posit_fu_120_ap_start_reg                              |   1|   0|    1|          0|
    |grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |reg_186                                                           |  64|   0|   64|          0|
    |tmp_reg_460                                                       |   1|   0|    1|          0|
    |x_mantissa_6_reg_465                                              |  30|   0|   30|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 227|   0|  227|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_0  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_2  |  out|    6|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_3  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_4  |  out|   30|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_5  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_6  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_7  |  out|    6|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_8  |  out|    1|  ap_ctrl_hs|  pAccumulateFC|  return value|
|ap_return_9  |  out|   30|  ap_ctrl_hs|  pAccumulateFC|  return value|
|k            |   in|    6|     ap_none|              k|        scalar|
|p_read       |   in|   40|     ap_none|         p_read|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k"   --->   Operation 21 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%realSum_sign_write_assign_loc = alloca i64 1"   --->   Operation 22 'alloca' 'realSum_sign_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%realSum_isZero_write_assign_loc = alloca i64 1"   --->   Operation 23 'alloca' 'realSum_isZero_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_loc = alloca i64 1"   --->   Operation 24 'alloca' 'realSum_regime_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%realSum_exponent_write_assign_loc = alloca i64 1"   --->   Operation 25 'alloca' 'realSum_exponent_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_loc = alloca i64 1"   --->   Operation 26 'alloca' 'realSum_mantissa_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%imagSum_sign_write_assign_loc = alloca i64 1"   --->   Operation 27 'alloca' 'imagSum_sign_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imagSum_isZero_write_assign_loc = alloca i64 1"   --->   Operation 28 'alloca' 'imagSum_isZero_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_loc = alloca i64 1"   --->   Operation 29 'alloca' 'imagSum_regime_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%imagSum_exponent_write_assign_loc = alloca i64 1"   --->   Operation 30 'alloca' 'imagSum_exponent_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_loc = alloca i64 1"   --->   Operation 31 'alloca' 'imagSum_mantissa_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1339 = zext i6 %k_read" [posit_lib.cpp:1339]   --->   Operation 32 'zext' 'zext_ln1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 33 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 34 [3/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 34 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 35 [2/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 35 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 36 [1/4] (7.09ns)   --->   "%conv = sitodp i32 %zext_ln1339" [posit_lib.cpp:1341]   --->   Operation 36 'sitodp' 'conv' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 37 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 37 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 38 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 38 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 39 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 39 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 40 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 40 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 41 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 41 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 42 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [posit_lib.cpp:1341]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 43 [6/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 43 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 44 [5/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 44 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 45 [4/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 45 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 46 [3/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 46 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.60>
ST_15 : Operation 47 [2/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 47 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.60>
ST_16 : Operation 48 [1/6] (6.60ns)   --->   "%div = dmul i64 %mul, i64 0.015625" [posit_lib.cpp:1341]   --->   Operation 48 'dmul' 'div' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 49 [2/2] (3.61ns)   --->   "%call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1341]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.88>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_1 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read"   --->   Operation 50 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/2] (0.48ns)   --->   "%call_ret = call i38 @double2posit, i64 %div, i6 %log_inverse_lut_table_0_5_64_array, i90 %log0_lut_table_ap_fixed_double_0_5_64_array, i86 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array, i83 %log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array, i78 %log_lut_table_ap_fixed_12_6_64_array, i73 %log_lut_table_ap_fixed_17_6_64_array, i68 %log_lut_table_ap_fixed_22_6_64_array, i63 %log_lut_table_ap_fixed_27_6_64_array, i58 %log_lut_table_ap_fixed_32_6_64_array, i52 %mask_table, i53 %one_half_table, i52 %mask_table_50, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [posit_lib.cpp:1341]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%deltaTheta_sign = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 52 'extractvalue' 'deltaTheta_sign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%deltaTheta_isZero = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 53 'extractvalue' 'deltaTheta_isZero' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%deltaTheta_regime = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 54 'extractvalue' 'deltaTheta_regime' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%deltaTheta_mantissa = extractvalue i38 %call_ret" [posit_lib.cpp:1341]   --->   Operation 55 'extractvalue' 'deltaTheta_mantissa' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i40 %p_read_1"   --->   Operation 56 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 1"   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "%x_regime = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %p_read_1, i32 3, i32 8"   --->   Operation 58 'partselect' 'x_regime' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%x_mantissa_6 = partselect i30 @_ssdm_op_PartSelect.i30.i40.i32.i32, i40 %p_read_1, i32 10, i32 39"   --->   Operation 59 'partselect' 'x_mantissa_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i337_i = sext i6 %x_regime"   --->   Operation 60 'sext' 'conv_i337_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %p_read_1, i32 9"   --->   Operation 61 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%conv3_i13_i315_i = zext i1 %tmp_59"   --->   Operation 62 'zext' 'conv3_i13_i315_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.88ns)   --->   "%add_i321_i = add i7 %conv_i337_i, i7 %conv3_i13_i315_i"   --->   Operation 63 'add' 'add_i321_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc" [posit_lib.cpp:1341]   --->   Operation 64 'call' 'call_ln1341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln1341 = call void @pAccumulateFC_Pipeline_VITIS_LOOP_1345_1, i1 %empty, i1 %tmp, i7 %add_i321_i, i30 %x_mantissa_6, i1 %deltaTheta_sign, i1 %deltaTheta_isZero, i6 %deltaTheta_regime, i30 %deltaTheta_mantissa, i30 %imagSum_mantissa_write_assign_loc, i1 %imagSum_exponent_write_assign_loc, i6 %imagSum_regime_write_assign_loc, i1 %imagSum_isZero_write_assign_loc, i1 %imagSum_sign_write_assign_loc, i30 %realSum_mantissa_write_assign_loc, i1 %realSum_exponent_write_assign_loc, i6 %realSum_regime_write_assign_loc, i1 %realSum_isZero_write_assign_loc, i1 %realSum_sign_write_assign_loc" [posit_lib.cpp:1341]   --->   Operation 65 'call' 'call_ln1341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%imagSum_mantissa_write_assign_loc_load = load i30 %imagSum_mantissa_write_assign_loc"   --->   Operation 66 'load' 'imagSum_mantissa_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%imagSum_exponent_write_assign_loc_load = load i1 %imagSum_exponent_write_assign_loc"   --->   Operation 67 'load' 'imagSum_exponent_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%imagSum_regime_write_assign_loc_load = load i6 %imagSum_regime_write_assign_loc"   --->   Operation 68 'load' 'imagSum_regime_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%imagSum_isZero_write_assign_loc_load = load i1 %imagSum_isZero_write_assign_loc"   --->   Operation 69 'load' 'imagSum_isZero_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%imagSum_sign_write_assign_loc_load = load i1 %imagSum_sign_write_assign_loc"   --->   Operation 70 'load' 'imagSum_sign_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%realSum_mantissa_write_assign_loc_load = load i30 %realSum_mantissa_write_assign_loc"   --->   Operation 71 'load' 'realSum_mantissa_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "%realSum_exponent_write_assign_loc_load = load i1 %realSum_exponent_write_assign_loc"   --->   Operation 72 'load' 'realSum_exponent_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 73 [1/1] (0.00ns)   --->   "%realSum_regime_write_assign_loc_load = load i6 %realSum_regime_write_assign_loc"   --->   Operation 73 'load' 'realSum_regime_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 74 [1/1] (0.00ns)   --->   "%realSum_isZero_write_assign_loc_load = load i1 %realSum_isZero_write_assign_loc"   --->   Operation 74 'load' 'realSum_isZero_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%realSum_sign_write_assign_loc_load = load i1 %realSum_sign_write_assign_loc"   --->   Operation 75 'load' 'realSum_sign_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i78 <undef>, i1 %realSum_sign_write_assign_loc_load"   --->   Operation 76 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i78 %newret2, i1 %realSum_isZero_write_assign_loc_load"   --->   Operation 77 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i78 %newret4, i6 %realSum_regime_write_assign_loc_load"   --->   Operation 78 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i78 %newret6, i1 %realSum_exponent_write_assign_loc_load"   --->   Operation 79 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i78 %newret8, i30 %realSum_mantissa_write_assign_loc_load"   --->   Operation 80 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i78 %newret1, i1 %imagSum_sign_write_assign_loc_load"   --->   Operation 81 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i78 %newret3, i1 %imagSum_isZero_write_assign_loc_load"   --->   Operation 82 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i78 %newret5, i6 %imagSum_regime_write_assign_loc_load"   --->   Operation 83 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i78 %newret7, i1 %imagSum_exponent_write_assign_loc_load"   --->   Operation 84 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i78 %newret9, i30 %imagSum_mantissa_write_assign_loc_load"   --->   Operation 85 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i78 %newret10"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_inverse_lut_table_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log0_lut_table_ap_fixed_double_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                                 (read        ) [ 000000000000000000000]
realSum_sign_write_assign_loc          (alloca      ) [ 001111111111111111111]
realSum_isZero_write_assign_loc        (alloca      ) [ 001111111111111111111]
realSum_regime_write_assign_loc        (alloca      ) [ 001111111111111111111]
realSum_exponent_write_assign_loc      (alloca      ) [ 001111111111111111111]
realSum_mantissa_write_assign_loc      (alloca      ) [ 001111111111111111111]
imagSum_sign_write_assign_loc          (alloca      ) [ 001111111111111111111]
imagSum_isZero_write_assign_loc        (alloca      ) [ 001111111111111111111]
imagSum_regime_write_assign_loc        (alloca      ) [ 001111111111111111111]
imagSum_exponent_write_assign_loc      (alloca      ) [ 001111111111111111111]
imagSum_mantissa_write_assign_loc      (alloca      ) [ 001111111111111111111]
zext_ln1339                            (zext        ) [ 001110000000000000000]
conv                                   (sitodp      ) [ 000001111110000000000]
mul                                    (dmul        ) [ 000000000001111110000]
div                                    (dmul        ) [ 000000000000000001100]
p_read_1                               (read        ) [ 000000000000000000000]
call_ret                               (call        ) [ 000000000000000000000]
deltaTheta_sign                        (extractvalue) [ 000000000000000000010]
deltaTheta_isZero                      (extractvalue) [ 000000000000000000010]
deltaTheta_regime                      (extractvalue) [ 000000000000000000010]
deltaTheta_mantissa                    (extractvalue) [ 000000000000000000010]
empty                                  (trunc       ) [ 000000000000000000010]
tmp                                    (bitselect   ) [ 000000000000000000010]
x_regime                               (partselect  ) [ 000000000000000000000]
x_mantissa_6                           (partselect  ) [ 000000000000000000010]
conv_i337_i                            (sext        ) [ 000000000000000000000]
tmp_59                                 (bitselect   ) [ 000000000000000000000]
conv3_i13_i315_i                       (zext        ) [ 000000000000000000000]
add_i321_i                             (add         ) [ 000000000000000000010]
call_ln1341                            (call        ) [ 000000000000000000000]
imagSum_mantissa_write_assign_loc_load (load        ) [ 000000000000000000000]
imagSum_exponent_write_assign_loc_load (load        ) [ 000000000000000000000]
imagSum_regime_write_assign_loc_load   (load        ) [ 000000000000000000000]
imagSum_isZero_write_assign_loc_load   (load        ) [ 000000000000000000000]
imagSum_sign_write_assign_loc_load     (load        ) [ 000000000000000000000]
realSum_mantissa_write_assign_loc_load (load        ) [ 000000000000000000000]
realSum_exponent_write_assign_loc_load (load        ) [ 000000000000000000000]
realSum_regime_write_assign_loc_load   (load        ) [ 000000000000000000000]
realSum_isZero_write_assign_loc_load   (load        ) [ 000000000000000000000]
realSum_sign_write_assign_loc_load     (load        ) [ 000000000000000000000]
newret2                                (insertvalue ) [ 000000000000000000000]
newret4                                (insertvalue ) [ 000000000000000000000]
newret6                                (insertvalue ) [ 000000000000000000000]
newret8                                (insertvalue ) [ 000000000000000000000]
newret1                                (insertvalue ) [ 000000000000000000000]
newret3                                (insertvalue ) [ 000000000000000000000]
newret5                                (insertvalue ) [ 000000000000000000000]
newret7                                (insertvalue ) [ 000000000000000000000]
newret9                                (insertvalue ) [ 000000000000000000000]
newret10                               (insertvalue ) [ 000000000000000000000]
ret_ln0                                (ret         ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_inverse_lut_table_0_5_64_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_inverse_lut_table_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log0_lut_table_ap_fixed_double_0_5_64_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log0_lut_table_ap_fixed_double_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mask_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="one_half_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mask_table_50">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="double2posit"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pAccumulateFC_Pipeline_VITIS_LOOP_1345_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="realSum_sign_write_assign_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_sign_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="realSum_isZero_write_assign_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_isZero_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="realSum_regime_write_assign_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_regime_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="realSum_exponent_write_assign_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_exponent_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="realSum_mantissa_write_assign_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="30" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="realSum_mantissa_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="imagSum_sign_write_assign_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_sign_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="imagSum_isZero_write_assign_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_isZero_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="imagSum_regime_write_assign_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_regime_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="imagSum_exponent_write_assign_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_exponent_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="imagSum_mantissa_write_assign_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="30" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imagSum_mantissa_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="k_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="40" slack="0"/>
<pin id="116" dir="0" index="1" bw="40" slack="0"/>
<pin id="117" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/18 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_double2posit_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="38" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="90" slack="0"/>
<pin id="125" dir="0" index="4" bw="86" slack="0"/>
<pin id="126" dir="0" index="5" bw="83" slack="0"/>
<pin id="127" dir="0" index="6" bw="78" slack="0"/>
<pin id="128" dir="0" index="7" bw="73" slack="0"/>
<pin id="129" dir="0" index="8" bw="68" slack="0"/>
<pin id="130" dir="0" index="9" bw="63" slack="0"/>
<pin id="131" dir="0" index="10" bw="58" slack="0"/>
<pin id="132" dir="0" index="11" bw="52" slack="0"/>
<pin id="133" dir="0" index="12" bw="53" slack="0"/>
<pin id="134" dir="0" index="13" bw="52" slack="0"/>
<pin id="135" dir="0" index="14" bw="58" slack="0"/>
<pin id="136" dir="0" index="15" bw="26" slack="0"/>
<pin id="137" dir="0" index="16" bw="42" slack="0"/>
<pin id="138" dir="1" index="17" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="0" index="4" bw="30" slack="0"/>
<pin id="161" dir="0" index="5" bw="1" slack="0"/>
<pin id="162" dir="0" index="6" bw="1" slack="0"/>
<pin id="163" dir="0" index="7" bw="6" slack="0"/>
<pin id="164" dir="0" index="8" bw="30" slack="0"/>
<pin id="165" dir="0" index="9" bw="30" slack="17"/>
<pin id="166" dir="0" index="10" bw="1" slack="17"/>
<pin id="167" dir="0" index="11" bw="6" slack="17"/>
<pin id="168" dir="0" index="12" bw="1" slack="17"/>
<pin id="169" dir="0" index="13" bw="1" slack="17"/>
<pin id="170" dir="0" index="14" bw="30" slack="17"/>
<pin id="171" dir="0" index="15" bw="1" slack="17"/>
<pin id="172" dir="0" index="16" bw="6" slack="17"/>
<pin id="173" dir="0" index="17" bw="1" slack="17"/>
<pin id="174" dir="0" index="18" bw="1" slack="17"/>
<pin id="175" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1341/18 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 div/11 sf_d/16 interm/55 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul div "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln1339_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1339/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="deltaTheta_sign_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="38" slack="0"/>
<pin id="199" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="deltaTheta_sign/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="deltaTheta_isZero_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="38" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="deltaTheta_isZero/18 "/>
</bind>
</comp>

<comp id="207" class="1004" name="deltaTheta_regime_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="38" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="deltaTheta_regime/18 "/>
</bind>
</comp>

<comp id="212" class="1004" name="deltaTheta_mantissa_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="38" slack="0"/>
<pin id="214" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="deltaTheta_mantissa/18 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="40" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/18 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="40" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="231" class="1004" name="x_regime_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="40" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="5" slack="0"/>
<pin id="236" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_regime/18 "/>
</bind>
</comp>

<comp id="241" class="1004" name="x_mantissa_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="30" slack="0"/>
<pin id="243" dir="0" index="1" bw="40" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_mantissa_6/18 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_i337_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i337_i/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_59_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="40" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/18 "/>
</bind>
</comp>

<comp id="264" class="1004" name="conv3_i13_i315_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i13_i315_i/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_i321_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i321_i/18 "/>
</bind>
</comp>

<comp id="275" class="1004" name="imagSum_mantissa_write_assign_loc_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="19"/>
<pin id="277" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_mantissa_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="278" class="1004" name="imagSum_exponent_write_assign_loc_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="19"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_exponent_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="281" class="1004" name="imagSum_regime_write_assign_loc_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="19"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_regime_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="284" class="1004" name="imagSum_isZero_write_assign_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="19"/>
<pin id="286" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_isZero_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="287" class="1004" name="imagSum_sign_write_assign_loc_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="19"/>
<pin id="289" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imagSum_sign_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="290" class="1004" name="realSum_mantissa_write_assign_loc_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="19"/>
<pin id="292" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_mantissa_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="293" class="1004" name="realSum_exponent_write_assign_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="19"/>
<pin id="295" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_exponent_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="296" class="1004" name="realSum_regime_write_assign_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="19"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_regime_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="299" class="1004" name="realSum_isZero_write_assign_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="19"/>
<pin id="301" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_isZero_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="302" class="1004" name="realSum_sign_write_assign_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="19"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="realSum_sign_write_assign_loc_load/20 "/>
</bind>
</comp>

<comp id="305" class="1004" name="newret2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="78" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/20 "/>
</bind>
</comp>

<comp id="311" class="1004" name="newret4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="78" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/20 "/>
</bind>
</comp>

<comp id="317" class="1004" name="newret6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="78" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/20 "/>
</bind>
</comp>

<comp id="323" class="1004" name="newret8_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="78" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/20 "/>
</bind>
</comp>

<comp id="329" class="1004" name="newret1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="78" slack="0"/>
<pin id="331" dir="0" index="1" bw="30" slack="0"/>
<pin id="332" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/20 "/>
</bind>
</comp>

<comp id="335" class="1004" name="newret3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="78" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/20 "/>
</bind>
</comp>

<comp id="341" class="1004" name="newret5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="78" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/20 "/>
</bind>
</comp>

<comp id="347" class="1004" name="newret7_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="78" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/20 "/>
</bind>
</comp>

<comp id="353" class="1004" name="newret9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="78" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="newret10_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="78" slack="0"/>
<pin id="361" dir="0" index="1" bw="30" slack="0"/>
<pin id="362" dir="1" index="2" bw="78" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/20 "/>
</bind>
</comp>

<comp id="365" class="1005" name="realSum_sign_write_assign_loc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="17"/>
<pin id="367" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="realSum_sign_write_assign_loc "/>
</bind>
</comp>

<comp id="371" class="1005" name="realSum_isZero_write_assign_loc_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="17"/>
<pin id="373" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="realSum_isZero_write_assign_loc "/>
</bind>
</comp>

<comp id="377" class="1005" name="realSum_regime_write_assign_loc_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="17"/>
<pin id="379" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opset="realSum_regime_write_assign_loc "/>
</bind>
</comp>

<comp id="383" class="1005" name="realSum_exponent_write_assign_loc_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="17"/>
<pin id="385" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="realSum_exponent_write_assign_loc "/>
</bind>
</comp>

<comp id="389" class="1005" name="realSum_mantissa_write_assign_loc_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="17"/>
<pin id="391" dir="1" index="1" bw="30" slack="17"/>
</pin_list>
<bind>
<opset="realSum_mantissa_write_assign_loc "/>
</bind>
</comp>

<comp id="395" class="1005" name="imagSum_sign_write_assign_loc_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="17"/>
<pin id="397" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="imagSum_sign_write_assign_loc "/>
</bind>
</comp>

<comp id="401" class="1005" name="imagSum_isZero_write_assign_loc_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="17"/>
<pin id="403" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="imagSum_isZero_write_assign_loc "/>
</bind>
</comp>

<comp id="407" class="1005" name="imagSum_regime_write_assign_loc_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="17"/>
<pin id="409" dir="1" index="1" bw="6" slack="17"/>
</pin_list>
<bind>
<opset="imagSum_regime_write_assign_loc "/>
</bind>
</comp>

<comp id="413" class="1005" name="imagSum_exponent_write_assign_loc_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="17"/>
<pin id="415" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="imagSum_exponent_write_assign_loc "/>
</bind>
</comp>

<comp id="419" class="1005" name="imagSum_mantissa_write_assign_loc_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="30" slack="17"/>
<pin id="421" dir="1" index="1" bw="30" slack="17"/>
</pin_list>
<bind>
<opset="imagSum_mantissa_write_assign_loc "/>
</bind>
</comp>

<comp id="425" class="1005" name="zext_ln1339_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1339 "/>
</bind>
</comp>

<comp id="430" class="1005" name="conv_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="435" class="1005" name="deltaTheta_sign_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_sign "/>
</bind>
</comp>

<comp id="440" class="1005" name="deltaTheta_isZero_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_isZero "/>
</bind>
</comp>

<comp id="445" class="1005" name="deltaTheta_regime_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="1"/>
<pin id="447" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_regime "/>
</bind>
</comp>

<comp id="450" class="1005" name="deltaTheta_mantissa_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="30" slack="1"/>
<pin id="452" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta_mantissa "/>
</bind>
</comp>

<comp id="455" class="1005" name="empty_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="465" class="1005" name="x_mantissa_6_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="1"/>
<pin id="467" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="x_mantissa_6 "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_i321_i_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="1"/>
<pin id="472" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_i321_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="120" pin=11"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="120" pin=13"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="120" pin=14"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="120" pin=15"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="120" pin=16"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="195"><net_src comp="108" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="200"><net_src comp="120" pin="17"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="205"><net_src comp="120" pin="17"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="210"><net_src comp="120" pin="17"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="215"><net_src comp="120" pin="17"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="155" pin=8"/></net>

<net id="220"><net_src comp="114" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="114" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="114" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="114" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="251"><net_src comp="241" pin="4"/><net_sink comp="155" pin=4"/></net>

<net id="255"><net_src comp="231" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="114" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="155" pin=3"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="296" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="293" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="290" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="287" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="284" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="281" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="278" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="275" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="68" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="155" pin=18"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="374"><net_src comp="72" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="155" pin=17"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="380"><net_src comp="76" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="155" pin=16"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="386"><net_src comp="80" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="155" pin=15"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="392"><net_src comp="84" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="155" pin=14"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="398"><net_src comp="88" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="155" pin=13"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="404"><net_src comp="92" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="155" pin=12"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="410"><net_src comp="96" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="155" pin=11"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="416"><net_src comp="100" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="155" pin=10"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="422"><net_src comp="104" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="155" pin=9"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="428"><net_src comp="192" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="433"><net_src comp="183" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="438"><net_src comp="197" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="443"><net_src comp="202" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="448"><net_src comp="207" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="453"><net_src comp="212" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="155" pin=8"/></net>

<net id="458"><net_src comp="217" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="463"><net_src comp="222" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="468"><net_src comp="241" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="473"><net_src comp="268" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="155" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: log_inverse_lut_table_0_5_64_array | {}
	Port: log0_lut_table_ap_fixed_double_0_5_64_array | {}
	Port: log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array | {}
	Port: log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array | {}
	Port: log_lut_table_ap_fixed_12_6_64_array | {}
	Port: log_lut_table_ap_fixed_17_6_64_array | {}
	Port: log_lut_table_ap_fixed_22_6_64_array | {}
	Port: log_lut_table_ap_fixed_27_6_64_array | {}
	Port: log_lut_table_ap_fixed_32_6_64_array | {}
	Port: mask_table | {}
	Port: one_half_table | {}
	Port: mask_table_50 | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: pAccumulateFC : k | {1 }
	Port: pAccumulateFC : p_read | {18 }
	Port: pAccumulateFC : log_inverse_lut_table_0_5_64_array | {17 18 }
	Port: pAccumulateFC : log0_lut_table_ap_fixed_double_0_5_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_12_6_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_17_6_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_22_6_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_27_6_64_array | {17 18 }
	Port: pAccumulateFC : log_lut_table_ap_fixed_32_6_64_array | {17 18 }
	Port: pAccumulateFC : mask_table | {17 18 }
	Port: pAccumulateFC : one_half_table | {17 18 }
	Port: pAccumulateFC : mask_table_50 | {17 18 }
	Port: pAccumulateFC : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {17 18 }
	Port: pAccumulateFC : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {17 18 }
	Port: pAccumulateFC : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {17 18 }
  - Chain level:
	State 1
		conv : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		deltaTheta_sign : 1
		deltaTheta_isZero : 1
		deltaTheta_regime : 1
		deltaTheta_mantissa : 1
		conv_i337_i : 1
		conv3_i13_i315_i : 1
		add_i321_i : 2
		call_ln1341 : 3
	State 19
	State 20
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		newret1 : 5
		newret3 : 6
		newret5 : 7
		newret7 : 8
		newret9 : 9
		newret10 : 10
		ret_ln0 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   |               grp_double2posit_fu_120               |    83   |  13.377 |   4648  |  12209  |
|          | grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |    40   |  28.527 |   4369  |  18941  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                      grp_fu_177                     |    11   |    0    |   317   |   208   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  add_i321_i_fu_268                  |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   read   |                  k_read_read_fu_108                 |    0    |    0    |    0    |    0    |
|          |                 p_read_1_read_fu_114                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                      grp_fu_183                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                  zext_ln1339_fu_192                 |    0    |    0    |    0    |    0    |
|          |               conv3_i13_i315_i_fu_264               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                deltaTheta_sign_fu_197               |    0    |    0    |    0    |    0    |
|extractvalue|               deltaTheta_isZero_fu_202              |    0    |    0    |    0    |    0    |
|          |               deltaTheta_regime_fu_207              |    0    |    0    |    0    |    0    |
|          |              deltaTheta_mantissa_fu_212             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     empty_fu_217                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      tmp_fu_222                     |    0    |    0    |    0    |    0    |
|          |                    tmp_59_fu_256                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   x_regime_fu_231                   |    0    |    0    |    0    |    0    |
|          |                 x_mantissa_6_fu_241                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  conv_i337_i_fu_252                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                    newret2_fu_305                   |    0    |    0    |    0    |    0    |
|          |                    newret4_fu_311                   |    0    |    0    |    0    |    0    |
|          |                    newret6_fu_317                   |    0    |    0    |    0    |    0    |
|          |                    newret8_fu_323                   |    0    |    0    |    0    |    0    |
|insertvalue|                    newret1_fu_329                   |    0    |    0    |    0    |    0    |
|          |                    newret3_fu_335                   |    0    |    0    |    0    |    0    |
|          |                    newret5_fu_341                   |    0    |    0    |    0    |    0    |
|          |                    newret7_fu_347                   |    0    |    0    |    0    |    0    |
|          |                    newret9_fu_353                   |    0    |    0    |    0    |    0    |
|          |                   newret10_fu_359                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |   134   |  41.904 |   9334  |  31371  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add_i321_i_reg_470           |    7   |
|               conv_reg_430              |   64   |
|        deltaTheta_isZero_reg_440        |    1   |
|       deltaTheta_mantissa_reg_450       |   30   |
|        deltaTheta_regime_reg_445        |    6   |
|         deltaTheta_sign_reg_435         |    1   |
|              empty_reg_455              |    1   |
|imagSum_exponent_write_assign_loc_reg_413|    1   |
| imagSum_isZero_write_assign_loc_reg_401 |    1   |
|imagSum_mantissa_write_assign_loc_reg_419|   30   |
| imagSum_regime_write_assign_loc_reg_407 |    6   |
|  imagSum_sign_write_assign_loc_reg_395  |    1   |
|realSum_exponent_write_assign_loc_reg_383|    1   |
| realSum_isZero_write_assign_loc_reg_371 |    1   |
|realSum_mantissa_write_assign_loc_reg_389|   30   |
| realSum_regime_write_assign_loc_reg_377 |    6   |
|  realSum_sign_write_assign_loc_reg_365  |    1   |
|                 reg_186                 |   64   |
|               tmp_reg_460               |    1   |
|           x_mantissa_6_reg_465          |   30   |
|           zext_ln1339_reg_425           |   32   |
+-----------------------------------------+--------+
|                  Total                  |   315  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p3  |   2  |   7  |   14   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p4  |   2  |  30  |   60   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p6  |   2  |   1  |    2   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p7  |   2  |   6  |   12   ||    0    ||    9    |
| grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 |  p8  |   2  |  30  |   60   ||    0    ||    9    |
|                      grp_fu_177                     |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                      grp_fu_177                     |  p1  |   2  |  64  |   128  |
|                      grp_fu_183                     |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                        |      |      |      |   422  ||  5.379  ||    0    ||    90   |
|-----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   134  |   41   |  9334  |  31371 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   90   |
|  Register |    -   |    -   |   315  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   134  |   47   |  9649  |  31461 |
+-----------+--------+--------+--------+--------+
