# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/ALU.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/CPU.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/control_unit.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/data_memory.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/instruction_memory.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/program_unit.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/reg_file.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sources_1/new/sign_extender.v" \
"../../../../Enhanced_single_cycle_risc-v_processor.srcs/sim_1/new/CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
