{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604559677432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604559677442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 16:01:17 2020 " "Processing started: Thu Nov 05 16:01:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604559677442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559677442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jeomja -c AsToBr " "Command: quartus_map --read_settings_files=on --write_settings_files=off jeomja -c AsToBr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559677442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604559677914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604559677914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "astobr.v 1 1 " "Found 1 design units, including 1 entities, in source file astobr.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsToBr " "Found entity 1: AsToBr" {  } { { "AsToBr.v" "" { Text "C:/modelsimproject/jeomja/AsToBr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604559685227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD cont.v(6) " "Verilog HDL Declaration information at cont.v(6): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604559685230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.v 1 1 " "Found 1 design units, including 1 entities, in source file cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604559685230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempsave.v 1 1 " "Found 1 design units, including 1 entities, in source file tempsave.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempsave " "Found entity 1: tempsave" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604559685232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604559685235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604559685261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hra top.v(9) " "Verilog HDL or VHDL warning at top.v(9): object \"hra\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604559685261 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(27) " "Verilog HDL assignment warning at top.v(27): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604559685262 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(34) " "Verilog HDL assignment warning at top.v(34): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604559685262 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:C0 " "Elaborating entity \"cont\" for hierarchy \"cont:C0\"" {  } { { "top.v" "C0" { Text "C:/modelsimproject/jeomja/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604559685268 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cont.v(72) " "Verilog HDL Case Statement information at cont.v(72): all case item expressions in this case statement are onehot" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604559685268 "|top|cont:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cscplt cont.v(59) " "Verilog HDL Always Construct warning at cont.v(59): inferring latch(es) for variable \"cscplt\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604559685269 "|top|cont:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numcplt cont.v(59) " "Verilog HDL Always Construct warning at cont.v(59): inferring latch(es) for variable \"numcplt\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604559685269 "|top|cont:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmode cont.v(59) " "Verilog HDL Always Construct warning at cont.v(59): inferring latch(es) for variable \"tmode\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604559685269 "|top|cont:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dcs cont.v(59) " "Verilog HDL Always Construct warning at cont.v(59): inferring latch(es) for variable \"dcs\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604559685269 "|top|cont:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dcs cont.v(59) " "Inferred latch for \"dcs\" at cont.v(59)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685269 "|top|cont:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmode cont.v(59) " "Inferred latch for \"tmode\" at cont.v(59)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685270 "|top|cont:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numcplt cont.v(59) " "Inferred latch for \"numcplt\" at cont.v(59)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685270 "|top|cont:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cscplt cont.v(59) " "Inferred latch for \"cscplt\" at cont.v(59)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559685270 "|top|cont:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsToBr AsToBr:D0 " "Elaborating entity \"AsToBr\" for hierarchy \"AsToBr:D0\"" {  } { { "top.v" "D0" { Text "C:/modelsimproject/jeomja/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604559685275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempsave tempsave:T0 " "Elaborating entity \"tempsave\" for hierarchy \"tempsave:T0\"" {  } { { "top.v" "T0" { Text "C:/modelsimproject/jeomja/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604559685276 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1604559685649 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1604559685649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604559685763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604559686066 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/modelsimproject/jeomja/output_files/AsToBr.map.smsg " "Generated suppressed messages file C:/modelsimproject/jeomja/output_files/AsToBr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559686090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604559686156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604559686156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604559686190 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604559686190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604559686190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604559686190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604559686201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 16:01:26 2020 " "Processing ended: Thu Nov 05 16:01:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604559686201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604559686201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604559686201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604559686201 ""}
