@misc{ripes_repo,
	author       = {mortbopet and contributors},
	title        = {Ripes: RISC-V Processor Simulator (source repository)},
	howpublished = {\url{https://github.com/mortbopet/Ripes/tree/master}},
	note         = {Accessed: 2025-12-22}
}

@misc{riscv_unpriv_isa,
	author       = {{RISC-V International}},
	title        = {The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA},
	howpublished = {\url{https://github.com/riscv/riscv-isa-manual}},
	note         = {Chapter 2.8 (ECALL and EBREAK). Accessed: 2026-01-28}
}

@misc{borza_ecalls_syscalls,
	author       = {Borza, John},
	title        = {ECALLs and syscalls},
	howpublished = {\url{https://jborza.com/post/2021-04-21-ecalls-and-syscalls/}},
	year         = {2021},
	note         = {Accessed: 2026-02-01}
}

@book{patterson_hennessy_cod_riscv,
  title     = {Computer Organization and Design RISC-V Edition: The Hardware Software Interface},
  author    = {Patterson, David A. and Hennessy, John L.},
  publisher = {Morgan Kaufmann},
  year      = {2021}
}
@misc{wall_ilp,
	author       = {David W. Wall},
	title        = {Limits of Instruction-Level Parallelism},
	howpublished = {\url{https://www.eecs.harvard.edu/cs146-246/wall-ilp.pdf}},
	note         = {Accessed: 2026-02-10}
}

@book{hennessy2017computerarchitecture,
  author    = {Hennessy, John L. and Patterson, David A.},
  title     = {Computer Architecture: A Quantitative Approach},
  edition   = {6},
  year      = {2017},
  publisher = {Morgan Kaufmann}
}

@book{patterson2017riscvreader,
  author    = {Patterson, David A. and Waterman, Andrew},
  title     = {The RISC-V Reader: An Open Architecture Atlas},
  year      = {2017},
  publisher = {Strawberry Canyon}
}

@book{stallings2018computer,
  author    = {Stallings, William},
  title     = {Computer Organization and Architecture: Designing for Performance},
  edition   = {10},
  year      = {2018},
  publisher = {Pearson}
}
