Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_Top
Version: K-2015.06
Date   : Tue Sep 23 20:35:18 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_Top                             6.51e-03    0.209 1.43e+07    0.229 100.0
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_1)  6.44e-06 2.36e-04 2.40e+04 2.67e-04   0.1
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_0)  1.30e-05 2.25e-03 2.53e+04 2.29e-03   1.0
  U_CLK_DIVMUX (CLKDIV_MUX_WIDTH8)        0.000    0.000 3.90e+04 3.90e-05   0.0
  U1_CLK_DIV (Clock_Divider_1)         2.23e-04 6.34e-04 8.37e+05 1.69e-03   0.7
    add_43 (Clock_Divider_1_DW01_inc_0)
                                          0.000    0.000 9.86e+04 9.86e-05   0.0
  U0_CLK_DIV (Clock_Divider_0)         7.09e-05 7.65e-04 8.28e+05 1.66e-03   0.7
    add_43 (Clock_Divider_0_DW01_inc_0)
                                       6.09e-06 2.07e-05 9.81e+04 1.25e-04   0.1
  U_CLK_GATE (CLK_GATE)                1.51e-03 4.65e-03 3.71e+04 6.20e-03   2.7
  U_PULSE_GEN (PULSE_GEN)                 0.000 9.97e-06 2.32e+04 3.32e-05   0.0
  U_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8)
                                       1.15e-03 5.82e-02 2.16e+06 6.15e-02  26.8
    U1_FIFO_RD (FIFO_RD_DATA_WIDTH8)      0.000 3.99e-05 2.34e+05 2.74e-04   0.1
    U1_FIFO_WR (FIFO_WR_DATA_WIDTH8)      0.000 5.79e-03 2.35e+05 6.02e-03   2.6
    sync_w2r (DF_SYNC_DATA_WIDTH8_1)      0.000 3.99e-05 7.48e+04 1.15e-04   0.0
    sync_r2w (DF_SYNC_DATA_WIDTH8_0)      0.000 5.79e-03 8.23e+04 5.87e-03   2.6
    U0_FIFO_MEM (FIFO_MEM_CNTRL_DATA_WIDTH8)
                                       9.11e-04 4.65e-02 1.53e+06 4.89e-02  21.3
  U_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 8.68e-03 1.72e+05 8.85e-03   3.9
  U_UART (UART_DATA_WIDTH8)            4.36e-04 2.36e-03 2.17e+06 4.97e-03   2.2
    U0_UART_RX (UART_RX_DATA_WIDTH8)   4.36e-04 2.24e-03 1.56e+06 4.24e-03   1.8
      fsm (FSM)                        9.22e-05 3.65e-04 3.05e+05 7.62e-04   0.3
      strt_chk (strt_check)               0.000 5.66e-05 1.21e+04 6.87e-05   0.0
      stp_chk (stop_check)                0.000 5.66e-05 1.75e+04 7.40e-05   0.0
      par_chk (parity_check_DATA_WIDTH8)
                                          0.000 5.66e-05 1.20e+05 1.76e-04   0.1
      counter (edge_bit_counter)       1.35e-04 7.75e-04 3.68e+05 1.28e-03   0.6
      deserial (deserializer_DATA_WIDTH8)
                                          0.000 6.22e-04 2.04e+05 8.26e-04   0.4
      data_samp (data_sampling)        1.28e-05 2.87e-04 5.31e+05 8.30e-04   0.4
    U0_UART_TX (UART_TX_DATA_WIDTH8)      0.000 1.25e-04 6.09e+05 7.34e-04   0.3
      mux (UART_MUX)                      0.000 4.98e-06 3.05e+04 3.55e-05   0.0
      par_calc (parity_calc_DATA_WIDTH8)
                                          0.000 4.48e-05 2.59e+05 3.04e-04   0.1
      ser (serializer_DATA_WIDTH8)        0.000 5.48e-05 2.23e+05 2.78e-04   0.1
      fsm (UART_FSM)                      0.000 1.99e-05 9.62e+04 1.16e-04   0.1
  U_ALU (ALU_OPER_WIDTH8)                 0.000 1.24e-02 4.17e+06 1.66e-02   7.2
    mult_38 (ALU_OPER_WIDTH8_DW02_mult_0)
                                          0.000    0.000 1.62e+06 1.62e-03   0.7
    add_36 (ALU_OPER_WIDTH8_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_37 (ALU_OPER_WIDTH8_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_39 (ALU_OPER_WIDTH8_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.5
  U_REG_FILE (Reg_file_WIDTH8_ADDR4)   1.93e-03 9.96e-02 3.16e+06    0.105  45.6
  U_SYS_CTRL (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                          0.000 1.87e-02 6.55e+05 1.94e-02   8.5
1
