<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>vivado Latches、Tristates、 - 老帅的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:url" content="https://laoshuaiblog.github.io/posts/d2f492b6a497a6154659d1504dbeb8e2/">
  <meta property="og:site_name" content="老帅的博客">
  <meta property="og:title" content="vivado Latches、Tristates、">
  <meta property="og:description" content="闩锁
Vivado日志文件报告已识别闩锁的类型和大小。
推断锁存通常是HDL编码错误的结果，例如不完整的if或case声明。
Vivado synthesis针对以下报告示例中显示的实例发出警告。此警告允许您验证推断的Latch功能是否为预期功能。
Latches Reporting Example ========================================================================= * Vivado.log * ========================================================================= WARNING: [Synth 8-327] inferring latch for variable &#39;Q_reg&#39; ========================================================================= Report Cell Usage: -----&#43;----&#43;----- |Cell|Count -----&#43;----&#43;----- 2 |LD | 1 -----&#43;----&#43;----- =================================================================== Latch With Positive Gate and Asynchronous Reset Coding Verilog Example Filename: latches.v // Latch with Positive Gate and Asynchronous Reset // File: latches.v module latches ( input G, input D, input CLR, output reg Q ); always @ * begin if(CLR) Q = 0; else if(G) Q = D; end endmodule Latch With Positive Gate and Asynchronous Reset Coding VHDL Example Filename: latches.">
  <meta property="og:locale" content="zh-CN">
  <meta property="og:type" content="article">
  <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2024-02-15T21:36:19+08:00">
    <meta property="article:modified_time" content="2024-02-15T21:36:19+08:00">

	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
  


</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="老帅的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">老帅的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">vivado Latches、Tristates、</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>闩锁</p> 
<p>Vivado日志文件报告已识别闩锁的类型和大小。</p> 
<p>推断锁存通常是HDL编码错误的结果，例如不完整的if或case声明。</p> 
<p>Vivado synthesis针对以下报告示例中显示的实例发出警告。此警告允许您验证推断的Latch功能是否为预期功能。</p> 
<div> 
 <span style="color:#000000;"><strong>Latches Reporting Example </strong></span> 
</div> 
<div> 
 <span style="color:#000000;">========================================================================= </span> 
</div> 
<div> 
 <span style="color:#000000;">* Vivado.log * </span> 
</div> 
<div> 
 <span style="color:#000000;">========================================================================= </span> 
</div> 
<div> 
 <span style="color:#000000;">WARNING: [Synth 8-327] inferring latch for variable 'Q_reg' </span> 
</div> 
<div> 
 <span style="color:#000000;">========================================================================= </span> 
</div> 
<div> 
 <span style="color:#000000;">Report Cell Usage: </span> 
</div> 
<div> 
 <span style="color:#000000;">-----+----+----- </span> 
</div> 
<div> 
 <span style="color:#000000;">|Cell|Count </span> 
</div> 
<div> 
 <span style="color:#000000;">-----+----+----- </span> 
</div> 
<div> 
 <span style="color:#000000;">2 |LD | 1 </span> 
</div> 
<div> 
 <span style="color:#000000;">-----+----+----- </span> 
</div> 
<div> 
 <span style="color:#000000;">=================================================================== </span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Latch With Positive Gate and Asynchronous Reset </strong></span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Coding Verilog Example </strong></span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Filename: latches.v </strong></span> 
</div> 
<div> 
 <span style="color:#000000;">// Latch with Positive Gate and Asynchronous Reset </span> 
</div> 
<div> 
 <span style="color:#000000;">// File: latches.v </span> 
</div> 
<div> 
 <span style="color:#000000;">module latches ( </span> 
</div> 
<div> 
 <span style="color:#000000;">input G, </span> 
</div> 
<div> 
 <span style="color:#000000;">input D, </span> 
</div> 
<div> 
 <span style="color:#000000;">input CLR, </span> 
</div> 
<div> 
 <span style="color:#000000;">output reg Q </span> 
</div> 
<div> 
 <span style="color:#000000;">); </span> 
</div> 
<div> 
 <span style="color:#000000;">always @ * </span> 
</div> 
<div> 
 <span style="color:#000000;">begin </span> 
</div> 
<div> 
 <span style="color:#000000;">if(CLR) </span> 
</div> 
<div> 
 <span style="color:#000000;">Q = 0; </span> 
</div> 
<div> 
 <span style="color:#000000;">else if(G) </span> 
</div> 
<div> 
 <span style="color:#000000;">Q = D; </span> 
</div> 
<div> 
 <span style="color:#000000;">end </span> 
</div> 
<div> 
 <span style="color:#000000;">endmodule </span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Latch With Positive Gate and Asynchronous Reset </strong></span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Coding VHDL Example </strong></span> 
</div> 
<div> 
 <span style="color:#000000;"><strong>Filename: latches.vhd </strong></span> 
</div> 
<div> 
 <span style="color:#000000;">-- Latch with Positive Gate and Asynchronous Reset </span> 
</div> 
<div> 
 <span style="color:#000000;">-- File: latches.vhd </span> 
</div> 
<div> 
 <span style="color:#000000;">library ieee; </span> 
</div> 
<div> 
 <span style="color:#000000;">use ieee.std_logic_1164.all; </span> 
</div> 
<div> 
 <span style="color:#000000;">entity latches is </span> 
</div> 
<div> 
 <span style="color:#000000;">port( </span> 
</div> 
<div> 
 <span style="color:#000000;">G, D, CLR : in std_logic; </span> 
</div> 
<div> 
 <span style="color:#000000;">Q : out std_logic </span> 
</div> 
<div> 
 <div> 
  <span style="color:#000000;">); </span> 
 </div> 
 <div> 
  <span style="color:#000000;">end latches; </span> 
 </div> 
 <div> 
  <span style="color:#000000;">architecture archi of latches is </span> 
 </div> 
 <div> 
  <span style="color:#000000;">begin </span> 
 </div> 
 <div> 
  <span style="color:#000000;">process(CLR, D, G) </span> 
 </div> 
 <div> 
  <span style="color:#000000;">begin </span> 
 </div> 
 <div> 
  <span style="color:#000000;">if (CLR = '1') then </span> 
 </div> 
 <div> 
  <span style="color:#000000;">Q &lt;= '0'; </span> 
 </div> 
 <div> 
  <span style="color:#000000;">elsif (G = '1') then </span> 
 </div> 
 <div> 
  <span style="color:#000000;">Q &lt;= D; </span> 
 </div> 
 <div> 
  <span style="color:#000000;">end if; </span> 
 </div> 
 <div> 
  <span style="color:#000000;">end process; </span> 
 </div> 
 <div> 
  <span style="color:#000000;">end archi; </span> 
 </div> 
 <div> 
  <p>•三态缓冲器通常由信号或if-else结构建模。</p> 
  <p>•这适用于缓冲器驱动板上的内部总线还是外部总线设备所在的位置。</p> 
  <p>•在if-else的一个分支中，信号被分配了一个高阻抗值。下载编码示例中的编码示例文件。</p> 
  <p>三态实现</p> 
  <p>当驱动下列的</p> 
  <p>•电路的外部引脚（OBUFT）</p> 
  <p>•内部总线（BUFT）：</p> 
  <p>○ 推断出的BUFT通过Vivado合成自动转换为LUT中实现的逻辑。</p> 
  <p>○ 当推断BUFT的内部总线驱动顶部模块的输出时，Vivado合成推断出OBUF。</p> 
  <p>三态报告示例</p> 
  <p>在合成过程中推断并报告三态缓冲液。</p> 
  <div> 
   <span style="color:#000000;">========================================================================= </span> 
  </div> 
  <div> 
   <span style="color:#000000;">* Vivado log file * </span> 
  </div> 
  <div> 
   <span style="color:#000000;">========================================================================= </span> 
  </div> 
  <div> 
   <span style="color:#000000;">Report Cell Usage: </span> 
  </div> 
  <div> 
   <span style="color:#000000;">-----+-----+----- </span> 
  </div> 
  <div> 
   <div> 
    <span style="color:#000000;">|Cell |Count </span> 
   </div> 
   <div> 
    <span style="color:#000000;">-----+-----+----- </span> 
   </div> 
   <div> 
    <span style="color:#000000;">1 |OBUFT| 1 </span> 
   </div> 
   <div> 
    <span style="color:#000000;">-----+-----+----- </span> 
   </div> 
   <div> 
    <span style="color:#000000;">========================================================================= </span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong><em>Tristate Description Using Concurrent Assignment Coding Verilog </em></strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong><em>Example </em></strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong>Filename: tristates_2.v </strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;">// Tristate Description Using Concurrent Assignment </span> 
   </div> 
   <div> 
    <span style="color:#000000;">// File: tristates_2.v </span> 
   </div> 
   <div> 
    <span style="color:#000000;">// </span> 
   </div> 
   <div> 
    <span style="color:#000000;">module tristates_2 (T, I, O); </span> 
   </div> 
   <div> 
    <span style="color:#000000;">input T, I; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">output O; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">assign O = (~T) ? I: 1'bZ; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">endmodule </span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong><em>Tristate Description Using Combinatorial Process Implemented </em></strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong><em>with OBUFT Coding VHDL Example </em></strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;"><strong>Filename: tristates_1.vhd </strong></span> 
   </div> 
   <div> 
    <span style="color:#000000;">-- Tristate Description Using Combinatorial Process </span> 
   </div> 
   <div> 
    <span style="color:#000000;">-- Implemented with an OBUFT (IO buffer) </span> 
   </div> 
   <div> 
    <span style="color:#000000;">-- File: tristates_1.vhd </span> 
   </div> 
   <div> 
    <span style="color:#000000;">-- </span> 
   </div> 
   <div> 
    <span style="color:#000000;">library ieee; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">use ieee.std_logic_1164.all; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">entity tristates_1 is </span> 
   </div> 
   <div> 
    <span style="color:#000000;">port( </span> 
   </div> 
   <div> 
    <span style="color:#000000;">T : in std_logic; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">I : in std_logic; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">O : out std_logic </span> 
   </div> 
   <div> 
    <span style="color:#000000;">); </span> 
   </div> 
   <div> 
    <span style="color:#000000;">end tristates_1; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">architecture archi of tristates_1 is </span> 
   </div> 
   <div> 
    <span style="color:#000000;">begin </span> 
   </div> 
   <div> 
    <span style="color:#000000;">process(I, T) </span> 
   </div> 
   <div> 
    <span style="color:#000000;">begin </span> 
   </div> 
   <div> 
    <span style="color:#000000;">if (T = '0') then </span> 
   </div> 
   <div> 
    <span style="color:#000000;">O &lt;= I; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">else </span> 
   </div> 
   <div> 
    <span style="color:#000000;">O &lt;= 'Z'; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">end if; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">end process; </span> 
   </div> 
   <div> 
    <span style="color:#000000;">end archi; </span> 
   </div> 
   <div> 
    <div> 
     <span style="color:#000000;"><strong><em>Tristate Description Using Combinatorial Always Block Coding </em></strong></span> 
    </div> 
    <div> 
     <span style="color:#000000;"><strong><em>Verilog Example </em></strong></span> 
    </div> 
    <div> 
     <span style="color:#000000;"><strong>Filename: tristates_1.v </strong></span> 
    </div> 
    <div> 
     <span style="color:#000000;">// Tristate Description Using Combinatorial Always Block </span> 
    </div> 
    <div> 
     <span style="color:#000000;">// File: tristates_1.v </span> 
    </div> 
    <div> 
     <span style="color:#000000;">// </span> 
    </div> 
    <div> 
     <span style="color:#000000;">module tristates_1 (T, I, O); </span> 
    </div> 
    <div> 
     <span style="color:#000000;">input T, I; </span> 
    </div> 
    <div> 
     <span style="color:#000000;">output O; </span> 
    </div> 
    <div> 
     <span style="color:#000000;">reg O; </span> 
    </div> 
    <div> 
     <span style="color:#000000;">always @(T or I) </span> 
    </div> 
    <div> 
     <span style="color:#000000;">begin </span> 
    </div> 
    <div> 
     <span style="color:#000000;">if (~T) </span> 
    </div> 
    <div> 
     <span style="color:#000000;">O = I; </span> 
    </div> 
    <div> 
     <span style="color:#000000;">else </span> 
    </div> 
    <div> 
     <span style="color:#000000;">O = 1'bZ; </span> 
    </div> 
    <div> 
     <span style="color:#000000;">end </span> 
    </div> 
    <div> 
     <span style="color:#000000;">endmodule </span> 
    </div> 
    <div></div> 
   </div> 
  </div> 
 </div> 
</div>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/467bef8832e6306c04404d42399e0473/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">加权平均算法</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/056784202b87a10777f53f5d9a9bf684/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">计算机操作系统-笔记</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 老帅的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://www.w3counter.com/tracker.js?id=151347"></script>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>