hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j1_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j2_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j2_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j1_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j4_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j0_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j3_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j2_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j1_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j1_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j2_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j2_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j1_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j4_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j0_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j3_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j2_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j1_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j1_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j2_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j2_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j1_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j4_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j0_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j3_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j2_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j1_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_t0.root:/
Input directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test
Actual directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/PythonMacros
Input directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test
Global input directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test
List of directories: ['Text_output', 'log', 'bash_scripts', 'condor_scripts', 'report.txt', 'Analysis_output', 'config.txt', 'LatexReport', 'steering_files', 'GDML_src', 'Geant_macros', 'DST']
Directory: Text_output
Directory: log
Directory: bash_scripts
Directory: condor_scripts
Directory: Analysis_output
Directory: LatexReport
Directory: steering_files
Directory: GDML_src
Directory: Geant_macros
Directory: DST
DirectoryCheck: 5
The input directory is correct.
Continue...
Not in the project directory. Go up one level.
Actual directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade
Project directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade
ROOT macros directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/ROOT
Python directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/PythonMacros
GDML_src directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/GDML_src
DST directory: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST
Filse processed by Cluter
Merging files...
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_j0_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j0_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_j3_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/e-_j0_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j0_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/proton_j3_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_3/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/e-_j0_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j0_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/proton_j3_t0.root
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_0/alpha_j0_t0.root
Filse processed by Cluter
Merging files...
hadd -f /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j3_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j4_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j1_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j2_t0.root /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j0_t0.roothadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j1_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j2_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/e-_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_j2_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_j1_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_j4_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_j0_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_j3_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/proton_t0.root:/
hadd Target file: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_t0.root
hadd compression setting for all output: 1
hadd Source file 1: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_j3_t0.root
hadd Source file 2: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_j4_t0.root
hadd Source file 3: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_j2_t0.root
hadd Source file 4: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_j1_t0.root
hadd Source file 5: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_j0_t0.root
hadd Target path: /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_1/alpha_t0.root:/

Processing /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_t0.root","e-_t0","/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/e-_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_Veto_bottom
BranchName[8] = Ed_LV_Veto_top
BranchName[9] = Ed_LV_Plastic_calo
BranchName[10] = Ed_LV_Silicon_Thin_0
BranchName[11] = Ed_LV_Silicon_Thin_1
BranchName[12] = Ed_LV_Silicon_Thin_2
BranchName[13] = Ed_LV_Silicon_Thin_3
BranchName[14] = Ed_LV_Silicon_Thin_4
BranchName[15] = Ed_LV_Silicon_Thick_0
BranchName[16] = Ed_LV_Silicon_Thick_1
BranchName[17] = Ed_LV_Silicon_Thick_2
BranchName[18] = Ed_LV_Silicon_Thick_3
BranchName[19] = Ed_LV_Silicon_Thick_4
gEd_LV_Veto_bottom = (Ed_LV_Veto_bottom)*(1 + wnorm0 * 0.2)
gEd_LV_Veto_top = (Ed_LV_Veto_top)*(1 + wnorm1 * 0.2)
gEd_LV_Plastic_calo = (Ed_LV_Plastic_calo)*(1 + wnorm2 * 0.2)
gEd_LV_Silicon_Thin_0 = (Ed_LV_Silicon_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_Silicon_Thin_1 = (Ed_LV_Silicon_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_Silicon_Thin_2 = (Ed_LV_Silicon_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_Silicon_Thin_3 = (Ed_LV_Silicon_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_Silicon_Thin_4 = (Ed_LV_Silicon_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_Silicon_Thick_0 = (Ed_LV_Silicon_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_Silicon_Thick_1 = (Ed_LV_Silicon_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_Silicon_Thick_2 = (Ed_LV_Silicon_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_Silicon_Thick_3 = (Ed_LV_Silicon_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_Silicon_Thick_4 = (Ed_LV_Silicon_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_Silicon_Thin_0)*(Ed_LV_Silicon_Thin_0 > 0.04)+(Ed_LV_Silicon_Thin_1)*(Ed_LV_Silicon_Thin_1 > 0.04)+(Ed_LV_Silicon_Thin_2)*(Ed_LV_Silicon_Thin_2 > 0.04)+(Ed_LV_Silicon_Thin_3)*(Ed_LV_Silicon_Thin_3 > 0.04)+(Ed_LV_Silicon_Thin_4)*(Ed_LV_Silicon_Thin_4 > 0.04))
TotThick = ((Ed_LV_Silicon_Thick_0)*(Ed_LV_Silicon_Thick_0 > 0.04)+(Ed_LV_Silicon_Thick_1)*(Ed_LV_Silicon_Thick_1 > 0.04)+(Ed_LV_Silicon_Thick_2)*(Ed_LV_Silicon_Thick_2 > 0.04)+(Ed_LV_Silicon_Thick_3)*(Ed_LV_Silicon_Thick_3 > 0.04)+(Ed_LV_Silicon_Thick_4)*(Ed_LV_Silicon_Thick_4 > 0.04))
gTotThin = ((gEd_LV_Silicon_Thin_0)*(gEd_LV_Silicon_Thin_0 > 0.04)+(gEd_LV_Silicon_Thin_1)*(gEd_LV_Silicon_Thin_1 > 0.04)+(gEd_LV_Silicon_Thin_2)*(gEd_LV_Silicon_Thin_2 > 0.04)+(gEd_LV_Silicon_Thin_3)*(gEd_LV_Silicon_Thin_3 > 0.04)+(gEd_LV_Silicon_Thin_4)*(gEd_LV_Silicon_Thin_4 > 0.04))
gTotThick = ((gEd_LV_Silicon_Thick_0)*(gEd_LV_Silicon_Thick_0 > 0.04)+(gEd_LV_Silicon_Thick_1)*(gEd_LV_Silicon_Thick_1 > 0.04)+(gEd_LV_Silicon_Thick_2)*(gEd_LV_Silicon_Thick_2 > 0.04)+(gEd_LV_Silicon_Thick_3)*(gEd_LV_Silicon_Thick_3 > 0.04)+(gEd_LV_Silicon_Thick_4)*(gEd_LV_Silicon_Thick_4 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04)) + 1*((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04)) + 1*((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04)) + 1*((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04)) + 1*((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))|| ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))|| ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))|| ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))|| ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
ConditionNoCalo = (Ed_LV_Plastic_calo < 0.1)
Particle e-_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	2.18251 	2.13956 104
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_t0.root","proton_t0","/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/proton_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_Veto_bottom
BranchName[8] = Ed_LV_Veto_top
BranchName[9] = Ed_LV_Plastic_calo
BranchName[10] = Ed_LV_Silicon_Thin_0
BranchName[11] = Ed_LV_Silicon_Thin_1
BranchName[12] = Ed_LV_Silicon_Thin_2
BranchName[13] = Ed_LV_Silicon_Thin_3
BranchName[14] = Ed_LV_Silicon_Thin_4
BranchName[15] = Ed_LV_Silicon_Thick_0
BranchName[16] = Ed_LV_Silicon_Thick_1
BranchName[17] = Ed_LV_Silicon_Thick_2
BranchName[18] = Ed_LV_Silicon_Thick_3
BranchName[19] = Ed_LV_Silicon_Thick_4
gEd_LV_Veto_bottom = (Ed_LV_Veto_bottom)*(1 + wnorm0 * 0.2)
gEd_LV_Veto_top = (Ed_LV_Veto_top)*(1 + wnorm1 * 0.2)
gEd_LV_Plastic_calo = (Ed_LV_Plastic_calo)*(1 + wnorm2 * 0.2)
gEd_LV_Silicon_Thin_0 = (Ed_LV_Silicon_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_Silicon_Thin_1 = (Ed_LV_Silicon_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_Silicon_Thin_2 = (Ed_LV_Silicon_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_Silicon_Thin_3 = (Ed_LV_Silicon_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_Silicon_Thin_4 = (Ed_LV_Silicon_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_Silicon_Thick_0 = (Ed_LV_Silicon_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_Silicon_Thick_1 = (Ed_LV_Silicon_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_Silicon_Thick_2 = (Ed_LV_Silicon_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_Silicon_Thick_3 = (Ed_LV_Silicon_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_Silicon_Thick_4 = (Ed_LV_Silicon_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_Silicon_Thin_0)*(Ed_LV_Silicon_Thin_0 > 0.04)+(Ed_LV_Silicon_Thin_1)*(Ed_LV_Silicon_Thin_1 > 0.04)+(Ed_LV_Silicon_Thin_2)*(Ed_LV_Silicon_Thin_2 > 0.04)+(Ed_LV_Silicon_Thin_3)*(Ed_LV_Silicon_Thin_3 > 0.04)+(Ed_LV_Silicon_Thin_4)*(Ed_LV_Silicon_Thin_4 > 0.04))
TotThick = ((Ed_LV_Silicon_Thick_0)*(Ed_LV_Silicon_Thick_0 > 0.04)+(Ed_LV_Silicon_Thick_1)*(Ed_LV_Silicon_Thick_1 > 0.04)+(Ed_LV_Silicon_Thick_2)*(Ed_LV_Silicon_Thick_2 > 0.04)+(Ed_LV_Silicon_Thick_3)*(Ed_LV_Silicon_Thick_3 > 0.04)+(Ed_LV_Silicon_Thick_4)*(Ed_LV_Silicon_Thick_4 > 0.04))
gTotThin = ((gEd_LV_Silicon_Thin_0)*(gEd_LV_Silicon_Thin_0 > 0.04)+(gEd_LV_Silicon_Thin_1)*(gEd_LV_Silicon_Thin_1 > 0.04)+(gEd_LV_Silicon_Thin_2)*(gEd_LV_Silicon_Thin_2 > 0.04)+(gEd_LV_Silicon_Thin_3)*(gEd_LV_Silicon_Thin_3 > 0.04)+(gEd_LV_Silicon_Thin_4)*(gEd_LV_Silicon_Thin_4 > 0.04))
gTotThick = ((gEd_LV_Silicon_Thick_0)*(gEd_LV_Silicon_Thick_0 > 0.04)+(gEd_LV_Silicon_Thick_1)*(gEd_LV_Silicon_Thick_1 > 0.04)+(gEd_LV_Silicon_Thick_2)*(gEd_LV_Silicon_Thick_2 > 0.04)+(gEd_LV_Silicon_Thick_3)*(gEd_LV_Silicon_Thick_3 > 0.04)+(gEd_LV_Silicon_Thick_4)*(gEd_LV_Silicon_Thick_4 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04)) + 1*((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04)) + 1*((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04)) + 1*((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04)) + 1*((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))|| ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))|| ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))|| ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))|| ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
ConditionNoCalo = (Ed_LV_Plastic_calo < 0.1)
Particle proton_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	1.92272 	1.95823 597
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/SetAliases.C("/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_t0.root","alpha_t0","/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2",0.04,0.04,0.1)...
Setting aliases for /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/alpha_t0.root
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_Veto_bottom
BranchName[8] = Ed_LV_Veto_top
BranchName[9] = Ed_LV_Plastic_calo
BranchName[10] = Ed_LV_Silicon_Thin_0
BranchName[11] = Ed_LV_Silicon_Thin_1
BranchName[12] = Ed_LV_Silicon_Thin_2
BranchName[13] = Ed_LV_Silicon_Thin_3
BranchName[14] = Ed_LV_Silicon_Thin_4
BranchName[15] = Ed_LV_Silicon_Thick_0
BranchName[16] = Ed_LV_Silicon_Thick_1
BranchName[17] = Ed_LV_Silicon_Thick_2
BranchName[18] = Ed_LV_Silicon_Thick_3
BranchName[19] = Ed_LV_Silicon_Thick_4
gEd_LV_Veto_bottom = (Ed_LV_Veto_bottom)*(1 + wnorm0 * 0.2)
gEd_LV_Veto_top = (Ed_LV_Veto_top)*(1 + wnorm1 * 0.2)
gEd_LV_Plastic_calo = (Ed_LV_Plastic_calo)*(1 + wnorm2 * 0.2)
gEd_LV_Silicon_Thin_0 = (Ed_LV_Silicon_Thin_0)*(1 + wnorm3 * 0.01)
gEd_LV_Silicon_Thin_1 = (Ed_LV_Silicon_Thin_1)*(1 + wnorm4 * 0.01)
gEd_LV_Silicon_Thin_2 = (Ed_LV_Silicon_Thin_2)*(1 + wnorm5 * 0.01)
gEd_LV_Silicon_Thin_3 = (Ed_LV_Silicon_Thin_3)*(1 + wnorm6 * 0.01)
gEd_LV_Silicon_Thin_4 = (Ed_LV_Silicon_Thin_4)*(1 + wnorm7 * 0.01)
gEd_LV_Silicon_Thick_0 = (Ed_LV_Silicon_Thick_0)*(1 + wnorm8 * 0.01)
gEd_LV_Silicon_Thick_1 = (Ed_LV_Silicon_Thick_1)*(1 + wnorm9 * 0.01)
gEd_LV_Silicon_Thick_2 = (Ed_LV_Silicon_Thick_2)*(1 + wnorm10 * 0.01)
gEd_LV_Silicon_Thick_3 = (Ed_LV_Silicon_Thick_3)*(1 + wnorm11 * 0.01)
gEd_LV_Silicon_Thick_4 = (Ed_LV_Silicon_Thick_4)*(1 + wnorm12 * 0.01)
TotThin = ((Ed_LV_Silicon_Thin_0)*(Ed_LV_Silicon_Thin_0 > 0.04)+(Ed_LV_Silicon_Thin_1)*(Ed_LV_Silicon_Thin_1 > 0.04)+(Ed_LV_Silicon_Thin_2)*(Ed_LV_Silicon_Thin_2 > 0.04)+(Ed_LV_Silicon_Thin_3)*(Ed_LV_Silicon_Thin_3 > 0.04)+(Ed_LV_Silicon_Thin_4)*(Ed_LV_Silicon_Thin_4 > 0.04))
TotThick = ((Ed_LV_Silicon_Thick_0)*(Ed_LV_Silicon_Thick_0 > 0.04)+(Ed_LV_Silicon_Thick_1)*(Ed_LV_Silicon_Thick_1 > 0.04)+(Ed_LV_Silicon_Thick_2)*(Ed_LV_Silicon_Thick_2 > 0.04)+(Ed_LV_Silicon_Thick_3)*(Ed_LV_Silicon_Thick_3 > 0.04)+(Ed_LV_Silicon_Thick_4)*(Ed_LV_Silicon_Thick_4 > 0.04))
gTotThin = ((gEd_LV_Silicon_Thin_0)*(gEd_LV_Silicon_Thin_0 > 0.04)+(gEd_LV_Silicon_Thin_1)*(gEd_LV_Silicon_Thin_1 > 0.04)+(gEd_LV_Silicon_Thin_2)*(gEd_LV_Silicon_Thin_2 > 0.04)+(gEd_LV_Silicon_Thin_3)*(gEd_LV_Silicon_Thin_3 > 0.04)+(gEd_LV_Silicon_Thin_4)*(gEd_LV_Silicon_Thin_4 > 0.04))
gTotThick = ((gEd_LV_Silicon_Thick_0)*(gEd_LV_Silicon_Thick_0 > 0.04)+(gEd_LV_Silicon_Thick_1)*(gEd_LV_Silicon_Thick_1 > 0.04)+(gEd_LV_Silicon_Thick_2)*(gEd_LV_Silicon_Thick_2 > 0.04)+(gEd_LV_Silicon_Thick_3)*(gEd_LV_Silicon_Thick_3 > 0.04)+(gEd_LV_Silicon_Thick_4)*(gEd_LV_Silicon_Thick_4 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))
ConditionDrilledVeto = (Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1)
ConditionGoodEvents = ((1*((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04)) + 1*((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04)) + 1*((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04)) + 1*((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04)) + 1*((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) < 2.0) && (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))|| ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))|| ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))|| ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))|| ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionGoodEventsSinglePair[0] = (((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionGoodEventsSinglePair[1] = (((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionGoodEventsSinglePair[2] = (((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionGoodEventsSinglePair[3] = (((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionGoodEventsSinglePair[4] = (((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))) && ((Ed_LV_Veto_bottom < 0.1) && (Ed_LV_Veto_top < 0.1))
ConditionNoCalo = (Ed_LV_Plastic_calo < 0.1)
Particle alpha_t0
Copy No 	 Std X 	 Std Y 	 # Events 
0 	2.0896 	1.98782 449
1 	0 	0 0
2 	0 	0 0
3 	0 	0 0
4 	0 	0 0

Processing /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/ROOT/PID.C(3,"/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/FileNames.txt","/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/DST/GDML_file_2/EnergyGen.txt","/.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2",0.08,500.0,0.04,0.04,0.1)...
FileNames[0] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/e-_t0_alias.root
FileNames_noExt[0] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/e-_t0_alias.root
FileNames_noExt[0] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/e-_t0_alias
FileNames[1] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/proton_t0_alias.root
FileNames_noExt[1] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/proton_t0_alias.root
FileNames_noExt[1] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/proton_t0_alias
FileNames[2] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/alpha_t0_alias.root
FileNames_noExt[2] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/alpha_t0_alias.root
FileNames_noExt[2] = /.autofs/data1/home/rnicolai/LEM_GDML_upgrade/Output_Geant4Simulation_20230804_test/Analysis_output/GDML_file_2/alpha_t0_alias
NumberBranches = 20
BranchName[0] = RandEnergy
BranchName[1] = Xgen
BranchName[2] = Ygen
BranchName[3] = Zgen
BranchName[4] = pDirX
BranchName[5] = pDirY
BranchName[6] = pDirZ
BranchName[7] = Ed_LV_Veto_bottom
BranchName[8] = Ed_LV_Veto_top
BranchName[9] = Ed_LV_Plastic_calo
BranchName[10] = Ed_LV_Silicon_Thin_0
BranchName[11] = Ed_LV_Silicon_Thin_1
BranchName[12] = Ed_LV_Silicon_Thin_2
BranchName[13] = Ed_LV_Silicon_Thin_3
BranchName[14] = Ed_LV_Silicon_Thin_4
BranchName[15] = Ed_LV_Silicon_Thick_0
BranchName[16] = Ed_LV_Silicon_Thick_1
BranchName[17] = Ed_LV_Silicon_Thick_2
BranchName[18] = Ed_LV_Silicon_Thick_3
BranchName[19] = Ed_LV_Silicon_Thick_4
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
ConditionPairSilicon[0] = ((Ed_LV_Silicon_Thin_0 > 0.04) && (Ed_LV_Silicon_Thick_0 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
ConditionPairSilicon[1] = ((Ed_LV_Silicon_Thin_1 > 0.04) && (Ed_LV_Silicon_Thick_1 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
ConditionPairSilicon[2] = ((Ed_LV_Silicon_Thin_2 > 0.04) && (Ed_LV_Silicon_Thick_2 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
ConditionPairSilicon[3] = ((Ed_LV_Silicon_Thin_3 > 0.04) && (Ed_LV_Silicon_Thick_3 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
ConditionPairSilicon[4] = ((Ed_LV_Silicon_Thin_4 > 0.04) && (Ed_LV_Silicon_Thick_4 > 0.04))
Defining good events for pairEd_LV_Silicon_Thin_0 & Ed_LV_Silicon_Thick_0
Defining good events for pairEd_LV_Silicon_Thin_1 & Ed_LV_Silicon_Thick_1
Defining good events for pairEd_LV_Silicon_Thin_2 & Ed_LV_Silicon_Thick_2
Defining good events for pairEd_LV_Silicon_Thin_3 & Ed_LV_Silicon_Thick_3
Defining good events for pairEd_LV_Silicon_Thin_4 & Ed_LV_Silicon_Thick_4
Plotting Single PID
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
########################
