C:/Users/Jay/Documents/School/ece552_spring/phase1/memory.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory1c

Top level modules:
	memory1c

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/fetch.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/fetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/D-Flip-Flop.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/D-Flip-Flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module execute

Top level modules:
	execute

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/memoryaccess.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/memoryaccess.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memoryaccess

Top level modules:
	memoryaccess

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/writeback.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/writeback.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module writeback

Top level modules:
	writeback

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/sample_adder_testbench.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/sample_adder_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module t_adder4b

Top level modules:
	t_adder4b

} {} {}} C:/Users/Jay/Documents/School/ece552_spring/phase1/adder4bit+tb.v {1 {vlog -work work -stats=none C:/Users/Jay/Documents/School/ece552_spring/phase1/adder4bit+tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder_1bit
-- Compiling module adder_4bit
-- Compiling module adder_tb

Top level modules:
	adder_tb

} {} {}}
