# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors.  Please refer to the
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 18:29:59  January 19, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY top_entity
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:29:59  JANUARY 19, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation

set_location_assignment PIN_N2 -to I_CLK_50MHZ
set_location_assignment PIN_G26 -to I_SYSTEM_RST_N

set_location_assignment PIN_AE4 -to OUT_DATA_ADR[0]
set_location_assignment PIN_AF4 -to OUT_DATA_ADR[1]
set_location_assignment PIN_AC5 -to OUT_DATA_ADR[2]
set_location_assignment PIN_AC6 -to OUT_DATA_ADR[3]
set_location_assignment PIN_AD4 -to OUT_DATA_ADR[4]
set_location_assignment PIN_AD5 -to OUT_DATA_ADR[5]
set_location_assignment PIN_AE5 -to OUT_DATA_ADR[6]
set_location_assignment PIN_AF5 -to OUT_DATA_ADR[7]
set_location_assignment PIN_AD6 -to OUT_DATA_ADR[8]
set_location_assignment PIN_AD7 -to OUT_DATA_ADR[9]
set_location_assignment PIN_V10 -to OUT_DATA_ADR[10]
set_location_assignment PIN_V9 -to OUT_DATA_ADR[11]
set_location_assignment PIN_AC7 -to OUT_DATA_ADR[12]
set_location_assignment PIN_W8 -to OUT_DATA_ADR[13]
set_location_assignment PIN_W10 -to OUT_DATA_ADR[14]
set_location_assignment PIN_Y10 -to OUT_DATA_ADR[15]
set_location_assignment PIN_AB8 -to OUT_DATA_ADR[16]
set_location_assignment PIN_AC8 -to OUT_DATA_ADR[17]

set_location_assignment PIN_AF10 -to O_HEX_N[0]
set_location_assignment PIN_AB12 -to O_HEX_N[1]
set_location_assignment PIN_AC12 -to O_HEX_N[2]
set_location_assignment PIN_AD11 -to O_HEX_N[3]
set_location_assignment PIN_AE11 -to O_HEX_N[4]
set_location_assignment PIN_V14 -to O_HEX_N[5]
set_location_assignment PIN_V13 -to O_HEX_N[6]

set_location_assignment PIN_V20 -to O_HEX_N[7]
set_location_assignment PIN_V21 -to O_HEX_N[8]
set_location_assignment PIN_W21 -to O_HEX_N[9]
set_location_assignment PIN_Y22 -to O_HEX_N[10]
set_location_assignment PIN_AA24 -to O_HEX_N[11]
set_location_assignment PIN_AA23 -to O_HEX_N[12]
set_location_assignment PIN_AB24 -to O_HEX_N[13]

set_location_assignment PIN_AB23 -to O_HEX_N[14]
set_location_assignment PIN_V22 -to O_HEX_N[15]
set_location_assignment PIN_AC25 -to O_HEX_N[16]
set_location_assignment PIN_AC26 -to O_HEX_N[17]
set_location_assignment PIN_AB26 -to O_HEX_N[18]
set_location_assignment PIN_AB25 -to O_HEX_N[19]
set_location_assignment PIN_Y24 -to O_HEX_N[20]

set_location_assignment PIN_Y23 -to O_HEX_N[21]
set_location_assignment PIN_AA25 -to O_HEX_N[22]
set_location_assignment PIN_AA26 -to O_HEX_N[23]
set_location_assignment PIN_Y26 -to O_HEX_N[24]
set_location_assignment PIN_Y25 -to O_HEX_N[25]
set_location_assignment PIN_U22 -to O_HEX_N[26]
set_location_assignment PIN_W24 -to O_HEX_N[27]

set_location_assignment PIN_U9 -to O_DATA_ADDR[0]
set_location_assignment PIN_U1 -to O_DATA_ADDR[1]
set_location_assignment PIN_U2 -to O_DATA_ADDR[2]
set_location_assignment PIN_T4 -to O_DATA_ADDR[3]
set_location_assignment PIN_R7 -to O_DATA_ADDR[4]
set_location_assignment PIN_R6 -to O_DATA_ADDR[5]
set_location_assignment PIN_T3 -to O_DATA_ADDR[6]

set_location_assignment PIN_T2 -to O_DATA_ADDR[7]
set_location_assignment PIN_P6 -to O_DATA_ADDR[8]
set_location_assignment PIN_P7 -to O_DATA_ADDR[9]
set_location_assignment PIN_T9 -to O_DATA_ADDR[10]
set_location_assignment PIN_R5 -to O_DATA_ADDR[11]
set_location_assignment PIN_R4 -to O_DATA_ADDR[12]
set_location_assignment PIN_R3 -to O_DATA_ADDR[13]

set_location_assignment PIN_AD8 -to DIO[0]
set_location_assignment PIN_AE6 -to DIO[1]
set_location_assignment PIN_AF6 -to DIO[2]
set_location_assignment PIN_AA9 -to DIO[3]
set_location_assignment PIN_AA10 -to DIO[4]
set_location_assignment PIN_AB10 -to DIO[5]
set_location_assignment PIN_AA11 -to DIO[6]
set_location_assignment PIN_Y11 -to DIO[7]
set_location_assignment PIN_AE7 -to DIO[8]
set_location_assignment PIN_AF7 -to DIO[9]
set_location_assignment PIN_AE8 -to DIO[10]
set_location_assignment PIN_AF8 -to DIO[11]
set_location_assignment PIN_W11 -to DIO[12]
set_location_assignment PIN_W12 -to DIO[13]
set_location_assignment PIN_AC9 -to DIO[14]
set_location_assignment PIN_AC10 -to DIO[15]

set_location_assignment PIN_AD10 -to OE
set_location_assignment PIN_AE10 -to WE
set_location_assignment PIN_AC11 -to CE_N

set_location_assignment PIN_AF9 -to UB
set_location_assignment PIN_AE9 -to LB

set_global_assignment -name VHDL_FILE quad_hex_driver.vhd
set_global_assignment -name VHDL_FILE key_counter.vhd
set_global_assignment -name VHDL_FILE hex_keypad_driver.vhd
set_global_assignment -name VHDL_FILE top_entity.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top