verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_audio_formatter_0_0/sim/design_1_audio_formatter_0_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_i2s_transmitter_0_0/sim/design_1_i2s_transmitter_0_0.sv" \
"../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../SimpleMixer_New.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_2_0/sim/design_1_xlconcat_2_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_8/sim/design_1_auto_pc_8.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_6/sim/design_1_auto_pc_6.v" \
"../../../bd/design_1/ip/design_1_auto_ds_6/sim/design_1_auto_ds_6.v" \
"../../../bd/design_1/ip/design_1_auto_pc_7/sim/design_1_auto_pc_7.v" \

verilog xil_defaultlib "glbl.v"

nosort
