// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "02/23/2022 02:36:28"

// 
// Device: Altera EP2AGX45DF29I5 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module uart_control_system (
	clock,
	rstn,
	mem_write_addr,
	mem_write_data,
	mem_write_enable,
	mem_read_data,
	mem_read_addr,
	mem_read_enable,
	transmission_done,
	message_received);
input 	clock;
input 	rstn;
output 	[3:0] mem_write_addr;
output 	[7:0] mem_write_data;
output 	mem_write_enable;
input 	[7:0] mem_read_data;
output 	[3:0] mem_read_addr;
output 	mem_read_enable;
output 	transmission_done;
output 	message_received;

// Design Ports Information
// mem_write_addr[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_addr[1]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_addr[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_addr[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[1]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[3]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_data[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write_enable	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_addr[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_addr[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_addr[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_addr[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_enable	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// transmission_done	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_received	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mem_write_addr[0]~output_o ;
wire \mem_write_addr[1]~output_o ;
wire \mem_write_addr[2]~output_o ;
wire \mem_write_addr[3]~output_o ;
wire \mem_write_data[0]~output_o ;
wire \mem_write_data[1]~output_o ;
wire \mem_write_data[2]~output_o ;
wire \mem_write_data[3]~output_o ;
wire \mem_write_data[4]~output_o ;
wire \mem_write_data[5]~output_o ;
wire \mem_write_data[6]~output_o ;
wire \mem_write_data[7]~output_o ;
wire \mem_write_enable~output_o ;
wire \mem_read_addr[0]~output_o ;
wire \mem_read_addr[1]~output_o ;
wire \mem_read_addr[2]~output_o ;
wire \mem_read_addr[3]~output_o ;
wire \mem_read_enable~output_o ;
wire \transmission_done~output_o ;
wire \message_received~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \rstn~input_o ;
wire \uart_top_inst|uart_rx_inst|state~33_combout ;
wire \uart_top_inst|uart_rx_inst|count~3_combout ;
wire \uart_top_inst|uart_rx_inst|Add0~0_combout ;
wire \uart_top_inst|uart_rx_inst|count~1_combout ;
wire \uart_top_inst|uart_tx_inst|count~2_combout ;
wire \uart_top_inst|uart_tx_inst|tx~2_combout ;
wire \uart_top_inst|uart_tx_inst|count~3_combout ;
wire \uart_top_inst|uart_tx_inst|count~1_combout ;
wire \uart_top_inst|uart_tx_inst|count~0_combout ;
wire \uart_top_inst|uart_tx_inst|Equal1~0_combout ;
wire \uart_top_inst|uart_tx_inst|Selector6~0_combout ;
wire \uart_top_inst|uart_tx_inst|done~q ;
wire \tx_control_fsm|state~10_combout ;
wire \tx_control_fsm|state.TRANSMIT~q ;
wire \tx_control_fsm|Selector16~0_combout ;
wire \tx_control_fsm|state.WAIT~q ;
wire \tx_control_fsm|Add0~1_sumout ;
wire \tx_control_fsm|Selector48~0_combout ;
wire \tx_control_fsm|Add0~2 ;
wire \tx_control_fsm|Add0~5_sumout ;
wire \tx_control_fsm|Selector47~0_combout ;
wire \tx_control_fsm|Add0~6 ;
wire \tx_control_fsm|Add0~9_sumout ;
wire \tx_control_fsm|Selector46~0_combout ;
wire \tx_control_fsm|Add0~10 ;
wire \tx_control_fsm|Add0~13_sumout ;
wire \tx_control_fsm|Selector45~0_combout ;
wire \tx_control_fsm|Add0~14 ;
wire \tx_control_fsm|Add0~17_sumout ;
wire \tx_control_fsm|Selector44~0_combout ;
wire \tx_control_fsm|Add0~18 ;
wire \tx_control_fsm|Add0~21_sumout ;
wire \tx_control_fsm|Selector43~0_combout ;
wire \tx_control_fsm|Add0~22 ;
wire \tx_control_fsm|Add0~25_sumout ;
wire \tx_control_fsm|Selector42~0_combout ;
wire \tx_control_fsm|Add0~26 ;
wire \tx_control_fsm|Add0~29_sumout ;
wire \tx_control_fsm|Selector41~0_combout ;
wire \tx_control_fsm|Add0~30 ;
wire \tx_control_fsm|Add0~33_sumout ;
wire \tx_control_fsm|Selector40~0_combout ;
wire \tx_control_fsm|Add0~34 ;
wire \tx_control_fsm|Add0~37_sumout ;
wire \tx_control_fsm|Selector39~0_combout ;
wire \tx_control_fsm|Add0~38 ;
wire \tx_control_fsm|Add0~41_sumout ;
wire \tx_control_fsm|Selector38~0_combout ;
wire \tx_control_fsm|Add0~42 ;
wire \tx_control_fsm|Add0~45_sumout ;
wire \tx_control_fsm|Selector37~0_combout ;
wire \tx_control_fsm|Add0~46 ;
wire \tx_control_fsm|Add0~49_sumout ;
wire \tx_control_fsm|Selector36~0_combout ;
wire \tx_control_fsm|Add0~50 ;
wire \tx_control_fsm|Add0~53_sumout ;
wire \tx_control_fsm|Selector35~0_combout ;
wire \tx_control_fsm|Add0~54 ;
wire \tx_control_fsm|Add0~57_sumout ;
wire \tx_control_fsm|Selector34~0_combout ;
wire \tx_control_fsm|Add0~58 ;
wire \tx_control_fsm|Add0~61_sumout ;
wire \tx_control_fsm|Selector33~0_combout ;
wire \tx_control_fsm|Add0~62 ;
wire \tx_control_fsm|Add0~65_sumout ;
wire \tx_control_fsm|Selector32~0_combout ;
wire \tx_control_fsm|Add0~66 ;
wire \tx_control_fsm|Add0~69_sumout ;
wire \tx_control_fsm|Selector31~0_combout ;
wire \tx_control_fsm|Add0~70 ;
wire \tx_control_fsm|Add0~73_sumout ;
wire \tx_control_fsm|Selector30~0_combout ;
wire \tx_control_fsm|Add0~74 ;
wire \tx_control_fsm|Add0~77_sumout ;
wire \tx_control_fsm|Selector29~0_combout ;
wire \tx_control_fsm|Add0~78 ;
wire \tx_control_fsm|Add0~81_sumout ;
wire \tx_control_fsm|Selector28~0_combout ;
wire \tx_control_fsm|Add0~82 ;
wire \tx_control_fsm|Add0~85_sumout ;
wire \tx_control_fsm|Selector27~0_combout ;
wire \tx_control_fsm|Add0~86 ;
wire \tx_control_fsm|Add0~89_sumout ;
wire \tx_control_fsm|Selector26~0_combout ;
wire \tx_control_fsm|Add0~90 ;
wire \tx_control_fsm|Add0~93_sumout ;
wire \tx_control_fsm|Selector25~0_combout ;
wire \tx_control_fsm|Add0~94 ;
wire \tx_control_fsm|Add0~97_sumout ;
wire \tx_control_fsm|Selector24~0_combout ;
wire \tx_control_fsm|Add0~98 ;
wire \tx_control_fsm|Add0~101_sumout ;
wire \tx_control_fsm|Selector23~0_combout ;
wire \tx_control_fsm|Add0~102 ;
wire \tx_control_fsm|Add0~105_sumout ;
wire \tx_control_fsm|Selector22~0_combout ;
wire \tx_control_fsm|Add0~106 ;
wire \tx_control_fsm|Add0~109_sumout ;
wire \tx_control_fsm|Selector21~0_combout ;
wire \tx_control_fsm|Add0~110 ;
wire \tx_control_fsm|Add0~113_sumout ;
wire \tx_control_fsm|Selector20~0_combout ;
wire \tx_control_fsm|Add0~114 ;
wire \tx_control_fsm|Add0~117_sumout ;
wire \tx_control_fsm|Selector19~0_combout ;
wire \tx_control_fsm|Add0~118 ;
wire \tx_control_fsm|Add0~121_sumout ;
wire \tx_control_fsm|Selector18~0_combout ;
wire \tx_control_fsm|Add0~122 ;
wire \tx_control_fsm|Add0~125_sumout ;
wire \tx_control_fsm|Selector17~0_combout ;
wire \tx_control_fsm|LessThan0~0_combout ;
wire \tx_control_fsm|LessThan0~4_combout ;
wire \tx_control_fsm|LessThan0~3_combout ;
wire \tx_control_fsm|LessThan0~1_combout ;
wire \tx_control_fsm|LessThan0~2_combout ;
wire \tx_control_fsm|LessThan0~5_combout ;
wire \tx_control_fsm|state~9_combout ;
wire \tx_control_fsm|state.IDLE~q ;
wire \tx_control_fsm|Selector15~0_combout ;
wire \tx_control_fsm|state.READ~q ;
wire \tx_control_fsm|state~11_combout ;
wire \tx_control_fsm|state.DELAY~q ;
wire \tx_control_fsm|Selector14~0_combout ;
wire \tx_control_fsm|uart_tx_start~q ;
wire \uart_top_inst|uart_tx_inst|Selector11~0_combout ;
wire \uart_top_inst|uart_tx_inst|state.TX_START_BIT~q ;
wire \uart_top_inst|uart_tx_inst|Selector9~0_combout ;
wire \uart_top_inst|uart_tx_inst|Selector8~0_combout ;
wire \uart_top_inst|uart_tx_inst|Selector7~0_combout ;
wire \uart_top_inst|uart_tx_inst|Selector12~0_combout ;
wire \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ;
wire \uart_top_inst|uart_tx_inst|Selector13~0_combout ;
wire \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ;
wire \uart_top_inst|uart_tx_inst|state~9_combout ;
wire \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ;
wire \uart_top_inst|uart_tx_inst|state~10_combout ;
wire \uart_top_inst|uart_tx_inst|state.TX_IDLE~q ;
wire \uart_top_inst|uart_tx_inst|tx~0_combout ;
wire \mem_read_data[7]~input_o ;
wire \tx_control_fsm|uart_tx_data[3]~0_combout ;
wire \tx_control_fsm|uart_tx_data[3]~1_combout ;
wire \mem_read_data[6]~input_o ;
wire \mem_read_data[5]~input_o ;
wire \mem_read_data[3]~input_o ;
wire \mem_read_data[2]~input_o ;
wire \mem_read_data[1]~input_o ;
wire \mem_read_data[0]~input_o ;
wire \uart_top_inst|uart_tx_inst|Mux0~0_combout ;
wire \mem_read_data[4]~input_o ;
wire \uart_top_inst|uart_tx_inst|Mux0~4_combout ;
wire \uart_top_inst|uart_tx_inst|tx~1_combout ;
wire \uart_top_inst|uart_tx_inst|tx~reg0_q ;
wire \uart_top_inst|uart_rx_inst|always0~0_combout ;
wire \uart_top_inst|uart_rx_inst|count~2_combout ;
wire \uart_top_inst|uart_rx_inst|state~29_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ;
wire \uart_top_inst|uart_rx_inst|state~34_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q ;
wire \uart_top_inst|uart_rx_inst|state~35_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ;
wire \uart_top_inst|uart_rx_inst|state~36_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q ;
wire \uart_top_inst|uart_rx_inst|state~28_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ;
wire \uart_top_inst|uart_rx_inst|state~37_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_IDLE~q ;
wire \uart_top_inst|uart_rx_inst|Selector14~1_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ;
wire \uart_top_inst|uart_rx_inst|Equal1~1_combout ;
wire \uart_top_inst|uart_rx_inst|count~0_combout ;
wire \uart_top_inst|uart_rx_inst|Equal1~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector15~0_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ;
wire \uart_top_inst|uart_rx_inst|state~30_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ;
wire \uart_top_inst|uart_rx_inst|state~31_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ;
wire \uart_top_inst|uart_rx_inst|state~32_combout ;
wire \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ;
wire \uart_top_inst|uart_rx_inst|Selector0~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector14~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector0~1_combout ;
wire \uart_top_inst|uart_rx_inst|Selector0~2_combout ;
wire \uart_top_inst|uart_rx_inst|done~q ;
wire \rx_control_fsm|Add0~1_sumout ;
wire \rx_control_fsm|Selector45~0_combout ;
wire \rx_control_fsm|Add0~2 ;
wire \rx_control_fsm|Add0~5_sumout ;
wire \rx_control_fsm|Selector44~0_combout ;
wire \rx_control_fsm|Add0~6 ;
wire \rx_control_fsm|Add0~9_sumout ;
wire \rx_control_fsm|Selector43~0_combout ;
wire \rx_control_fsm|Add0~10 ;
wire \rx_control_fsm|Add0~13_sumout ;
wire \rx_control_fsm|Selector42~0_combout ;
wire \rx_control_fsm|Add0~14 ;
wire \rx_control_fsm|Add0~17_sumout ;
wire \rx_control_fsm|Selector41~0_combout ;
wire \rx_control_fsm|Add0~18 ;
wire \rx_control_fsm|Add0~21_sumout ;
wire \rx_control_fsm|Selector40~0_combout ;
wire \rx_control_fsm|Add0~22 ;
wire \rx_control_fsm|Add0~25_sumout ;
wire \rx_control_fsm|Selector39~0_combout ;
wire \rx_control_fsm|Add0~26 ;
wire \rx_control_fsm|Add0~29_sumout ;
wire \rx_control_fsm|Selector38~0_combout ;
wire \rx_control_fsm|Add0~30 ;
wire \rx_control_fsm|Add0~33_sumout ;
wire \rx_control_fsm|Selector37~0_combout ;
wire \rx_control_fsm|Add0~34 ;
wire \rx_control_fsm|Add0~37_sumout ;
wire \rx_control_fsm|Selector36~0_combout ;
wire \rx_control_fsm|Add0~38 ;
wire \rx_control_fsm|Add0~41_sumout ;
wire \rx_control_fsm|Selector35~0_combout ;
wire \rx_control_fsm|Add0~42 ;
wire \rx_control_fsm|Add0~45_sumout ;
wire \rx_control_fsm|Selector34~0_combout ;
wire \rx_control_fsm|Add0~46 ;
wire \rx_control_fsm|Add0~49_sumout ;
wire \rx_control_fsm|Selector33~0_combout ;
wire \rx_control_fsm|Add0~50 ;
wire \rx_control_fsm|Add0~53_sumout ;
wire \rx_control_fsm|Selector32~0_combout ;
wire \rx_control_fsm|Add0~54 ;
wire \rx_control_fsm|Add0~57_sumout ;
wire \rx_control_fsm|Selector31~0_combout ;
wire \rx_control_fsm|Add0~58 ;
wire \rx_control_fsm|Add0~61_sumout ;
wire \rx_control_fsm|Selector30~0_combout ;
wire \rx_control_fsm|Add0~62 ;
wire \rx_control_fsm|Add0~65_sumout ;
wire \rx_control_fsm|Selector29~0_combout ;
wire \rx_control_fsm|Add0~66 ;
wire \rx_control_fsm|Add0~69_sumout ;
wire \rx_control_fsm|Selector28~0_combout ;
wire \rx_control_fsm|Add0~70 ;
wire \rx_control_fsm|Add0~73_sumout ;
wire \rx_control_fsm|Selector27~0_combout ;
wire \rx_control_fsm|Add0~74 ;
wire \rx_control_fsm|Add0~77_sumout ;
wire \rx_control_fsm|Selector26~0_combout ;
wire \rx_control_fsm|Add0~78 ;
wire \rx_control_fsm|Add0~81_sumout ;
wire \rx_control_fsm|Selector25~0_combout ;
wire \rx_control_fsm|Add0~82 ;
wire \rx_control_fsm|Add0~85_sumout ;
wire \rx_control_fsm|Selector24~0_combout ;
wire \rx_control_fsm|Add0~86 ;
wire \rx_control_fsm|Add0~89_sumout ;
wire \rx_control_fsm|Selector23~0_combout ;
wire \rx_control_fsm|LessThan0~1_combout ;
wire \rx_control_fsm|Add0~90 ;
wire \rx_control_fsm|Add0~93_sumout ;
wire \rx_control_fsm|Selector22~0_combout ;
wire \rx_control_fsm|Add0~94 ;
wire \rx_control_fsm|Add0~97_sumout ;
wire \rx_control_fsm|Selector21~0_combout ;
wire \rx_control_fsm|Add0~98 ;
wire \rx_control_fsm|Add0~101_sumout ;
wire \rx_control_fsm|Selector20~0_combout ;
wire \rx_control_fsm|Add0~102 ;
wire \rx_control_fsm|Add0~105_sumout ;
wire \rx_control_fsm|Selector19~0_combout ;
wire \rx_control_fsm|Add0~106 ;
wire \rx_control_fsm|Add0~109_sumout ;
wire \rx_control_fsm|Selector18~0_combout ;
wire \rx_control_fsm|Add0~110 ;
wire \rx_control_fsm|Add0~113_sumout ;
wire \rx_control_fsm|Selector17~0_combout ;
wire \rx_control_fsm|Add0~114 ;
wire \rx_control_fsm|Add0~117_sumout ;
wire \rx_control_fsm|Selector16~0_combout ;
wire \rx_control_fsm|Add0~118 ;
wire \rx_control_fsm|Add0~121_sumout ;
wire \rx_control_fsm|Selector15~0_combout ;
wire \rx_control_fsm|Add0~122 ;
wire \rx_control_fsm|Add0~125_sumout ;
wire \rx_control_fsm|Selector14~0_combout ;
wire \rx_control_fsm|LessThan0~3_combout ;
wire \rx_control_fsm|LessThan0~4_combout ;
wire \rx_control_fsm|LessThan0~2_combout ;
wire \rx_control_fsm|LessThan0~0_combout ;
wire \rx_control_fsm|LessThan0~5_combout ;
wire \rx_control_fsm|state~6_combout ;
wire \rx_control_fsm|state.WAIT~q ;
wire \rx_control_fsm|state~5_combout ;
wire \rx_control_fsm|state.WRITE~q ;
wire \rx_control_fsm|Selector3~0_combout ;
wire \rx_control_fsm|Selector2~0_combout ;
wire \rx_control_fsm|Selector1~0_combout ;
wire \rx_control_fsm|Selector0~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector12~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector12~1_combout ;
wire \rx_control_fsm|received_data[0]~0_combout ;
wire \rx_control_fsm|Selector11~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector11~0_combout ;
wire \rx_control_fsm|Selector10~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector10~0_combout ;
wire \rx_control_fsm|Selector9~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector9~0_combout ;
wire \rx_control_fsm|Selector8~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector8~0_combout ;
wire \rx_control_fsm|Selector7~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector7~0_combout ;
wire \rx_control_fsm|Selector6~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector6~0_combout ;
wire \rx_control_fsm|Selector5~0_combout ;
wire \uart_top_inst|uart_rx_inst|Selector5~0_combout ;
wire \rx_control_fsm|Selector4~0_combout ;
wire \rx_control_fsm|Selector12~0_combout ;
wire \rx_control_fsm|mem_write_enable~q ;
wire \tx_control_fsm|Selector3~0_combout ;
wire \tx_control_fsm|Selector2~0_combout ;
wire \tx_control_fsm|Selector1~0_combout ;
wire \tx_control_fsm|Selector0~0_combout ;
wire \tx_control_fsm|Selector4~0_combout ;
wire \tx_control_fsm|mem_read_enable~q ;
wire \tx_control_fsm|Selector5~0_combout ;
wire \tx_control_fsm|transmission_done~q ;
wire \rx_control_fsm|Selector13~0_combout ;
wire \rx_control_fsm|message_received~q ;
wire [3:0] \rx_control_fsm|mem_write_addr ;
wire [7:0] \rx_control_fsm|mem_write_data ;
wire [3:0] \tx_control_fsm|mem_read_addr ;
wire [31:0] \rx_control_fsm|j ;
wire [2:0] \uart_top_inst|uart_tx_inst|bit_index ;
wire [7:0] \uart_top_inst|uart_rx_inst|dout ;
wire [31:0] \tx_control_fsm|j ;
wire [7:0] \tx_control_fsm|uart_tx_data ;
wire [7:0] \rx_control_fsm|received_data ;
wire [3:0] \uart_top_inst|uart_rx_inst|count ;
wire [3:0] \uart_top_inst|uart_tx_inst|count ;


// Location: IOOBUF_X33_Y56_N5
arriaii_io_obuf \mem_write_addr[0]~output (
	.i(\rx_control_fsm|mem_write_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_addr[0]~output .bus_hold = "false";
defparam \mem_write_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y56_N36
arriaii_io_obuf \mem_write_addr[1]~output (
	.i(\rx_control_fsm|mem_write_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_addr[1]~output .bus_hold = "false";
defparam \mem_write_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y56_N2
arriaii_io_obuf \mem_write_addr[2]~output (
	.i(\rx_control_fsm|mem_write_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_addr[2]~output .bus_hold = "false";
defparam \mem_write_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y56_N98
arriaii_io_obuf \mem_write_addr[3]~output (
	.i(\rx_control_fsm|mem_write_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_addr[3]~output .bus_hold = "false";
defparam \mem_write_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y56_N5
arriaii_io_obuf \mem_write_data[0]~output (
	.i(\rx_control_fsm|mem_write_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[0]~output .bus_hold = "false";
defparam \mem_write_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y56_N98
arriaii_io_obuf \mem_write_data[1]~output (
	.i(\rx_control_fsm|mem_write_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[1]~output .bus_hold = "false";
defparam \mem_write_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y56_N2
arriaii_io_obuf \mem_write_data[2]~output (
	.i(\rx_control_fsm|mem_write_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[2]~output .bus_hold = "false";
defparam \mem_write_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N33
arriaii_io_obuf \mem_write_data[3]~output (
	.i(\rx_control_fsm|mem_write_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[3]~output .bus_hold = "false";
defparam \mem_write_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y56_N67
arriaii_io_obuf \mem_write_data[4]~output (
	.i(\rx_control_fsm|mem_write_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[4]~output .bus_hold = "false";
defparam \mem_write_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y56_N98
arriaii_io_obuf \mem_write_data[5]~output (
	.i(\rx_control_fsm|mem_write_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[5]~output .bus_hold = "false";
defparam \mem_write_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y56_N67
arriaii_io_obuf \mem_write_data[6]~output (
	.i(\rx_control_fsm|mem_write_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[6]~output .bus_hold = "false";
defparam \mem_write_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N98
arriaii_io_obuf \mem_write_data[7]~output (
	.i(\rx_control_fsm|mem_write_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_data[7]~output .bus_hold = "false";
defparam \mem_write_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y56_N33
arriaii_io_obuf \mem_write_enable~output (
	.i(\rx_control_fsm|mem_write_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_write_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write_enable~output .bus_hold = "false";
defparam \mem_write_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y56_N67
arriaii_io_obuf \mem_read_addr[0]~output (
	.i(\tx_control_fsm|mem_read_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_addr[0]~output .bus_hold = "false";
defparam \mem_read_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N2
arriaii_io_obuf \mem_read_addr[1]~output (
	.i(\tx_control_fsm|mem_read_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_addr[1]~output .bus_hold = "false";
defparam \mem_read_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N98
arriaii_io_obuf \mem_read_addr[2]~output (
	.i(\tx_control_fsm|mem_read_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_addr[2]~output .bus_hold = "false";
defparam \mem_read_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y56_N67
arriaii_io_obuf \mem_read_addr[3]~output (
	.i(\tx_control_fsm|mem_read_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_addr[3]~output .bus_hold = "false";
defparam \mem_read_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y56_N2
arriaii_io_obuf \mem_read_enable~output (
	.i(\tx_control_fsm|mem_read_enable~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_enable~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_enable~output .bus_hold = "false";
defparam \mem_read_enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y56_N36
arriaii_io_obuf \transmission_done~output (
	.i(\tx_control_fsm|transmission_done~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\transmission_done~output_o ),
	.obar());
// synopsys translate_off
defparam \transmission_done~output .bus_hold = "false";
defparam \transmission_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y56_N67
arriaii_io_obuf \message_received~output (
	.i(\rx_control_fsm|message_received~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\message_received~output_o ),
	.obar());
// synopsys translate_off
defparam \message_received~output .bus_hold = "false";
defparam \message_received~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \clock~inputclkctrl (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y56_N32
arriaii_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N36
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~33 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~33_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q  & ( \rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~33 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~33 .lut_mask = 64'h0000000055555555;
defparam \uart_top_inst|uart_rx_inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N4
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|count~3 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|count~3_combout  = ( !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & (!\uart_top_inst|uart_rx_inst|Equal1~0_combout  & (\rstn~input_o  & (!\uart_top_inst|uart_rx_inst|count 
// [1] $ (!\uart_top_inst|uart_rx_inst|count [0]))))) ) ) # ( \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & (!\uart_top_inst|uart_rx_inst|always0~0_combout  & (\rstn~input_o  & 
// (!\uart_top_inst|uart_rx_inst|count [1] $ (!\uart_top_inst|uart_rx_inst|count [0]))))) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|count [1]),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.datac(!\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.datad(!\uart_top_inst|uart_rx_inst|count [0]),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.dataf(!\rstn~input_o ),
	.datag(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count~3 .extended_lut = "on";
defparam \uart_top_inst|uart_rx_inst|count~3 .lut_mask = 64'h0000000010201020;
defparam \uart_top_inst|uart_rx_inst|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N5
dffeas \uart_top_inst|uart_rx_inst|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count[1] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N32
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Add0~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Add0~0_combout  = ( \uart_top_inst|uart_rx_inst|count [2] & ( (!\uart_top_inst|uart_rx_inst|count [1]) # (!\uart_top_inst|uart_rx_inst|count [0]) ) ) # ( !\uart_top_inst|uart_rx_inst|count [2] & ( 
// (\uart_top_inst|uart_rx_inst|count [1] & \uart_top_inst|uart_rx_inst|count [0]) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|count [1]),
	.datab(!\uart_top_inst|uart_rx_inst|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Add0~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Add0~0 .lut_mask = 64'h11111111EEEEEEEE;
defparam \uart_top_inst|uart_rx_inst|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N20
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|count~1 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|count~1_combout  = ( !\uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( (\uart_top_inst|uart_rx_inst|Add0~0_combout  & (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & 
// (\rstn~input_o  & !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ))) ) ) ) # ( \uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  & ( (\uart_top_inst|uart_rx_inst|Add0~0_combout  & 
// (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & (\rstn~input_o  & \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  & ( 
// (\uart_top_inst|uart_rx_inst|Add0~0_combout  & (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & \rstn~input_o )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|Add0~0_combout ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.datac(!\rstn~input_o ),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datae(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.dataf(!\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count~1 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|count~1 .lut_mask = 64'h0101000101000000;
defparam \uart_top_inst|uart_rx_inst|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N21
dffeas \uart_top_inst|uart_rx_inst|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count[2] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N30
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|count~2 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|count~2_combout  = ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( (\rstn~input_o  & !\uart_top_inst|uart_tx_inst|count [0]) ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_tx_inst|count [0]),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count~2 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|count~2 .lut_mask = 64'h0000000055005500;
defparam \uart_top_inst|uart_tx_inst|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N4
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|tx~2 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|tx~2_combout  = (!\rstn~input_o ) # (!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|tx~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|tx~2 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|tx~2 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \uart_top_inst|uart_tx_inst|tx~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N31
dffeas \uart_top_inst|uart_tx_inst|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_tx_inst|tx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count[0] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N2
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|count~3 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|count~3_combout  = (\rstn~input_o  & (\uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & (!\uart_top_inst|uart_tx_inst|count [0] $ (!\uart_top_inst|uart_tx_inst|count [1]))))

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datac(!\uart_top_inst|uart_tx_inst|count [0]),
	.datad(!\uart_top_inst|uart_tx_inst|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count~3 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|count~3 .lut_mask = 64'h0110011001100110;
defparam \uart_top_inst|uart_tx_inst|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N3
dffeas \uart_top_inst|uart_tx_inst|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_tx_inst|tx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count[1] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N34
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|count~1 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|count~1_combout  = ( \uart_top_inst|uart_tx_inst|count [2] & ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( (\rstn~input_o  & ((!\uart_top_inst|uart_tx_inst|count [1]) # (!\uart_top_inst|uart_tx_inst|count [0]))) ) ) ) # ( 
// !\uart_top_inst|uart_tx_inst|count [2] & ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( (\rstn~input_o  & (\uart_top_inst|uart_tx_inst|count [1] & \uart_top_inst|uart_tx_inst|count [0])) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_tx_inst|count [1]),
	.datac(!\uart_top_inst|uart_tx_inst|count [0]),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_tx_inst|count [2]),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count~1 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|count~1 .lut_mask = 64'h0000000001015454;
defparam \uart_top_inst|uart_tx_inst|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N35
dffeas \uart_top_inst|uart_tx_inst|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_tx_inst|tx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count[2] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N24
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|count~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|count~0_combout  = ( \uart_top_inst|uart_tx_inst|count [3] & ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( (\rstn~input_o  & ((!\uart_top_inst|uart_tx_inst|count [2]) # ((!\uart_top_inst|uart_tx_inst|count [0]) # 
// (!\uart_top_inst|uart_tx_inst|count [1])))) ) ) ) # ( !\uart_top_inst|uart_tx_inst|count [3] & ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( (\uart_top_inst|uart_tx_inst|count [2] & (\uart_top_inst|uart_tx_inst|count [0] & (\rstn~input_o  & 
// \uart_top_inst|uart_tx_inst|count [1]))) ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|count [2]),
	.datab(!\uart_top_inst|uart_tx_inst|count [0]),
	.datac(!\rstn~input_o ),
	.datad(!\uart_top_inst|uart_tx_inst|count [1]),
	.datae(!\uart_top_inst|uart_tx_inst|count [3]),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|count~0 .lut_mask = 64'h0000000000010F0E;
defparam \uart_top_inst|uart_tx_inst|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N25
dffeas \uart_top_inst|uart_tx_inst|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_tx_inst|tx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|count[3] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N16
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Equal1~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Equal1~0_combout  = ( \uart_top_inst|uart_tx_inst|count [2] & ( \uart_top_inst|uart_tx_inst|count [1] & ( (\uart_top_inst|uart_tx_inst|count [3] & \uart_top_inst|uart_tx_inst|count [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_tx_inst|count [3]),
	.datad(!\uart_top_inst|uart_tx_inst|count [0]),
	.datae(!\uart_top_inst|uart_tx_inst|count [2]),
	.dataf(!\uart_top_inst|uart_tx_inst|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Equal1~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Equal1~0 .lut_mask = 64'h000000000000000F;
defparam \uart_top_inst|uart_tx_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N34
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector6~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector6~0_combout  = ( \uart_top_inst|uart_tx_inst|Equal1~0_combout  & ( \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  ) ) # ( !\uart_top_inst|uart_tx_inst|Equal1~0_combout  & ( 
// \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( (\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) # (\uart_top_inst|uart_tx_inst|done~q ) ) ) ) # ( \uart_top_inst|uart_tx_inst|Equal1~0_combout  & ( !\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & 
// ( \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  ) ) ) # ( !\uart_top_inst|uart_tx_inst|Equal1~0_combout  & ( !\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datae(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector6~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector6~0 .lut_mask = 64'h00FF00FF55FFFFFF;
defparam \uart_top_inst|uart_tx_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N17
dffeas \uart_top_inst|uart_tx_inst|done (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_tx_inst|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|done .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N6
arriaii_lcell_comb \tx_control_fsm|state~10 (
// Equation(s):
// \tx_control_fsm|state~10_combout  = ( \tx_control_fsm|state.DELAY~q  & ( \rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|state.DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|state~10 .extended_lut = "off";
defparam \tx_control_fsm|state~10 .lut_mask = 64'h0000000055555555;
defparam \tx_control_fsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N7
dffeas \tx_control_fsm|state.TRANSMIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|state.TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|state.TRANSMIT .is_wysiwyg = "true";
defparam \tx_control_fsm|state.TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N18
arriaii_lcell_comb \tx_control_fsm|Selector16~0 (
// Equation(s):
// \tx_control_fsm|Selector16~0_combout  = ( \tx_control_fsm|state.TRANSMIT~q  ) # ( !\tx_control_fsm|state.TRANSMIT~q  & ( (!\uart_top_inst|uart_tx_inst|done~q  & \tx_control_fsm|state.WAIT~q ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|state.TRANSMIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector16~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector16~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \tx_control_fsm|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N19
dffeas \tx_control_fsm|state.WAIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|state.WAIT .is_wysiwyg = "true";
defparam \tx_control_fsm|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N0
arriaii_lcell_comb \tx_control_fsm|Add0~1 (
// Equation(s):
// \tx_control_fsm|Add0~1_sumout  = SUM(( \tx_control_fsm|j [0] ) + ( \uart_top_inst|uart_tx_inst|done~q  ) + ( !VCC ))
// \tx_control_fsm|Add0~2  = CARRY(( \tx_control_fsm|j [0] ) + ( \uart_top_inst|uart_tx_inst|done~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx_control_fsm|j [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_tx_inst|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~1_sumout ),
	.cout(\tx_control_fsm|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~1 .extended_lut = "off";
defparam \tx_control_fsm|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \tx_control_fsm|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y55_N10
arriaii_lcell_comb \tx_control_fsm|Selector48~0 (
// Equation(s):
// \tx_control_fsm|Selector48~0_combout  = ( \tx_control_fsm|Add0~1_sumout  & ( \tx_control_fsm|state.WAIT~q  ) ) # ( \tx_control_fsm|Add0~1_sumout  & ( !\tx_control_fsm|state.WAIT~q  & ( (\tx_control_fsm|j [0] & \tx_control_fsm|state.IDLE~q ) ) ) ) # ( 
// !\tx_control_fsm|Add0~1_sumout  & ( !\tx_control_fsm|state.WAIT~q  & ( (\tx_control_fsm|j [0] & \tx_control_fsm|state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx_control_fsm|j [0]),
	.datad(!\tx_control_fsm|state.IDLE~q ),
	.datae(!\tx_control_fsm|Add0~1_sumout ),
	.dataf(!\tx_control_fsm|state.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector48~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector48~0 .lut_mask = 64'h000F000F0000FFFF;
defparam \tx_control_fsm|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N25
dffeas \tx_control_fsm|j[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tx_control_fsm|Selector48~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[0] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N2
arriaii_lcell_comb \tx_control_fsm|Add0~5 (
// Equation(s):
// \tx_control_fsm|Add0~5_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [1] ) + ( \tx_control_fsm|Add0~2  ))
// \tx_control_fsm|Add0~6  = CARRY(( GND ) + ( \tx_control_fsm|j [1] ) + ( \tx_control_fsm|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [1]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~5_sumout ),
	.cout(\tx_control_fsm|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~5 .extended_lut = "off";
defparam \tx_control_fsm|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N2
arriaii_lcell_comb \tx_control_fsm|Selector47~0 (
// Equation(s):
// \tx_control_fsm|Selector47~0_combout  = ( \tx_control_fsm|j [1] & ( \tx_control_fsm|state.IDLE~q  & ( (!\tx_control_fsm|state.WAIT~q ) # (\tx_control_fsm|Add0~5_sumout ) ) ) ) # ( !\tx_control_fsm|j [1] & ( \tx_control_fsm|state.IDLE~q  & ( 
// (\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|Add0~5_sumout ) ) ) ) # ( \tx_control_fsm|j [1] & ( !\tx_control_fsm|state.IDLE~q  & ( (\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|Add0~5_sumout ) ) ) ) # ( !\tx_control_fsm|j [1] & ( 
// !\tx_control_fsm|state.IDLE~q  & ( (\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|Add0~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(!\tx_control_fsm|Add0~5_sumout ),
	.datae(!\tx_control_fsm|j [1]),
	.dataf(!\tx_control_fsm|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector47~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector47~0 .lut_mask = 64'h000F000F000FF0FF;
defparam \tx_control_fsm|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N3
dffeas \tx_control_fsm|j[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[1] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N4
arriaii_lcell_comb \tx_control_fsm|Add0~9 (
// Equation(s):
// \tx_control_fsm|Add0~9_sumout  = SUM(( \tx_control_fsm|j [2] ) + ( GND ) + ( \tx_control_fsm|Add0~6  ))
// \tx_control_fsm|Add0~10  = CARRY(( \tx_control_fsm|j [2] ) + ( GND ) + ( \tx_control_fsm|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~9_sumout ),
	.cout(\tx_control_fsm|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~9 .extended_lut = "off";
defparam \tx_control_fsm|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N2
arriaii_lcell_comb \tx_control_fsm|Selector46~0 (
// Equation(s):
// \tx_control_fsm|Selector46~0_combout  = ( \tx_control_fsm|state.WAIT~q  & ( \tx_control_fsm|Add0~9_sumout  ) ) # ( !\tx_control_fsm|state.WAIT~q  & ( (\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [2]) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|Add0~9_sumout ),
	.datad(!\tx_control_fsm|j [2]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|state.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector46~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector46~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \tx_control_fsm|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N3
dffeas \tx_control_fsm|j[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[2] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N6
arriaii_lcell_comb \tx_control_fsm|Add0~13 (
// Equation(s):
// \tx_control_fsm|Add0~13_sumout  = SUM(( \tx_control_fsm|j [3] ) + ( GND ) + ( \tx_control_fsm|Add0~10  ))
// \tx_control_fsm|Add0~14  = CARRY(( \tx_control_fsm|j [3] ) + ( GND ) + ( \tx_control_fsm|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~13_sumout ),
	.cout(\tx_control_fsm|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~13 .extended_lut = "off";
defparam \tx_control_fsm|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N0
arriaii_lcell_comb \tx_control_fsm|Selector45~0 (
// Equation(s):
// \tx_control_fsm|Selector45~0_combout  = ( \tx_control_fsm|Add0~13_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [3])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~13_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [3])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [3]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector45~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector45~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N1
dffeas \tx_control_fsm|j[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[3] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N8
arriaii_lcell_comb \tx_control_fsm|Add0~17 (
// Equation(s):
// \tx_control_fsm|Add0~17_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [4] ) + ( \tx_control_fsm|Add0~14  ))
// \tx_control_fsm|Add0~18  = CARRY(( GND ) + ( \tx_control_fsm|j [4] ) + ( \tx_control_fsm|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [4]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~17_sumout ),
	.cout(\tx_control_fsm|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~17 .extended_lut = "off";
defparam \tx_control_fsm|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N6
arriaii_lcell_comb \tx_control_fsm|Selector44~0 (
// Equation(s):
// \tx_control_fsm|Selector44~0_combout  = ( \tx_control_fsm|Add0~17_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [4])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~17_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [4])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [4]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector44~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector44~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N7
dffeas \tx_control_fsm|j[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[4] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N10
arriaii_lcell_comb \tx_control_fsm|Add0~21 (
// Equation(s):
// \tx_control_fsm|Add0~21_sumout  = SUM(( \tx_control_fsm|j [5] ) + ( GND ) + ( \tx_control_fsm|Add0~18  ))
// \tx_control_fsm|Add0~22  = CARRY(( \tx_control_fsm|j [5] ) + ( GND ) + ( \tx_control_fsm|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~21_sumout ),
	.cout(\tx_control_fsm|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~21 .extended_lut = "off";
defparam \tx_control_fsm|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N26
arriaii_lcell_comb \tx_control_fsm|Selector43~0 (
// Equation(s):
// \tx_control_fsm|Selector43~0_combout  = ( \tx_control_fsm|Add0~21_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [5])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~21_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [5])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [5]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector43~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector43~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N27
dffeas \tx_control_fsm|j[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[5] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N12
arriaii_lcell_comb \tx_control_fsm|Add0~25 (
// Equation(s):
// \tx_control_fsm|Add0~25_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [6] ) + ( \tx_control_fsm|Add0~22  ))
// \tx_control_fsm|Add0~26  = CARRY(( GND ) + ( \tx_control_fsm|j [6] ) + ( \tx_control_fsm|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [6]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~25_sumout ),
	.cout(\tx_control_fsm|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~25 .extended_lut = "off";
defparam \tx_control_fsm|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N24
arriaii_lcell_comb \tx_control_fsm|Selector42~0 (
// Equation(s):
// \tx_control_fsm|Selector42~0_combout  = ( \tx_control_fsm|Add0~25_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [6])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~25_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [6])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [6]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector42~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector42~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N25
dffeas \tx_control_fsm|j[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[6] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N14
arriaii_lcell_comb \tx_control_fsm|Add0~29 (
// Equation(s):
// \tx_control_fsm|Add0~29_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [7] ) + ( \tx_control_fsm|Add0~26  ))
// \tx_control_fsm|Add0~30  = CARRY(( GND ) + ( \tx_control_fsm|j [7] ) + ( \tx_control_fsm|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [7]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~29_sumout ),
	.cout(\tx_control_fsm|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~29 .extended_lut = "off";
defparam \tx_control_fsm|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N20
arriaii_lcell_comb \tx_control_fsm|Selector41~0 (
// Equation(s):
// \tx_control_fsm|Selector41~0_combout  = (!\tx_control_fsm|state.WAIT~q  & (\tx_control_fsm|state.IDLE~q  & ((\tx_control_fsm|j [7])))) # (\tx_control_fsm|state.WAIT~q  & (((\tx_control_fsm|Add0~29_sumout ))))

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|Add0~29_sumout ),
	.datad(!\tx_control_fsm|j [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector41~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector41~0 .lut_mask = 64'h0347034703470347;
defparam \tx_control_fsm|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N21
dffeas \tx_control_fsm|j[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[7] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N16
arriaii_lcell_comb \tx_control_fsm|Add0~33 (
// Equation(s):
// \tx_control_fsm|Add0~33_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [8] ) + ( \tx_control_fsm|Add0~30  ))
// \tx_control_fsm|Add0~34  = CARRY(( GND ) + ( \tx_control_fsm|j [8] ) + ( \tx_control_fsm|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [8]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~33_sumout ),
	.cout(\tx_control_fsm|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~33 .extended_lut = "off";
defparam \tx_control_fsm|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N4
arriaii_lcell_comb \tx_control_fsm|Selector40~0 (
// Equation(s):
// \tx_control_fsm|Selector40~0_combout  = ( \tx_control_fsm|Add0~33_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [8])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~33_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [8])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [8]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector40~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector40~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N5
dffeas \tx_control_fsm|j[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[8] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N18
arriaii_lcell_comb \tx_control_fsm|Add0~37 (
// Equation(s):
// \tx_control_fsm|Add0~37_sumout  = SUM(( \tx_control_fsm|j [9] ) + ( GND ) + ( \tx_control_fsm|Add0~34  ))
// \tx_control_fsm|Add0~38  = CARRY(( \tx_control_fsm|j [9] ) + ( GND ) + ( \tx_control_fsm|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~37_sumout ),
	.cout(\tx_control_fsm|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~37 .extended_lut = "off";
defparam \tx_control_fsm|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N22
arriaii_lcell_comb \tx_control_fsm|Selector39~0 (
// Equation(s):
// \tx_control_fsm|Selector39~0_combout  = ( \tx_control_fsm|Add0~37_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [9])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~37_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [9])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [9]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector39~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector39~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N23
dffeas \tx_control_fsm|j[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[9] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N20
arriaii_lcell_comb \tx_control_fsm|Add0~41 (
// Equation(s):
// \tx_control_fsm|Add0~41_sumout  = SUM(( \tx_control_fsm|j [10] ) + ( GND ) + ( \tx_control_fsm|Add0~38  ))
// \tx_control_fsm|Add0~42  = CARRY(( \tx_control_fsm|j [10] ) + ( GND ) + ( \tx_control_fsm|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~41_sumout ),
	.cout(\tx_control_fsm|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~41 .extended_lut = "off";
defparam \tx_control_fsm|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N16
arriaii_lcell_comb \tx_control_fsm|Selector38~0 (
// Equation(s):
// \tx_control_fsm|Selector38~0_combout  = ( \tx_control_fsm|Add0~41_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [10])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~41_sumout  & ( (!\tx_control_fsm|state.WAIT~q  & 
// (\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [10])) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.IDLE~q ),
	.datad(!\tx_control_fsm|j [10]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector38~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector38~0 .lut_mask = 64'h000C000C333F333F;
defparam \tx_control_fsm|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N17
dffeas \tx_control_fsm|j[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[10] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N22
arriaii_lcell_comb \tx_control_fsm|Add0~45 (
// Equation(s):
// \tx_control_fsm|Add0~45_sumout  = SUM(( \tx_control_fsm|j [11] ) + ( GND ) + ( \tx_control_fsm|Add0~42  ))
// \tx_control_fsm|Add0~46  = CARRY(( \tx_control_fsm|j [11] ) + ( GND ) + ( \tx_control_fsm|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~45_sumout ),
	.cout(\tx_control_fsm|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~45 .extended_lut = "off";
defparam \tx_control_fsm|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N6
arriaii_lcell_comb \tx_control_fsm|Selector37~0 (
// Equation(s):
// \tx_control_fsm|Selector37~0_combout  = (!\tx_control_fsm|state.WAIT~q  & (\tx_control_fsm|state.IDLE~q  & ((\tx_control_fsm|j [11])))) # (\tx_control_fsm|state.WAIT~q  & (((\tx_control_fsm|Add0~45_sumout ))))

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|Add0~45_sumout ),
	.datad(!\tx_control_fsm|j [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector37~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector37~0 .lut_mask = 64'h0347034703470347;
defparam \tx_control_fsm|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N7
dffeas \tx_control_fsm|j[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[11] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N24
arriaii_lcell_comb \tx_control_fsm|Add0~49 (
// Equation(s):
// \tx_control_fsm|Add0~49_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [12] ) + ( \tx_control_fsm|Add0~46  ))
// \tx_control_fsm|Add0~50  = CARRY(( GND ) + ( \tx_control_fsm|j [12] ) + ( \tx_control_fsm|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [12]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~49_sumout ),
	.cout(\tx_control_fsm|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~49 .extended_lut = "off";
defparam \tx_control_fsm|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N8
arriaii_lcell_comb \tx_control_fsm|Selector36~0 (
// Equation(s):
// \tx_control_fsm|Selector36~0_combout  = ( \tx_control_fsm|j [12] & ( \tx_control_fsm|Add0~49_sumout  & ( (\tx_control_fsm|state.IDLE~q ) # (\tx_control_fsm|state.WAIT~q ) ) ) ) # ( !\tx_control_fsm|j [12] & ( \tx_control_fsm|Add0~49_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [12] & ( !\tx_control_fsm|Add0~49_sumout  & ( (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.IDLE~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [12]),
	.dataf(!\tx_control_fsm|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector36~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector36~0 .lut_mask = 64'h00000C0C33333F3F;
defparam \tx_control_fsm|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N9
dffeas \tx_control_fsm|j[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[12] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N26
arriaii_lcell_comb \tx_control_fsm|Add0~53 (
// Equation(s):
// \tx_control_fsm|Add0~53_sumout  = SUM(( \tx_control_fsm|j [13] ) + ( GND ) + ( \tx_control_fsm|Add0~50  ))
// \tx_control_fsm|Add0~54  = CARRY(( \tx_control_fsm|j [13] ) + ( GND ) + ( \tx_control_fsm|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~53_sumout ),
	.cout(\tx_control_fsm|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~53 .extended_lut = "off";
defparam \tx_control_fsm|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
arriaii_lcell_comb \tx_control_fsm|Selector35~0 (
// Equation(s):
// \tx_control_fsm|Selector35~0_combout  = ( \tx_control_fsm|j [13] & ( \tx_control_fsm|Add0~53_sumout  & ( (\tx_control_fsm|state.IDLE~q ) # (\tx_control_fsm|state.WAIT~q ) ) ) ) # ( !\tx_control_fsm|j [13] & ( \tx_control_fsm|Add0~53_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [13] & ( !\tx_control_fsm|Add0~53_sumout  & ( (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.IDLE~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [13]),
	.dataf(!\tx_control_fsm|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector35~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector35~0 .lut_mask = 64'h00000C0C33333F3F;
defparam \tx_control_fsm|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N37
dffeas \tx_control_fsm|j[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[13] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N28
arriaii_lcell_comb \tx_control_fsm|Add0~57 (
// Equation(s):
// \tx_control_fsm|Add0~57_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [14] ) + ( \tx_control_fsm|Add0~54  ))
// \tx_control_fsm|Add0~58  = CARRY(( GND ) + ( \tx_control_fsm|j [14] ) + ( \tx_control_fsm|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [14]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~57_sumout ),
	.cout(\tx_control_fsm|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~57 .extended_lut = "off";
defparam \tx_control_fsm|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N8
arriaii_lcell_comb \tx_control_fsm|Selector34~0 (
// Equation(s):
// \tx_control_fsm|Selector34~0_combout  = ( \tx_control_fsm|j [14] & ( \tx_control_fsm|Add0~57_sumout  & ( (\tx_control_fsm|state.IDLE~q ) # (\tx_control_fsm|state.WAIT~q ) ) ) ) # ( !\tx_control_fsm|j [14] & ( \tx_control_fsm|Add0~57_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [14] & ( !\tx_control_fsm|Add0~57_sumout  & ( (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.IDLE~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [14]),
	.dataf(!\tx_control_fsm|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector34~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector34~0 .lut_mask = 64'h00000C0C33333F3F;
defparam \tx_control_fsm|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N9
dffeas \tx_control_fsm|j[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[14] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N30
arriaii_lcell_comb \tx_control_fsm|Add0~61 (
// Equation(s):
// \tx_control_fsm|Add0~61_sumout  = SUM(( \tx_control_fsm|j [15] ) + ( GND ) + ( \tx_control_fsm|Add0~58  ))
// \tx_control_fsm|Add0~62  = CARRY(( \tx_control_fsm|j [15] ) + ( GND ) + ( \tx_control_fsm|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~61_sumout ),
	.cout(\tx_control_fsm|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~61 .extended_lut = "off";
defparam \tx_control_fsm|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N22
arriaii_lcell_comb \tx_control_fsm|Selector33~0 (
// Equation(s):
// \tx_control_fsm|Selector33~0_combout  = ( \tx_control_fsm|j [15] & ( \tx_control_fsm|Add0~61_sumout  & ( (\tx_control_fsm|state.WAIT~q ) # (\tx_control_fsm|state.IDLE~q ) ) ) ) # ( !\tx_control_fsm|j [15] & ( \tx_control_fsm|Add0~61_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [15] & ( !\tx_control_fsm|Add0~61_sumout  & ( (\tx_control_fsm|state.IDLE~q  & !\tx_control_fsm|state.WAIT~q ) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [15]),
	.dataf(!\tx_control_fsm|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector33~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector33~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \tx_control_fsm|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N23
dffeas \tx_control_fsm|j[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[15] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N32
arriaii_lcell_comb \tx_control_fsm|Add0~65 (
// Equation(s):
// \tx_control_fsm|Add0~65_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [16] ) + ( \tx_control_fsm|Add0~62  ))
// \tx_control_fsm|Add0~66  = CARRY(( GND ) + ( \tx_control_fsm|j [16] ) + ( \tx_control_fsm|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [16]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~65_sumout ),
	.cout(\tx_control_fsm|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~65 .extended_lut = "off";
defparam \tx_control_fsm|Add0~65 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
arriaii_lcell_comb \tx_control_fsm|Selector32~0 (
// Equation(s):
// \tx_control_fsm|Selector32~0_combout  = ( \tx_control_fsm|j [16] & ( \tx_control_fsm|Add0~65_sumout  & ( (\tx_control_fsm|state.WAIT~q ) # (\tx_control_fsm|state.IDLE~q ) ) ) ) # ( !\tx_control_fsm|j [16] & ( \tx_control_fsm|Add0~65_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [16] & ( !\tx_control_fsm|Add0~65_sumout  & ( (\tx_control_fsm|state.IDLE~q  & !\tx_control_fsm|state.WAIT~q ) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [16]),
	.dataf(!\tx_control_fsm|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector32~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector32~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \tx_control_fsm|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N19
dffeas \tx_control_fsm|j[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[16] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N34
arriaii_lcell_comb \tx_control_fsm|Add0~69 (
// Equation(s):
// \tx_control_fsm|Add0~69_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [17] ) + ( \tx_control_fsm|Add0~66  ))
// \tx_control_fsm|Add0~70  = CARRY(( GND ) + ( \tx_control_fsm|j [17] ) + ( \tx_control_fsm|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [17]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~69_sumout ),
	.cout(\tx_control_fsm|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~69 .extended_lut = "off";
defparam \tx_control_fsm|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N14
arriaii_lcell_comb \tx_control_fsm|Selector31~0 (
// Equation(s):
// \tx_control_fsm|Selector31~0_combout  = ( \tx_control_fsm|j [17] & ( \tx_control_fsm|Add0~69_sumout  & ( (\tx_control_fsm|state.WAIT~q ) # (\tx_control_fsm|state.IDLE~q ) ) ) ) # ( !\tx_control_fsm|j [17] & ( \tx_control_fsm|Add0~69_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [17] & ( !\tx_control_fsm|Add0~69_sumout  & ( (\tx_control_fsm|state.IDLE~q  & !\tx_control_fsm|state.WAIT~q ) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [17]),
	.dataf(!\tx_control_fsm|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector31~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector31~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \tx_control_fsm|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N15
dffeas \tx_control_fsm|j[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[17] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N36
arriaii_lcell_comb \tx_control_fsm|Add0~73 (
// Equation(s):
// \tx_control_fsm|Add0~73_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [18] ) + ( \tx_control_fsm|Add0~70  ))
// \tx_control_fsm|Add0~74  = CARRY(( GND ) + ( \tx_control_fsm|j [18] ) + ( \tx_control_fsm|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [18]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~73_sumout ),
	.cout(\tx_control_fsm|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~73 .extended_lut = "off";
defparam \tx_control_fsm|Add0~73 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
arriaii_lcell_comb \tx_control_fsm|Selector30~0 (
// Equation(s):
// \tx_control_fsm|Selector30~0_combout  = ( \tx_control_fsm|j [18] & ( \tx_control_fsm|Add0~73_sumout  & ( (\tx_control_fsm|state.IDLE~q ) # (\tx_control_fsm|state.WAIT~q ) ) ) ) # ( !\tx_control_fsm|j [18] & ( \tx_control_fsm|Add0~73_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [18] & ( !\tx_control_fsm|Add0~73_sumout  & ( (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|state.IDLE~q ) ) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.IDLE~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [18]),
	.dataf(!\tx_control_fsm|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector30~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector30~0 .lut_mask = 64'h00000C0C33333F3F;
defparam \tx_control_fsm|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y55_N25
dffeas \tx_control_fsm|j[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[18] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y55_N38
arriaii_lcell_comb \tx_control_fsm|Add0~77 (
// Equation(s):
// \tx_control_fsm|Add0~77_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [19] ) + ( \tx_control_fsm|Add0~74  ))
// \tx_control_fsm|Add0~78  = CARRY(( GND ) + ( \tx_control_fsm|j [19] ) + ( \tx_control_fsm|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [19]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~77_sumout ),
	.cout(\tx_control_fsm|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~77 .extended_lut = "off";
defparam \tx_control_fsm|Add0~77 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N10
arriaii_lcell_comb \tx_control_fsm|Selector29~0 (
// Equation(s):
// \tx_control_fsm|Selector29~0_combout  = ( \tx_control_fsm|Add0~77_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [19])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~77_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [19])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(!\tx_control_fsm|j [19]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector29~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector29~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \tx_control_fsm|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N11
dffeas \tx_control_fsm|j[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[19] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N0
arriaii_lcell_comb \tx_control_fsm|Add0~81 (
// Equation(s):
// \tx_control_fsm|Add0~81_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [20] ) + ( \tx_control_fsm|Add0~78  ))
// \tx_control_fsm|Add0~82  = CARRY(( GND ) + ( \tx_control_fsm|j [20] ) + ( \tx_control_fsm|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [20]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~81_sumout ),
	.cout(\tx_control_fsm|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~81 .extended_lut = "off";
defparam \tx_control_fsm|Add0~81 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N38
arriaii_lcell_comb \tx_control_fsm|Selector28~0 (
// Equation(s):
// \tx_control_fsm|Selector28~0_combout  = ( \tx_control_fsm|Add0~81_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [20])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~81_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [20])) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(!\tx_control_fsm|j [20]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector28~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector28~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \tx_control_fsm|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N39
dffeas \tx_control_fsm|j[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [20]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[20] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N2
arriaii_lcell_comb \tx_control_fsm|Add0~85 (
// Equation(s):
// \tx_control_fsm|Add0~85_sumout  = SUM(( \tx_control_fsm|j [21] ) + ( GND ) + ( \tx_control_fsm|Add0~82  ))
// \tx_control_fsm|Add0~86  = CARRY(( \tx_control_fsm|j [21] ) + ( GND ) + ( \tx_control_fsm|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~85_sumout ),
	.cout(\tx_control_fsm|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~85 .extended_lut = "off";
defparam \tx_control_fsm|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N34
arriaii_lcell_comb \tx_control_fsm|Selector27~0 (
// Equation(s):
// \tx_control_fsm|Selector27~0_combout  = ( \tx_control_fsm|Add0~85_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [21])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~85_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [21])) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(!\tx_control_fsm|j [21]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector27~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector27~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \tx_control_fsm|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N35
dffeas \tx_control_fsm|j[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[21] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N4
arriaii_lcell_comb \tx_control_fsm|Add0~89 (
// Equation(s):
// \tx_control_fsm|Add0~89_sumout  = SUM(( \tx_control_fsm|j [22] ) + ( GND ) + ( \tx_control_fsm|Add0~86  ))
// \tx_control_fsm|Add0~90  = CARRY(( \tx_control_fsm|j [22] ) + ( GND ) + ( \tx_control_fsm|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~89_sumout ),
	.cout(\tx_control_fsm|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~89 .extended_lut = "off";
defparam \tx_control_fsm|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N30
arriaii_lcell_comb \tx_control_fsm|Selector26~0 (
// Equation(s):
// \tx_control_fsm|Selector26~0_combout  = ( \tx_control_fsm|Add0~89_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [22])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~89_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [22])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [22]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector26~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector26~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N31
dffeas \tx_control_fsm|j[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [22]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[22] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N6
arriaii_lcell_comb \tx_control_fsm|Add0~93 (
// Equation(s):
// \tx_control_fsm|Add0~93_sumout  = SUM(( \tx_control_fsm|j [23] ) + ( GND ) + ( \tx_control_fsm|Add0~90  ))
// \tx_control_fsm|Add0~94  = CARRY(( \tx_control_fsm|j [23] ) + ( GND ) + ( \tx_control_fsm|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~93_sumout ),
	.cout(\tx_control_fsm|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~93 .extended_lut = "off";
defparam \tx_control_fsm|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N4
arriaii_lcell_comb \tx_control_fsm|Selector25~0 (
// Equation(s):
// \tx_control_fsm|Selector25~0_combout  = ( \tx_control_fsm|Add0~93_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [23])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~93_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [23])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [23]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector25~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector25~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N5
dffeas \tx_control_fsm|j[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [23]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[23] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N8
arriaii_lcell_comb \tx_control_fsm|Add0~97 (
// Equation(s):
// \tx_control_fsm|Add0~97_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [24] ) + ( \tx_control_fsm|Add0~94  ))
// \tx_control_fsm|Add0~98  = CARRY(( GND ) + ( \tx_control_fsm|j [24] ) + ( \tx_control_fsm|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [24]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~97_sumout ),
	.cout(\tx_control_fsm|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~97 .extended_lut = "off";
defparam \tx_control_fsm|Add0~97 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N24
arriaii_lcell_comb \tx_control_fsm|Selector24~0 (
// Equation(s):
// \tx_control_fsm|Selector24~0_combout  = ( \tx_control_fsm|Add0~97_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [24])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~97_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [24])) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(!\tx_control_fsm|j [24]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector24~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector24~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \tx_control_fsm|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N25
dffeas \tx_control_fsm|j[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [24]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[24] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N10
arriaii_lcell_comb \tx_control_fsm|Add0~101 (
// Equation(s):
// \tx_control_fsm|Add0~101_sumout  = SUM(( \tx_control_fsm|j [25] ) + ( GND ) + ( \tx_control_fsm|Add0~98  ))
// \tx_control_fsm|Add0~102  = CARRY(( \tx_control_fsm|j [25] ) + ( GND ) + ( \tx_control_fsm|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~101_sumout ),
	.cout(\tx_control_fsm|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~101 .extended_lut = "off";
defparam \tx_control_fsm|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N24
arriaii_lcell_comb \tx_control_fsm|Selector23~0 (
// Equation(s):
// \tx_control_fsm|Selector23~0_combout  = (!\tx_control_fsm|state.WAIT~q  & (\tx_control_fsm|state.IDLE~q  & ((\tx_control_fsm|j [25])))) # (\tx_control_fsm|state.WAIT~q  & (((\tx_control_fsm|Add0~101_sumout ))))

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|Add0~101_sumout ),
	.datad(!\tx_control_fsm|j [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector23~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector23~0 .lut_mask = 64'h0347034703470347;
defparam \tx_control_fsm|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N25
dffeas \tx_control_fsm|j[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [25]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[25] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N12
arriaii_lcell_comb \tx_control_fsm|Add0~105 (
// Equation(s):
// \tx_control_fsm|Add0~105_sumout  = SUM(( \tx_control_fsm|j [26] ) + ( GND ) + ( \tx_control_fsm|Add0~102  ))
// \tx_control_fsm|Add0~106  = CARRY(( \tx_control_fsm|j [26] ) + ( GND ) + ( \tx_control_fsm|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~105_sumout ),
	.cout(\tx_control_fsm|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~105 .extended_lut = "off";
defparam \tx_control_fsm|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N14
arriaii_lcell_comb \tx_control_fsm|Selector22~0 (
// Equation(s):
// \tx_control_fsm|Selector22~0_combout  = ( \tx_control_fsm|j [26] & ( \tx_control_fsm|Add0~105_sumout  & ( (\tx_control_fsm|state.WAIT~q ) # (\tx_control_fsm|state.IDLE~q ) ) ) ) # ( !\tx_control_fsm|j [26] & ( \tx_control_fsm|Add0~105_sumout  & ( 
// \tx_control_fsm|state.WAIT~q  ) ) ) # ( \tx_control_fsm|j [26] & ( !\tx_control_fsm|Add0~105_sumout  & ( (\tx_control_fsm|state.IDLE~q  & !\tx_control_fsm|state.WAIT~q ) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\tx_control_fsm|j [26]),
	.dataf(!\tx_control_fsm|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector22~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector22~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \tx_control_fsm|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N15
dffeas \tx_control_fsm|j[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [26]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[26] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N14
arriaii_lcell_comb \tx_control_fsm|Add0~109 (
// Equation(s):
// \tx_control_fsm|Add0~109_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [27] ) + ( \tx_control_fsm|Add0~106  ))
// \tx_control_fsm|Add0~110  = CARRY(( GND ) + ( \tx_control_fsm|j [27] ) + ( \tx_control_fsm|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [27]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~109_sumout ),
	.cout(\tx_control_fsm|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~109 .extended_lut = "off";
defparam \tx_control_fsm|Add0~109 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N32
arriaii_lcell_comb \tx_control_fsm|Selector21~0 (
// Equation(s):
// \tx_control_fsm|Selector21~0_combout  = ( \tx_control_fsm|Add0~109_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [27])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~109_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [27])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [27]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector21~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector21~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N33
dffeas \tx_control_fsm|j[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [27]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[27] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N16
arriaii_lcell_comb \tx_control_fsm|Add0~113 (
// Equation(s):
// \tx_control_fsm|Add0~113_sumout  = SUM(( \tx_control_fsm|j [28] ) + ( GND ) + ( \tx_control_fsm|Add0~110  ))
// \tx_control_fsm|Add0~114  = CARRY(( \tx_control_fsm|j [28] ) + ( GND ) + ( \tx_control_fsm|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~113_sumout ),
	.cout(\tx_control_fsm|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~113 .extended_lut = "off";
defparam \tx_control_fsm|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N30
arriaii_lcell_comb \tx_control_fsm|Selector20~0 (
// Equation(s):
// \tx_control_fsm|Selector20~0_combout  = ( \tx_control_fsm|Add0~113_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [28])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~113_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [28])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [28]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector20~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector20~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N31
dffeas \tx_control_fsm|j[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [28]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[28] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N18
arriaii_lcell_comb \tx_control_fsm|Add0~117 (
// Equation(s):
// \tx_control_fsm|Add0~117_sumout  = SUM(( \tx_control_fsm|j [29] ) + ( GND ) + ( \tx_control_fsm|Add0~114  ))
// \tx_control_fsm|Add0~118  = CARRY(( \tx_control_fsm|j [29] ) + ( GND ) + ( \tx_control_fsm|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~117_sumout ),
	.cout(\tx_control_fsm|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~117 .extended_lut = "off";
defparam \tx_control_fsm|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N28
arriaii_lcell_comb \tx_control_fsm|Selector19~0 (
// Equation(s):
// \tx_control_fsm|Selector19~0_combout  = ( \tx_control_fsm|Add0~117_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [29])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~117_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [29])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [29]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector19~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector19~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N29
dffeas \tx_control_fsm|j[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [29]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[29] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N20
arriaii_lcell_comb \tx_control_fsm|Add0~121 (
// Equation(s):
// \tx_control_fsm|Add0~121_sumout  = SUM(( \tx_control_fsm|j [30] ) + ( GND ) + ( \tx_control_fsm|Add0~118  ))
// \tx_control_fsm|Add0~122  = CARRY(( \tx_control_fsm|j [30] ) + ( GND ) + ( \tx_control_fsm|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~121_sumout ),
	.cout(\tx_control_fsm|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~121 .extended_lut = "off";
defparam \tx_control_fsm|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx_control_fsm|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N26
arriaii_lcell_comb \tx_control_fsm|Selector18~0 (
// Equation(s):
// \tx_control_fsm|Selector18~0_combout  = ( \tx_control_fsm|Add0~121_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [30])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~121_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [30])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [30]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector18~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector18~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N27
dffeas \tx_control_fsm|j[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [30]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[30] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N22
arriaii_lcell_comb \tx_control_fsm|Add0~125 (
// Equation(s):
// \tx_control_fsm|Add0~125_sumout  = SUM(( GND ) + ( \tx_control_fsm|j [31] ) + ( \tx_control_fsm|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [31]),
	.datag(gnd),
	.cin(\tx_control_fsm|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx_control_fsm|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Add0~125 .extended_lut = "off";
defparam \tx_control_fsm|Add0~125 .lut_mask = 64'h0000FF0000000000;
defparam \tx_control_fsm|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N28
arriaii_lcell_comb \tx_control_fsm|Selector17~0 (
// Equation(s):
// \tx_control_fsm|Selector17~0_combout  = ( \tx_control_fsm|Add0~125_sumout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|j [31])) # (\tx_control_fsm|state.WAIT~q ) ) ) # ( !\tx_control_fsm|Add0~125_sumout  & ( (\tx_control_fsm|state.IDLE~q  & 
// (!\tx_control_fsm|state.WAIT~q  & \tx_control_fsm|j [31])) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\tx_control_fsm|j [31]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector17~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector17~0 .lut_mask = 64'h0044004433773377;
defparam \tx_control_fsm|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N29
dffeas \tx_control_fsm|j[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|j [31]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|j[31] .is_wysiwyg = "true";
defparam \tx_control_fsm|j[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N34
arriaii_lcell_comb \tx_control_fsm|LessThan0~0 (
// Equation(s):
// \tx_control_fsm|LessThan0~0_combout  = ( !\tx_control_fsm|j [6] & ( (!\tx_control_fsm|j [3] & (!\tx_control_fsm|j [4] & (!\tx_control_fsm|j [5] & !\tx_control_fsm|j [2]))) ) )

	.dataa(!\tx_control_fsm|j [3]),
	.datab(!\tx_control_fsm|j [4]),
	.datac(!\tx_control_fsm|j [5]),
	.datad(!\tx_control_fsm|j [2]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|j [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~0 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \tx_control_fsm|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N38
arriaii_lcell_comb \tx_control_fsm|LessThan0~4 (
// Equation(s):
// \tx_control_fsm|LessThan0~4_combout  = ( !\tx_control_fsm|j [24] & ( !\tx_control_fsm|j [21] & ( (!\tx_control_fsm|j [23] & (!\tx_control_fsm|j [19] & (!\tx_control_fsm|j [22] & !\tx_control_fsm|j [20]))) ) ) )

	.dataa(!\tx_control_fsm|j [23]),
	.datab(!\tx_control_fsm|j [19]),
	.datac(!\tx_control_fsm|j [22]),
	.datad(!\tx_control_fsm|j [20]),
	.datae(!\tx_control_fsm|j [24]),
	.dataf(!\tx_control_fsm|j [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~4 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \tx_control_fsm|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N36
arriaii_lcell_comb \tx_control_fsm|LessThan0~3 (
// Equation(s):
// \tx_control_fsm|LessThan0~3_combout  = ( !\tx_control_fsm|j [28] & ( !\tx_control_fsm|j [27] & ( (!\tx_control_fsm|j [29] & (!\tx_control_fsm|j [30] & (!\tx_control_fsm|j [25] & !\tx_control_fsm|j [26]))) ) ) )

	.dataa(!\tx_control_fsm|j [29]),
	.datab(!\tx_control_fsm|j [30]),
	.datac(!\tx_control_fsm|j [25]),
	.datad(!\tx_control_fsm|j [26]),
	.datae(!\tx_control_fsm|j [28]),
	.dataf(!\tx_control_fsm|j [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~3 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \tx_control_fsm|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N0
arriaii_lcell_comb \tx_control_fsm|LessThan0~1 (
// Equation(s):
// \tx_control_fsm|LessThan0~1_combout  = ( !\tx_control_fsm|j [8] & ( !\tx_control_fsm|j [9] & ( (!\tx_control_fsm|j [7] & (!\tx_control_fsm|j [10] & (!\tx_control_fsm|j [12] & !\tx_control_fsm|j [11]))) ) ) )

	.dataa(!\tx_control_fsm|j [7]),
	.datab(!\tx_control_fsm|j [10]),
	.datac(!\tx_control_fsm|j [12]),
	.datad(!\tx_control_fsm|j [11]),
	.datae(!\tx_control_fsm|j [8]),
	.dataf(!\tx_control_fsm|j [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~1 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \tx_control_fsm|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
arriaii_lcell_comb \tx_control_fsm|LessThan0~2 (
// Equation(s):
// \tx_control_fsm|LessThan0~2_combout  = ( !\tx_control_fsm|j [15] & ( !\tx_control_fsm|j [18] & ( (!\tx_control_fsm|j [14] & (!\tx_control_fsm|j [17] & (!\tx_control_fsm|j [13] & !\tx_control_fsm|j [16]))) ) ) )

	.dataa(!\tx_control_fsm|j [14]),
	.datab(!\tx_control_fsm|j [17]),
	.datac(!\tx_control_fsm|j [13]),
	.datad(!\tx_control_fsm|j [16]),
	.datae(!\tx_control_fsm|j [15]),
	.dataf(!\tx_control_fsm|j [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~2 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \tx_control_fsm|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N16
arriaii_lcell_comb \tx_control_fsm|LessThan0~5 (
// Equation(s):
// \tx_control_fsm|LessThan0~5_combout  = ( \tx_control_fsm|LessThan0~1_combout  & ( \tx_control_fsm|LessThan0~2_combout  & ( (!\tx_control_fsm|j [31] & ((!\tx_control_fsm|LessThan0~0_combout ) # ((!\tx_control_fsm|LessThan0~4_combout ) # 
// (!\tx_control_fsm|LessThan0~3_combout )))) ) ) ) # ( !\tx_control_fsm|LessThan0~1_combout  & ( \tx_control_fsm|LessThan0~2_combout  & ( !\tx_control_fsm|j [31] ) ) ) # ( \tx_control_fsm|LessThan0~1_combout  & ( !\tx_control_fsm|LessThan0~2_combout  & ( 
// !\tx_control_fsm|j [31] ) ) ) # ( !\tx_control_fsm|LessThan0~1_combout  & ( !\tx_control_fsm|LessThan0~2_combout  & ( !\tx_control_fsm|j [31] ) ) )

	.dataa(!\tx_control_fsm|j [31]),
	.datab(!\tx_control_fsm|LessThan0~0_combout ),
	.datac(!\tx_control_fsm|LessThan0~4_combout ),
	.datad(!\tx_control_fsm|LessThan0~3_combout ),
	.datae(!\tx_control_fsm|LessThan0~1_combout ),
	.dataf(!\tx_control_fsm|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|LessThan0~5 .extended_lut = "off";
defparam \tx_control_fsm|LessThan0~5 .lut_mask = 64'hAAAAAAAAAAAAAAA8;
defparam \tx_control_fsm|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N22
arriaii_lcell_comb \tx_control_fsm|state~9 (
// Equation(s):
// \tx_control_fsm|state~9_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( (!\tx_control_fsm|state.READ~q  & \rstn~input_o ) ) ) # ( !\tx_control_fsm|LessThan0~5_combout  & ( \rstn~input_o  ) )

	.dataa(!\tx_control_fsm|state.READ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rstn~input_o ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|state~9 .extended_lut = "off";
defparam \tx_control_fsm|state~9 .lut_mask = 64'h00FF00FF00AA00AA;
defparam \tx_control_fsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N23
dffeas \tx_control_fsm|state.IDLE (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|state.IDLE .is_wysiwyg = "true";
defparam \tx_control_fsm|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y54_N34
arriaii_lcell_comb \tx_control_fsm|Selector15~0 (
// Equation(s):
// \tx_control_fsm|Selector15~0_combout  = (!\tx_control_fsm|state.IDLE~q ) # ((\tx_control_fsm|state.WAIT~q  & \uart_top_inst|uart_tx_inst|done~q ))

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_tx_inst|done~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector15~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector15~0 .lut_mask = 64'hAABBAABBAABBAABB;
defparam \tx_control_fsm|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y54_N35
dffeas \tx_control_fsm|state.READ (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|state.READ .is_wysiwyg = "true";
defparam \tx_control_fsm|state.READ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N32
arriaii_lcell_comb \tx_control_fsm|state~11 (
// Equation(s):
// \tx_control_fsm|state~11_combout  = ( !\tx_control_fsm|LessThan0~5_combout  & ( (\tx_control_fsm|state.READ~q  & \rstn~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\rstn~input_o ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|state~11 .extended_lut = "off";
defparam \tx_control_fsm|state~11 .lut_mask = 64'h000F000F00000000;
defparam \tx_control_fsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N33
dffeas \tx_control_fsm|state.DELAY (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|state.DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|state.DELAY .is_wysiwyg = "true";
defparam \tx_control_fsm|state.DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N12
arriaii_lcell_comb \tx_control_fsm|Selector14~0 (
// Equation(s):
// \tx_control_fsm|Selector14~0_combout  = ( \tx_control_fsm|uart_tx_start~q  & ( \tx_control_fsm|LessThan0~5_combout  & ( (((\tx_control_fsm|state.TRANSMIT~q ) # (\tx_control_fsm|state.READ~q )) # (\tx_control_fsm|state.WAIT~q )) # 
// (\tx_control_fsm|state.DELAY~q ) ) ) ) # ( !\tx_control_fsm|uart_tx_start~q  & ( \tx_control_fsm|LessThan0~5_combout  & ( \tx_control_fsm|state.TRANSMIT~q  ) ) ) # ( \tx_control_fsm|uart_tx_start~q  & ( !\tx_control_fsm|LessThan0~5_combout  & ( 
// ((\tx_control_fsm|state.TRANSMIT~q ) # (\tx_control_fsm|state.WAIT~q )) # (\tx_control_fsm|state.DELAY~q ) ) ) ) # ( !\tx_control_fsm|uart_tx_start~q  & ( !\tx_control_fsm|LessThan0~5_combout  & ( \tx_control_fsm|state.TRANSMIT~q  ) ) )

	.dataa(!\tx_control_fsm|state.DELAY~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\tx_control_fsm|state.TRANSMIT~q ),
	.datae(!\tx_control_fsm|uart_tx_start~q ),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector14~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector14~0 .lut_mask = 64'h00FF77FF00FF7FFF;
defparam \tx_control_fsm|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N13
dffeas \tx_control_fsm|uart_tx_start (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_start .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N20
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector11~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector11~0_combout  = ( \uart_top_inst|uart_tx_inst|state.TX_START_BIT~q  & ( \tx_control_fsm|uart_tx_start~q  & ( (!\uart_top_inst|uart_tx_inst|Equal1~0_combout ) # ((!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & 
// \rstn~input_o )) ) ) ) # ( !\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q  & ( \tx_control_fsm|uart_tx_start~q  & ( (!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & \rstn~input_o ) ) ) ) # ( \uart_top_inst|uart_tx_inst|state.TX_START_BIT~q  & ( 
// !\tx_control_fsm|uart_tx_start~q  & ( !\uart_top_inst|uart_tx_inst|Equal1~0_combout  ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datab(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datac(!\rstn~input_o ),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q ),
	.dataf(!\tx_control_fsm|uart_tx_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector11~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector11~0 .lut_mask = 64'h0000AAAA0C0CAEAE;
defparam \uart_top_inst|uart_tx_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N21
dffeas \uart_top_inst|uart_tx_inst|state.TX_START_BIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state.TX_START_BIT .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|state.TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N6
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector9~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector9~0_combout  = ( \uart_top_inst|uart_tx_inst|bit_index [0] & ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( (!\uart_top_inst|uart_tx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) ) 
// ) ) # ( !\uart_top_inst|uart_tx_inst|bit_index [0] & ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( \uart_top_inst|uart_tx_inst|Equal1~0_combout  ) ) ) # ( \uart_top_inst|uart_tx_inst|bit_index [0] & ( 
// !\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector9~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector9~0 .lut_mask = 64'h00000F0F5555AFAF;
defparam \uart_top_inst|uart_tx_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N7
dffeas \uart_top_inst|uart_tx_inst|bit_index[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|bit_index[0] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N32
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector8~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector8~0_combout  = ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  ) ) # ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  & ( 
// (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & (\uart_top_inst|uart_tx_inst|bit_index [0] & \uart_top_inst|uart_tx_inst|Equal1~0_combout )) ) ) ) # ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( !\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  & ( 
// (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ((!\uart_top_inst|uart_tx_inst|bit_index [0]) # (!\uart_top_inst|uart_tx_inst|Equal1~0_combout ))) ) ) ) # ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( !\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q 
//  & ( (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & (\uart_top_inst|uart_tx_inst|bit_index [0] & \uart_top_inst|uart_tx_inst|Equal1~0_combout )) ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.datab(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.datac(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector8~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector8~0 .lut_mask = 64'h010154540101FFFF;
defparam \uart_top_inst|uart_tx_inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N33
dffeas \uart_top_inst|uart_tx_inst|bit_index[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|bit_index[1] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N36
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector7~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector7~0_combout  = ( \uart_top_inst|uart_tx_inst|bit_index [2] & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( ((\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ((!\uart_top_inst|uart_tx_inst|Equal1~0_combout ) # 
// (!\uart_top_inst|uart_tx_inst|bit_index [0])))) # (\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) ) ) ) # ( !\uart_top_inst|uart_tx_inst|bit_index [2] & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & 
// (\uart_top_inst|uart_tx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|bit_index [0])) ) ) ) # ( \uart_top_inst|uart_tx_inst|bit_index [2] & ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( (\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) # 
// (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ) ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.datab(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datac(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.datae(!\uart_top_inst|uart_tx_inst|bit_index [2]),
	.dataf(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector7~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector7~0 .lut_mask = 64'h0000777700057773;
defparam \uart_top_inst|uart_tx_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N37
dffeas \uart_top_inst|uart_tx_inst|bit_index[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|bit_index[2] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N24
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector12~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector12~0_combout  = ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( ((!\uart_top_inst|uart_tx_inst|bit_index [0]) # ((!\uart_top_inst|uart_tx_inst|Equal1~0_combout ) # 
// (!\uart_top_inst|uart_tx_inst|bit_index [2]))) # (\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q ) ) ) ) # ( !\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( 
// (\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q  & \uart_top_inst|uart_tx_inst|Equal1~0_combout ) ) ) ) # ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( !\uart_top_inst|uart_tx_inst|bit_index [1] ) ) # ( 
// !\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( (\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q  & \uart_top_inst|uart_tx_inst|Equal1~0_combout ) ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|state.TX_START_BIT~q ),
	.datab(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.datac(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|bit_index [2]),
	.datae(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.dataf(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector12~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector12~0 .lut_mask = 64'h0505FFFF0505FFFD;
defparam \uart_top_inst|uart_tx_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N25
dffeas \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N16
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Selector13~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Selector13~0_combout  = ( \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( (!\uart_top_inst|uart_tx_inst|Equal1~0_combout ) # ((\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  
// & (\uart_top_inst|uart_tx_inst|bit_index [0] & \uart_top_inst|uart_tx_inst|bit_index [2]))) ) ) ) # ( !\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( (\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & 
// (\uart_top_inst|uart_tx_inst|bit_index [0] & (\uart_top_inst|uart_tx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|bit_index [2]))) ) ) ) # ( \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( 
// !\uart_top_inst|uart_tx_inst|Equal1~0_combout  ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.datab(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.datac(!\uart_top_inst|uart_tx_inst|Equal1~0_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|bit_index [2]),
	.datae(!\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ),
	.dataf(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Selector13~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|Selector13~0 .lut_mask = 64'h0000F0F00001F0F1;
defparam \uart_top_inst|uart_tx_inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N17
dffeas \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N8
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|state~9 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|state~9_combout  = ( \uart_top_inst|uart_tx_inst|count [2] & ( \uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( (\rstn~input_o  & (\uart_top_inst|uart_tx_inst|count [0] & (\uart_top_inst|uart_tx_inst|count [3] & 
// \uart_top_inst|uart_tx_inst|count [1]))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_tx_inst|count [0]),
	.datac(!\uart_top_inst|uart_tx_inst|count [3]),
	.datad(!\uart_top_inst|uart_tx_inst|count [1]),
	.datae(!\uart_top_inst|uart_tx_inst|count [2]),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state~9 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|state~9 .lut_mask = 64'h0000000000000001;
defparam \uart_top_inst|uart_tx_inst|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N9
dffeas \uart_top_inst|uart_tx_inst|state.TX_CLEANUP (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state.TX_CLEANUP .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|state.TX_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y55_N10
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|state~10 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|state~10_combout  = ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( \tx_control_fsm|uart_tx_start~q  & ( (\rstn~input_o  & !\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) ) ) ) # ( 
// !\uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( \tx_control_fsm|uart_tx_start~q  & ( (\rstn~input_o  & !\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) ) ) ) # ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  & ( !\tx_control_fsm|uart_tx_start~q  & ( 
// (\rstn~input_o  & !\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.dataf(!\tx_control_fsm|uart_tx_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state~10 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|state~10 .lut_mask = 64'h0000505050505050;
defparam \uart_top_inst|uart_tx_inst|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y55_N11
dffeas \uart_top_inst|uart_tx_inst|state.TX_IDLE (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|state.TX_IDLE .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|state.TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N0
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|tx~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|tx~0_combout  = ( !\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q  & ( \uart_top_inst|uart_tx_inst|state.TX_IDLE~q  ) )

	.dataa(gnd),
	.datab(!\uart_top_inst|uart_tx_inst|state.TX_IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|tx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|tx~0 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|tx~0 .lut_mask = 64'h3333333300000000;
defparam \uart_top_inst|uart_tx_inst|tx~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N32
arriaii_io_ibuf \mem_read_data[7]~input (
	.i(mem_read_data[7]),
	.ibar(gnd),
	.o(\mem_read_data[7]~input_o ));
// synopsys translate_off
defparam \mem_read_data[7]~input .bus_hold = "false";
defparam \mem_read_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N28
arriaii_lcell_comb \tx_control_fsm|uart_tx_data[3]~0 (
// Equation(s):
// \tx_control_fsm|uart_tx_data[3]~0_combout  = ( \tx_control_fsm|state.TRANSMIT~q  & ( !\rstn~input_o  ) ) # ( !\tx_control_fsm|state.TRANSMIT~q  )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_control_fsm|state.TRANSMIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[3]~0 .extended_lut = "off";
defparam \tx_control_fsm|uart_tx_data[3]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \tx_control_fsm|uart_tx_data[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N20
arriaii_lcell_comb \tx_control_fsm|uart_tx_data[3]~1 (
// Equation(s):
// \tx_control_fsm|uart_tx_data[3]~1_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( (!\rstn~input_o ) # ((!\tx_control_fsm|state.READ~q  & (!\tx_control_fsm|state.WAIT~q  & !\tx_control_fsm|state.DELAY~q ))) ) ) # ( 
// !\tx_control_fsm|LessThan0~5_combout  & ( (!\rstn~input_o ) # ((!\tx_control_fsm|state.WAIT~q  & !\tx_control_fsm|state.DELAY~q )) ) )

	.dataa(!\tx_control_fsm|state.READ~q ),
	.datab(!\tx_control_fsm|state.WAIT~q ),
	.datac(!\tx_control_fsm|state.DELAY~q ),
	.datad(!\rstn~input_o ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[3]~1 .extended_lut = "off";
defparam \tx_control_fsm|uart_tx_data[3]~1 .lut_mask = 64'hFFC0FFC0FF80FF80;
defparam \tx_control_fsm|uart_tx_data[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N37
dffeas \tx_control_fsm|uart_tx_data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[7] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N32
arriaii_io_ibuf \mem_read_data[6]~input (
	.i(mem_read_data[6]),
	.ibar(gnd),
	.o(\mem_read_data[6]~input_o ));
// synopsys translate_off
defparam \mem_read_data[6]~input .bus_hold = "false";
defparam \mem_read_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N13
dffeas \tx_control_fsm|uart_tx_data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[6] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N94
arriaii_io_ibuf \mem_read_data[5]~input (
	.i(mem_read_data[5]),
	.ibar(gnd),
	.o(\mem_read_data[5]~input_o ));
// synopsys translate_off
defparam \mem_read_data[5]~input .bus_hold = "false";
defparam \mem_read_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N11
dffeas \tx_control_fsm|uart_tx_data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[5] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N94
arriaii_io_ibuf \mem_read_data[3]~input (
	.i(mem_read_data[3]),
	.ibar(gnd),
	.o(\mem_read_data[3]~input_o ));
// synopsys translate_off
defparam \mem_read_data[3]~input .bus_hold = "false";
defparam \mem_read_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N21
dffeas \tx_control_fsm|uart_tx_data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[3] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N63
arriaii_io_ibuf \mem_read_data[2]~input (
	.i(mem_read_data[2]),
	.ibar(gnd),
	.o(\mem_read_data[2]~input_o ));
// synopsys translate_off
defparam \mem_read_data[2]~input .bus_hold = "false";
defparam \mem_read_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N19
dffeas \tx_control_fsm|uart_tx_data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[2] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N1
arriaii_io_ibuf \mem_read_data[1]~input (
	.i(mem_read_data[1]),
	.ibar(gnd),
	.o(\mem_read_data[1]~input_o ));
// synopsys translate_off
defparam \mem_read_data[1]~input .bus_hold = "false";
defparam \mem_read_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N33
dffeas \tx_control_fsm|uart_tx_data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[1] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N1
arriaii_io_ibuf \mem_read_data[0]~input (
	.i(mem_read_data[0]),
	.ibar(gnd),
	.o(\mem_read_data[0]~input_o ));
// synopsys translate_off
defparam \mem_read_data[0]~input .bus_hold = "false";
defparam \mem_read_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N23
dffeas \tx_control_fsm|uart_tx_data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[0] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N20
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Mux0~0 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Mux0~0_combout  = ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( ((!\uart_top_inst|uart_tx_inst|bit_index [2] & ((!\uart_top_inst|uart_tx_inst|bit_index [0] & (\tx_control_fsm|uart_tx_data [0])) # 
// (\uart_top_inst|uart_tx_inst|bit_index [0] & ((\tx_control_fsm|uart_tx_data [1]))))) # (\uart_top_inst|uart_tx_inst|bit_index [2] & (((\uart_top_inst|uart_tx_inst|bit_index [0]))))) ) ) # ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( 
// (!\uart_top_inst|uart_tx_inst|bit_index [2] & ((!\uart_top_inst|uart_tx_inst|bit_index [0] & (((\tx_control_fsm|uart_tx_data [2])))) # (\uart_top_inst|uart_tx_inst|bit_index [0] & (\tx_control_fsm|uart_tx_data [3])))) # 
// (\uart_top_inst|uart_tx_inst|bit_index [2] & ((((\uart_top_inst|uart_tx_inst|bit_index [0]))))) ) )

	.dataa(!\tx_control_fsm|uart_tx_data [3]),
	.datab(!\uart_top_inst|uart_tx_inst|bit_index [2]),
	.datac(!\tx_control_fsm|uart_tx_data [2]),
	.datad(!\uart_top_inst|uart_tx_inst|bit_index [0]),
	.datae(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.dataf(!\tx_control_fsm|uart_tx_data [1]),
	.datag(!\tx_control_fsm|uart_tx_data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Mux0~0 .extended_lut = "on";
defparam \uart_top_inst|uart_tx_inst|Mux0~0 .lut_mask = 64'h0C330C770CFF0C77;
defparam \uart_top_inst|uart_tx_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N63
arriaii_io_ibuf \mem_read_data[4]~input (
	.i(mem_read_data[4]),
	.ibar(gnd),
	.o(\mem_read_data[4]~input_o ));
// synopsys translate_off
defparam \mem_read_data[4]~input .bus_hold = "false";
defparam \mem_read_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y54_N39
dffeas \tx_control_fsm|uart_tx_data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_read_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx_control_fsm|uart_tx_data[3]~0_combout ),
	.sload(vcc),
	.ena(\tx_control_fsm|uart_tx_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|uart_tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|uart_tx_data[4] .is_wysiwyg = "true";
defparam \tx_control_fsm|uart_tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N36
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|Mux0~4 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|Mux0~4_combout  = ( !\uart_top_inst|uart_tx_inst|bit_index [1] & ( ((!\uart_top_inst|uart_tx_inst|bit_index [2] & (((\uart_top_inst|uart_tx_inst|Mux0~0_combout )))) # (\uart_top_inst|uart_tx_inst|bit_index [2] & 
// ((!\uart_top_inst|uart_tx_inst|Mux0~0_combout  & (\tx_control_fsm|uart_tx_data [4])) # (\uart_top_inst|uart_tx_inst|Mux0~0_combout  & ((\tx_control_fsm|uart_tx_data [5])))))) ) ) # ( \uart_top_inst|uart_tx_inst|bit_index [1] & ( 
// (!\uart_top_inst|uart_tx_inst|bit_index [2] & ((((\uart_top_inst|uart_tx_inst|Mux0~0_combout ))))) # (\uart_top_inst|uart_tx_inst|bit_index [2] & (((!\uart_top_inst|uart_tx_inst|Mux0~0_combout  & ((\tx_control_fsm|uart_tx_data [6]))) # 
// (\uart_top_inst|uart_tx_inst|Mux0~0_combout  & (\tx_control_fsm|uart_tx_data [7]))))) ) )

	.dataa(!\tx_control_fsm|uart_tx_data [7]),
	.datab(!\uart_top_inst|uart_tx_inst|bit_index [2]),
	.datac(!\tx_control_fsm|uart_tx_data [6]),
	.datad(!\tx_control_fsm|uart_tx_data [5]),
	.datae(!\uart_top_inst|uart_tx_inst|bit_index [1]),
	.dataf(!\uart_top_inst|uart_tx_inst|Mux0~0_combout ),
	.datag(!\tx_control_fsm|uart_tx_data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|Mux0~4 .extended_lut = "on";
defparam \uart_top_inst|uart_tx_inst|Mux0~4 .lut_mask = 64'h03030303CCFFDDDD;
defparam \uart_top_inst|uart_tx_inst|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y54_N14
arriaii_lcell_comb \uart_top_inst|uart_tx_inst|tx~1 (
// Equation(s):
// \uart_top_inst|uart_tx_inst|tx~1_combout  = ( \uart_top_inst|uart_tx_inst|tx~reg0_q  & ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( (!\uart_top_inst|uart_tx_inst|tx~0_combout ) # (((\rstn~input_o  & \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q 
// )) # (\uart_top_inst|uart_tx_inst|Mux0~4_combout )) ) ) ) # ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( \uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( (!\rstn~input_o  & ((!\uart_top_inst|uart_tx_inst|tx~0_combout ) # 
// ((\uart_top_inst|uart_tx_inst|Mux0~4_combout )))) # (\rstn~input_o  & (!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q  & ((!\uart_top_inst|uart_tx_inst|tx~0_combout ) # (\uart_top_inst|uart_tx_inst|Mux0~4_combout )))) ) ) ) # ( 
// \uart_top_inst|uart_tx_inst|tx~reg0_q  & ( !\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( (!\uart_top_inst|uart_tx_inst|tx~0_combout ) # ((\rstn~input_o  & \uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q )) ) ) ) # ( 
// !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( !\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q  & ( (!\uart_top_inst|uart_tx_inst|tx~0_combout  & ((!\rstn~input_o ) # (!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_tx_inst|tx~0_combout ),
	.datac(!\uart_top_inst|uart_tx_inst|Mux0~4_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|state.TX_CLEANUP~q ),
	.datae(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.dataf(!\uart_top_inst|uart_tx_inst|state.TX_DATA_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_tx_inst|tx~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|tx~1 .extended_lut = "off";
defparam \uart_top_inst|uart_tx_inst|tx~1 .lut_mask = 64'hCC88CCDDCF8ACFDF;
defparam \uart_top_inst|uart_tx_inst|tx~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N15
dffeas \uart_top_inst|uart_tx_inst|tx~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_tx_inst|tx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_tx_inst|tx~reg0 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_tx_inst|tx~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N36
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|always0~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|always0~0_combout  = ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( (\uart_top_inst|uart_rx_inst|count [1] & (!\uart_top_inst|uart_rx_inst|count [3] & (\uart_top_inst|uart_rx_inst|count [2] & \uart_top_inst|uart_rx_inst|count 
// [0]))) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|count [1]),
	.datab(!\uart_top_inst|uart_rx_inst|count [3]),
	.datac(!\uart_top_inst|uart_rx_inst|count [2]),
	.datad(!\uart_top_inst|uart_rx_inst|count [0]),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|always0~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|always0~0 .lut_mask = 64'h0004000400000000;
defparam \uart_top_inst|uart_rx_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N24
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|count~2 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|count~2_combout  = ( !\uart_top_inst|uart_rx_inst|count [0] & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( (!\uart_top_inst|uart_rx_inst|Equal1~0_combout  & (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & (\rstn~input_o 
//  & !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|count [0] & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & (\rstn~input_o  & 
// ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q )))) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.datac(!\rstn~input_o ),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datae(!\uart_top_inst|uart_rx_inst|count [0]),
	.dataf(!\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count~2 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|count~2 .lut_mask = 64'h0203000002000000;
defparam \uart_top_inst|uart_rx_inst|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N25
dffeas \uart_top_inst|uart_rx_inst|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count[0] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N24
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~29 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~29_combout  = ( \uart_top_inst|uart_rx_inst|count [1] & ( (!\rstn~input_o ) # ((\uart_top_inst|uart_rx_inst|count [0] & (\uart_top_inst|uart_rx_inst|count [3] & \uart_top_inst|uart_rx_inst|count [2]))) ) ) # ( 
// !\uart_top_inst|uart_rx_inst|count [1] & ( !\rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_rx_inst|count [0]),
	.datac(!\uart_top_inst|uart_rx_inst|count [3]),
	.datad(!\uart_top_inst|uart_rx_inst|count [2]),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~29 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~29 .lut_mask = 64'hAAAAAAAAAAABAAAB;
defparam \uart_top_inst|uart_rx_inst|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N37
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N32
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~34 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~34_combout  = (\rstn~input_o  & \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~34 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~34 .lut_mask = 64'h0055005500550055;
defparam \uart_top_inst|uart_rx_inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N33
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N34
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~35 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~35_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & ( \rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~35 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~35 .lut_mask = 64'h0000000055555555;
defparam \uart_top_inst|uart_rx_inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N35
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N16
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~36 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~36_combout  = ( \rstn~input_o  & ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q  ) )

	.dataa(gnd),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rstn~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~36 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~36 .lut_mask = 64'h0000333300003333;
defparam \uart_top_inst|uart_rx_inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N17
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N26
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~28 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~28_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  & ( \rstn~input_o  ) )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~28 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~28 .lut_mask = 64'h0000000055555555;
defparam \uart_top_inst|uart_rx_inst|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N27
dffeas \uart_top_inst|uart_rx_inst|state.RX_STOP_BIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N12
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~37 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~37_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( \uart_top_inst|uart_tx_inst|tx~reg0_q  & ( (\rstn~input_o  & ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (!\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ))) ) ) ) # ( \uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( (\rstn~input_o  & ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (!\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( (\rstn~input_o  & ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (!\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.dataf(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~37 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~37 .lut_mask = 64'h5544554400005544;
defparam \uart_top_inst|uart_rx_inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N13
dffeas \uart_top_inst|uart_rx_inst|state.RX_IDLE (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_IDLE .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N22
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector14~1 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector14~1_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & !\uart_top_inst|uart_tx_inst|tx~reg0_q ) ) ) ) 
// # ( !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & !\uart_top_inst|uart_tx_inst|tx~reg0_q ) ) ) ) # ( 
// \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  ) ) # ( !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  & ( 
// (!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & !\uart_top_inst|uart_tx_inst|tx~reg0_q ) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector14~1 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector14~1 .lut_mask = 64'hAA00FFFFAA00AA00;
defparam \uart_top_inst|uart_rx_inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N23
dffeas \uart_top_inst|uart_rx_inst|state.RX_START_BIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_START_BIT .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N34
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Equal1~1 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Equal1~1_combout  = ( \uart_top_inst|uart_rx_inst|count [2] & ( (\uart_top_inst|uart_rx_inst|count [1] & \uart_top_inst|uart_rx_inst|count [0]) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|count [1]),
	.datab(!\uart_top_inst|uart_rx_inst|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_top_inst|uart_rx_inst|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Equal1~1 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Equal1~1 .lut_mask = 64'h0000000011111111;
defparam \uart_top_inst|uart_rx_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N16
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|count~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|count~0_combout  = ( \uart_top_inst|uart_rx_inst|count [3] & ( \uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( (\rstn~input_o  & !\uart_top_inst|uart_rx_inst|Equal1~1_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|count [3] 
// & ( \uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( (\rstn~input_o  & (\uart_top_inst|uart_rx_inst|Equal1~1_combout  & ((!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )))) ) ) )

	.dataa(!\rstn~input_o ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datac(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datad(!\uart_top_inst|uart_rx_inst|Equal1~1_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|count [3]),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|count~0 .lut_mask = 64'h0000000000455500;
defparam \uart_top_inst|uart_rx_inst|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N17
dffeas \uart_top_inst|uart_rx_inst|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|count[3] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N12
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Equal1~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Equal1~0_combout  = ( \uart_top_inst|uart_rx_inst|count [0] & ( \uart_top_inst|uart_rx_inst|count [2] & ( (\uart_top_inst|uart_rx_inst|count [3] & \uart_top_inst|uart_rx_inst|count [1]) ) ) )

	.dataa(gnd),
	.datab(!\uart_top_inst|uart_rx_inst|count [3]),
	.datac(!\uart_top_inst|uart_rx_inst|count [1]),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_rx_inst|count [0]),
	.dataf(!\uart_top_inst|uart_rx_inst|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Equal1~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Equal1~0 .lut_mask = 64'h0000000000000303;
defparam \uart_top_inst|uart_rx_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y43_N10
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector15~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector15~0_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( (!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & ( \uart_top_inst|uart_rx_inst|always0~0_combout  & ( \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  ) ) ) # ( 
// \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & ( !\uart_top_inst|uart_rx_inst|always0~0_combout  & ( !\uart_top_inst|uart_rx_inst|Equal1~0_combout  ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector15~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector15~0 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \uart_top_inst|uart_rx_inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y43_N11
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N20
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~30 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~30_combout  = ( \rstn~input_o  & ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rstn~input_o ),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~30 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~30 .lut_mask = 64'h000000000000FFFF;
defparam \uart_top_inst|uart_rx_inst|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N21
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N10
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~31 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~31_combout  = ( \rstn~input_o  & ( \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rstn~input_o ),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~31 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~31 .lut_mask = 64'h000000000000FFFF;
defparam \uart_top_inst|uart_rx_inst|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N11
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N38
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|state~32 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|state~32_combout  = (\rstn~input_o  & \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q )

	.dataa(!\rstn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state~32 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|state~32 .lut_mask = 64'h0055005500550055;
defparam \uart_top_inst|uart_rx_inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N39
dffeas \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top_inst|uart_rx_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3 .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N30
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector0~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector0~0_combout  = ( !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q  & ( !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & ( (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q  & 
// (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q  & (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q  & !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ))) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ),
	.datac(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ),
	.datad(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector0~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector0~0 .lut_mask = 64'h8000000000000000;
defparam \uart_top_inst|uart_rx_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N24
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector14~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector14~0_combout  = ( \uart_top_inst|uart_rx_inst|count [0] & ( \uart_top_inst|uart_tx_inst|tx~reg0_q  & ( \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  ) ) ) # ( !\uart_top_inst|uart_rx_inst|count [0] & ( 
// \uart_top_inst|uart_tx_inst|tx~reg0_q  & ( \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  ) ) ) # ( \uart_top_inst|uart_rx_inst|count [0] & ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( (\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  & 
// ((!\uart_top_inst|uart_rx_inst|count [1]) # ((!\uart_top_inst|uart_rx_inst|count [2]) # (\uart_top_inst|uart_rx_inst|count [3])))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|count [0] & ( !\uart_top_inst|uart_tx_inst|tx~reg0_q  & ( 
// \uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datab(!\uart_top_inst|uart_rx_inst|count [1]),
	.datac(!\uart_top_inst|uart_rx_inst|count [3]),
	.datad(!\uart_top_inst|uart_rx_inst|count [2]),
	.datae(!\uart_top_inst|uart_rx_inst|count [0]),
	.dataf(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector14~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector14~0 .lut_mask = 64'h5555554555555555;
defparam \uart_top_inst|uart_rx_inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N32
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector0~1 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector0~1_combout  = ( !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & ( !\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector0~1 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector0~1 .lut_mask = 64'hFFFF000000000000;
defparam \uart_top_inst|uart_rx_inst|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N32
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector0~2 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector0~2_combout  = ( \uart_top_inst|uart_rx_inst|done~q  & ( \uart_top_inst|uart_rx_inst|Selector0~1_combout  & ( (((!\uart_top_inst|uart_rx_inst|Selector0~0_combout  & !\uart_top_inst|uart_rx_inst|Equal1~0_combout )) # 
// (\uart_top_inst|uart_rx_inst|Selector14~0_combout )) # (\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|done~q  & ( \uart_top_inst|uart_rx_inst|Selector0~1_combout  & ( 
// (\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout ) ) ) ) # ( \uart_top_inst|uart_rx_inst|done~q  & ( !\uart_top_inst|uart_rx_inst|Selector0~1_combout  & ( ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (\uart_top_inst|uart_rx_inst|Selector14~0_combout )) # (\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|done~q  & ( !\uart_top_inst|uart_rx_inst|Selector0~1_combout  & ( 
// (\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout ) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|Selector0~0_combout ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_STOP_BIT~q ),
	.datac(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datad(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|done~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector0~2 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector0~2 .lut_mask = 64'h0033FF3F0033BF3F;
defparam \uart_top_inst|uart_rx_inst|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N33
dffeas \uart_top_inst|uart_rx_inst|done (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|done .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N0
arriaii_lcell_comb \rx_control_fsm|Add0~1 (
// Equation(s):
// \rx_control_fsm|Add0~1_sumout  = SUM(( VCC ) + ( \rx_control_fsm|j [0] ) + ( !VCC ))
// \rx_control_fsm|Add0~2  = CARRY(( VCC ) + ( \rx_control_fsm|j [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~1_sumout ),
	.cout(\rx_control_fsm|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~1 .extended_lut = "off";
defparam \rx_control_fsm|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \rx_control_fsm|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N20
arriaii_lcell_comb \rx_control_fsm|Selector45~0 (
// Equation(s):
// \rx_control_fsm|Selector45~0_combout  = ( \rx_control_fsm|j [0] & ( ((\rx_control_fsm|state.WRITE~q  & \rx_control_fsm|Add0~1_sumout )) # (\rx_control_fsm|state.WAIT~q ) ) ) # ( !\rx_control_fsm|j [0] & ( (\rx_control_fsm|state.WRITE~q  & 
// \rx_control_fsm|Add0~1_sumout ) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector45~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector45~0 .lut_mask = 64'h0505050537373737;
defparam \rx_control_fsm|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N21
dffeas \rx_control_fsm|j[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_control_fsm|Selector45~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[0] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N2
arriaii_lcell_comb \rx_control_fsm|Add0~5 (
// Equation(s):
// \rx_control_fsm|Add0~5_sumout  = SUM(( \rx_control_fsm|j [1] ) + ( GND ) + ( \rx_control_fsm|Add0~2  ))
// \rx_control_fsm|Add0~6  = CARRY(( \rx_control_fsm|j [1] ) + ( GND ) + ( \rx_control_fsm|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~5_sumout ),
	.cout(\rx_control_fsm|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~5 .extended_lut = "off";
defparam \rx_control_fsm|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N14
arriaii_lcell_comb \rx_control_fsm|Selector44~0 (
// Equation(s):
// \rx_control_fsm|Selector44~0_combout  = ( \rx_control_fsm|Add0~5_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [1])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~5_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [1]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|j [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector44~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector44~0 .lut_mask = 64'h0303030357575757;
defparam \rx_control_fsm|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N35
dffeas \rx_control_fsm|j[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_control_fsm|Selector44~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[1] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N4
arriaii_lcell_comb \rx_control_fsm|Add0~9 (
// Equation(s):
// \rx_control_fsm|Add0~9_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [2] ) + ( \rx_control_fsm|Add0~6  ))
// \rx_control_fsm|Add0~10  = CARRY(( GND ) + ( \rx_control_fsm|j [2] ) + ( \rx_control_fsm|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [2]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~9_sumout ),
	.cout(\rx_control_fsm|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~9 .extended_lut = "off";
defparam \rx_control_fsm|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N10
arriaii_lcell_comb \rx_control_fsm|Selector43~0 (
// Equation(s):
// \rx_control_fsm|Selector43~0_combout  = ( \rx_control_fsm|j [2] & ( ((\rx_control_fsm|state.WRITE~q  & \rx_control_fsm|Add0~9_sumout )) # (\rx_control_fsm|state.WAIT~q ) ) ) # ( !\rx_control_fsm|j [2] & ( (\rx_control_fsm|state.WRITE~q  & 
// \rx_control_fsm|Add0~9_sumout ) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector43~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector43~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N17
dffeas \rx_control_fsm|j[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_control_fsm|Selector43~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[2] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N6
arriaii_lcell_comb \rx_control_fsm|Add0~13 (
// Equation(s):
// \rx_control_fsm|Add0~13_sumout  = SUM(( \rx_control_fsm|j [3] ) + ( GND ) + ( \rx_control_fsm|Add0~10  ))
// \rx_control_fsm|Add0~14  = CARRY(( \rx_control_fsm|j [3] ) + ( GND ) + ( \rx_control_fsm|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~13_sumout ),
	.cout(\rx_control_fsm|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~13 .extended_lut = "off";
defparam \rx_control_fsm|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N22
arriaii_lcell_comb \rx_control_fsm|Selector42~0 (
// Equation(s):
// \rx_control_fsm|Selector42~0_combout  = ( \rx_control_fsm|Add0~13_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [3])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~13_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [3]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [3]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector42~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector42~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N23
dffeas \rx_control_fsm|j[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[3] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N8
arriaii_lcell_comb \rx_control_fsm|Add0~17 (
// Equation(s):
// \rx_control_fsm|Add0~17_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [4] ) + ( \rx_control_fsm|Add0~14  ))
// \rx_control_fsm|Add0~18  = CARRY(( GND ) + ( \rx_control_fsm|j [4] ) + ( \rx_control_fsm|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [4]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~17_sumout ),
	.cout(\rx_control_fsm|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~17 .extended_lut = "off";
defparam \rx_control_fsm|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N18
arriaii_lcell_comb \rx_control_fsm|Selector41~0 (
// Equation(s):
// \rx_control_fsm|Selector41~0_combout  = ( \rx_control_fsm|Add0~17_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [4])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~17_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [4]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(gnd),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|j [4]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector41~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector41~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \rx_control_fsm|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N19
dffeas \rx_control_fsm|j[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[4] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N10
arriaii_lcell_comb \rx_control_fsm|Add0~21 (
// Equation(s):
// \rx_control_fsm|Add0~21_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [5] ) + ( \rx_control_fsm|Add0~18  ))
// \rx_control_fsm|Add0~22  = CARRY(( GND ) + ( \rx_control_fsm|j [5] ) + ( \rx_control_fsm|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [5]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~21_sumout ),
	.cout(\rx_control_fsm|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~21 .extended_lut = "off";
defparam \rx_control_fsm|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N0
arriaii_lcell_comb \rx_control_fsm|Selector40~0 (
// Equation(s):
// \rx_control_fsm|Selector40~0_combout  = (!\rx_control_fsm|state.WRITE~q  & (\rx_control_fsm|state.WAIT~q  & ((\rx_control_fsm|j [5])))) # (\rx_control_fsm|state.WRITE~q  & (((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [5])) # 
// (\rx_control_fsm|Add0~21_sumout )))

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|Add0~21_sumout ),
	.datad(!\rx_control_fsm|j [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector40~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector40~0 .lut_mask = 64'h0537053705370537;
defparam \rx_control_fsm|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N1
dffeas \rx_control_fsm|j[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[5] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N12
arriaii_lcell_comb \rx_control_fsm|Add0~25 (
// Equation(s):
// \rx_control_fsm|Add0~25_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [6] ) + ( \rx_control_fsm|Add0~22  ))
// \rx_control_fsm|Add0~26  = CARRY(( GND ) + ( \rx_control_fsm|j [6] ) + ( \rx_control_fsm|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [6]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~25_sumout ),
	.cout(\rx_control_fsm|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~25 .extended_lut = "off";
defparam \rx_control_fsm|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N14
arriaii_lcell_comb \rx_control_fsm|Selector39~0 (
// Equation(s):
// \rx_control_fsm|Selector39~0_combout  = ( \rx_control_fsm|Add0~25_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [6])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~25_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [6]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [6]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector39~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector39~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N15
dffeas \rx_control_fsm|j[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[6] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N14
arriaii_lcell_comb \rx_control_fsm|Add0~29 (
// Equation(s):
// \rx_control_fsm|Add0~29_sumout  = SUM(( \rx_control_fsm|j [7] ) + ( GND ) + ( \rx_control_fsm|Add0~26  ))
// \rx_control_fsm|Add0~30  = CARRY(( \rx_control_fsm|j [7] ) + ( GND ) + ( \rx_control_fsm|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~29_sumout ),
	.cout(\rx_control_fsm|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~29 .extended_lut = "off";
defparam \rx_control_fsm|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N16
arriaii_lcell_comb \rx_control_fsm|Selector38~0 (
// Equation(s):
// \rx_control_fsm|Selector38~0_combout  = ( \rx_control_fsm|Add0~29_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [7])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~29_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [7]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [7]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector38~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector38~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N17
dffeas \rx_control_fsm|j[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[7] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N16
arriaii_lcell_comb \rx_control_fsm|Add0~33 (
// Equation(s):
// \rx_control_fsm|Add0~33_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [8] ) + ( \rx_control_fsm|Add0~30  ))
// \rx_control_fsm|Add0~34  = CARRY(( GND ) + ( \rx_control_fsm|j [8] ) + ( \rx_control_fsm|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [8]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~33_sumout ),
	.cout(\rx_control_fsm|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~33 .extended_lut = "off";
defparam \rx_control_fsm|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N8
arriaii_lcell_comb \rx_control_fsm|Selector37~0 (
// Equation(s):
// \rx_control_fsm|Selector37~0_combout  = ( \rx_control_fsm|Add0~33_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [8])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~33_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [8]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [8]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector37~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector37~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N9
dffeas \rx_control_fsm|j[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[8] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N18
arriaii_lcell_comb \rx_control_fsm|Add0~37 (
// Equation(s):
// \rx_control_fsm|Add0~37_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [9] ) + ( \rx_control_fsm|Add0~34  ))
// \rx_control_fsm|Add0~38  = CARRY(( GND ) + ( \rx_control_fsm|j [9] ) + ( \rx_control_fsm|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [9]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~37_sumout ),
	.cout(\rx_control_fsm|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~37 .extended_lut = "off";
defparam \rx_control_fsm|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N22
arriaii_lcell_comb \rx_control_fsm|Selector36~0 (
// Equation(s):
// \rx_control_fsm|Selector36~0_combout  = ( \rx_control_fsm|Add0~37_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [9])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~37_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [9]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [9]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector36~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector36~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N23
dffeas \rx_control_fsm|j[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[9] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N20
arriaii_lcell_comb \rx_control_fsm|Add0~41 (
// Equation(s):
// \rx_control_fsm|Add0~41_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [10] ) + ( \rx_control_fsm|Add0~38  ))
// \rx_control_fsm|Add0~42  = CARRY(( GND ) + ( \rx_control_fsm|j [10] ) + ( \rx_control_fsm|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [10]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~41_sumout ),
	.cout(\rx_control_fsm|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~41 .extended_lut = "off";
defparam \rx_control_fsm|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N32
arriaii_lcell_comb \rx_control_fsm|Selector35~0 (
// Equation(s):
// \rx_control_fsm|Selector35~0_combout  = ( \rx_control_fsm|Add0~41_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [10])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~41_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [10]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [10]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector35~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector35~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N33
dffeas \rx_control_fsm|j[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[10] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N22
arriaii_lcell_comb \rx_control_fsm|Add0~45 (
// Equation(s):
// \rx_control_fsm|Add0~45_sumout  = SUM(( \rx_control_fsm|j [11] ) + ( GND ) + ( \rx_control_fsm|Add0~42  ))
// \rx_control_fsm|Add0~46  = CARRY(( \rx_control_fsm|j [11] ) + ( GND ) + ( \rx_control_fsm|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~45_sumout ),
	.cout(\rx_control_fsm|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~45 .extended_lut = "off";
defparam \rx_control_fsm|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N2
arriaii_lcell_comb \rx_control_fsm|Selector34~0 (
// Equation(s):
// \rx_control_fsm|Selector34~0_combout  = (!\rx_control_fsm|state.WRITE~q  & (\rx_control_fsm|state.WAIT~q  & ((\rx_control_fsm|j [11])))) # (\rx_control_fsm|state.WRITE~q  & (((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [11])) # 
// (\rx_control_fsm|Add0~45_sumout )))

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|Add0~45_sumout ),
	.datad(!\rx_control_fsm|j [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector34~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector34~0 .lut_mask = 64'h0537053705370537;
defparam \rx_control_fsm|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N3
dffeas \rx_control_fsm|j[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[11] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N24
arriaii_lcell_comb \rx_control_fsm|Add0~49 (
// Equation(s):
// \rx_control_fsm|Add0~49_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [12] ) + ( \rx_control_fsm|Add0~46  ))
// \rx_control_fsm|Add0~50  = CARRY(( GND ) + ( \rx_control_fsm|j [12] ) + ( \rx_control_fsm|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [12]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~49_sumout ),
	.cout(\rx_control_fsm|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~49 .extended_lut = "off";
defparam \rx_control_fsm|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N4
arriaii_lcell_comb \rx_control_fsm|Selector33~0 (
// Equation(s):
// \rx_control_fsm|Selector33~0_combout  = ( \rx_control_fsm|Add0~49_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [12])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~49_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [12]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [12]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector33~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector33~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N5
dffeas \rx_control_fsm|j[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[12] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N26
arriaii_lcell_comb \rx_control_fsm|Add0~53 (
// Equation(s):
// \rx_control_fsm|Add0~53_sumout  = SUM(( \rx_control_fsm|j [13] ) + ( GND ) + ( \rx_control_fsm|Add0~50  ))
// \rx_control_fsm|Add0~54  = CARRY(( \rx_control_fsm|j [13] ) + ( GND ) + ( \rx_control_fsm|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~53_sumout ),
	.cout(\rx_control_fsm|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~53 .extended_lut = "off";
defparam \rx_control_fsm|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N12
arriaii_lcell_comb \rx_control_fsm|Selector32~0 (
// Equation(s):
// \rx_control_fsm|Selector32~0_combout  = ( \rx_control_fsm|Add0~53_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [13])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~53_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [13]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [13]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector32~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector32~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N13
dffeas \rx_control_fsm|j[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[13] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N28
arriaii_lcell_comb \rx_control_fsm|Add0~57 (
// Equation(s):
// \rx_control_fsm|Add0~57_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [14] ) + ( \rx_control_fsm|Add0~54  ))
// \rx_control_fsm|Add0~58  = CARRY(( GND ) + ( \rx_control_fsm|j [14] ) + ( \rx_control_fsm|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [14]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~57_sumout ),
	.cout(\rx_control_fsm|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~57 .extended_lut = "off";
defparam \rx_control_fsm|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N34
arriaii_lcell_comb \rx_control_fsm|Selector31~0 (
// Equation(s):
// \rx_control_fsm|Selector31~0_combout  = ( \rx_control_fsm|Add0~57_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [14])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~57_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [14]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [14]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector31~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector31~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N35
dffeas \rx_control_fsm|j[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[14] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N30
arriaii_lcell_comb \rx_control_fsm|Add0~61 (
// Equation(s):
// \rx_control_fsm|Add0~61_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [15] ) + ( \rx_control_fsm|Add0~58  ))
// \rx_control_fsm|Add0~62  = CARRY(( GND ) + ( \rx_control_fsm|j [15] ) + ( \rx_control_fsm|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [15]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~61_sumout ),
	.cout(\rx_control_fsm|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~61 .extended_lut = "off";
defparam \rx_control_fsm|Add0~61 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N36
arriaii_lcell_comb \rx_control_fsm|Selector30~0 (
// Equation(s):
// \rx_control_fsm|Selector30~0_combout  = ( \rx_control_fsm|Add0~61_sumout  & ( ((\rx_control_fsm|j [15] & \rx_control_fsm|state.WAIT~q )) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~61_sumout  & ( (\rx_control_fsm|j [15] & 
// \rx_control_fsm|state.WAIT~q ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|j [15]),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector30~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector30~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \rx_control_fsm|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N37
dffeas \rx_control_fsm|j[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[15] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N32
arriaii_lcell_comb \rx_control_fsm|Add0~65 (
// Equation(s):
// \rx_control_fsm|Add0~65_sumout  = SUM(( \rx_control_fsm|j [16] ) + ( GND ) + ( \rx_control_fsm|Add0~62  ))
// \rx_control_fsm|Add0~66  = CARRY(( \rx_control_fsm|j [16] ) + ( GND ) + ( \rx_control_fsm|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~65_sumout ),
	.cout(\rx_control_fsm|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~65 .extended_lut = "off";
defparam \rx_control_fsm|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N24
arriaii_lcell_comb \rx_control_fsm|Selector29~0 (
// Equation(s):
// \rx_control_fsm|Selector29~0_combout  = ( \rx_control_fsm|Add0~65_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [16])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~65_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [16]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [16]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector29~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector29~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N25
dffeas \rx_control_fsm|j[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[16] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N34
arriaii_lcell_comb \rx_control_fsm|Add0~69 (
// Equation(s):
// \rx_control_fsm|Add0~69_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [17] ) + ( \rx_control_fsm|Add0~66  ))
// \rx_control_fsm|Add0~70  = CARRY(( GND ) + ( \rx_control_fsm|j [17] ) + ( \rx_control_fsm|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [17]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~69_sumout ),
	.cout(\rx_control_fsm|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~69 .extended_lut = "off";
defparam \rx_control_fsm|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N24
arriaii_lcell_comb \rx_control_fsm|Selector28~0 (
// Equation(s):
// \rx_control_fsm|Selector28~0_combout  = ( \rx_control_fsm|Add0~69_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [17])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~69_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [17]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [17]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector28~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector28~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N25
dffeas \rx_control_fsm|j[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[17] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N36
arriaii_lcell_comb \rx_control_fsm|Add0~73 (
// Equation(s):
// \rx_control_fsm|Add0~73_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [18] ) + ( \rx_control_fsm|Add0~70  ))
// \rx_control_fsm|Add0~74  = CARRY(( GND ) + ( \rx_control_fsm|j [18] ) + ( \rx_control_fsm|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [18]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~73_sumout ),
	.cout(\rx_control_fsm|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~73 .extended_lut = "off";
defparam \rx_control_fsm|Add0~73 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N30
arriaii_lcell_comb \rx_control_fsm|Selector27~0 (
// Equation(s):
// \rx_control_fsm|Selector27~0_combout  = ( \rx_control_fsm|Add0~73_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [18])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~73_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [18]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [18]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector27~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector27~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N31
dffeas \rx_control_fsm|j[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[18] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y41_N38
arriaii_lcell_comb \rx_control_fsm|Add0~77 (
// Equation(s):
// \rx_control_fsm|Add0~77_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [19] ) + ( \rx_control_fsm|Add0~74  ))
// \rx_control_fsm|Add0~78  = CARRY(( GND ) + ( \rx_control_fsm|j [19] ) + ( \rx_control_fsm|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [19]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~77_sumout ),
	.cout(\rx_control_fsm|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~77 .extended_lut = "off";
defparam \rx_control_fsm|Add0~77 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N20
arriaii_lcell_comb \rx_control_fsm|Selector26~0 (
// Equation(s):
// \rx_control_fsm|Selector26~0_combout  = ( \rx_control_fsm|Add0~77_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [19])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~77_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [19]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [19]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector26~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector26~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N21
dffeas \rx_control_fsm|j[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[19] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N0
arriaii_lcell_comb \rx_control_fsm|Add0~81 (
// Equation(s):
// \rx_control_fsm|Add0~81_sumout  = SUM(( \rx_control_fsm|j [20] ) + ( GND ) + ( \rx_control_fsm|Add0~78  ))
// \rx_control_fsm|Add0~82  = CARRY(( \rx_control_fsm|j [20] ) + ( GND ) + ( \rx_control_fsm|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~81_sumout ),
	.cout(\rx_control_fsm|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~81 .extended_lut = "off";
defparam \rx_control_fsm|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N34
arriaii_lcell_comb \rx_control_fsm|Selector25~0 (
// Equation(s):
// \rx_control_fsm|Selector25~0_combout  = ( \rx_control_fsm|Add0~81_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [20])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~81_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [20]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(gnd),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|j [20]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector25~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector25~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \rx_control_fsm|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N35
dffeas \rx_control_fsm|j[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[20] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N2
arriaii_lcell_comb \rx_control_fsm|Add0~85 (
// Equation(s):
// \rx_control_fsm|Add0~85_sumout  = SUM(( \rx_control_fsm|j [21] ) + ( GND ) + ( \rx_control_fsm|Add0~82  ))
// \rx_control_fsm|Add0~86  = CARRY(( \rx_control_fsm|j [21] ) + ( GND ) + ( \rx_control_fsm|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~85_sumout ),
	.cout(\rx_control_fsm|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~85 .extended_lut = "off";
defparam \rx_control_fsm|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N28
arriaii_lcell_comb \rx_control_fsm|Selector24~0 (
// Equation(s):
// \rx_control_fsm|Selector24~0_combout  = ( \rx_control_fsm|Add0~85_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [21])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~85_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [21]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [21]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector24~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector24~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N29
dffeas \rx_control_fsm|j[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[21] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N4
arriaii_lcell_comb \rx_control_fsm|Add0~89 (
// Equation(s):
// \rx_control_fsm|Add0~89_sumout  = SUM(( \rx_control_fsm|j [22] ) + ( GND ) + ( \rx_control_fsm|Add0~86  ))
// \rx_control_fsm|Add0~90  = CARRY(( \rx_control_fsm|j [22] ) + ( GND ) + ( \rx_control_fsm|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~89_sumout ),
	.cout(\rx_control_fsm|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~89 .extended_lut = "off";
defparam \rx_control_fsm|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N26
arriaii_lcell_comb \rx_control_fsm|Selector23~0 (
// Equation(s):
// \rx_control_fsm|Selector23~0_combout  = ( \rx_control_fsm|Add0~89_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [22])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~89_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [22]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [22]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector23~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector23~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N27
dffeas \rx_control_fsm|j[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[22] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N38
arriaii_lcell_comb \rx_control_fsm|LessThan0~1 (
// Equation(s):
// \rx_control_fsm|LessThan0~1_combout  = ( !\rx_control_fsm|j [18] & ( !\rx_control_fsm|j [19] & ( (!\rx_control_fsm|j [21] & (!\rx_control_fsm|j [20] & (!\rx_control_fsm|j [22] & !\rx_control_fsm|j [17]))) ) ) )

	.dataa(!\rx_control_fsm|j [21]),
	.datab(!\rx_control_fsm|j [20]),
	.datac(!\rx_control_fsm|j [22]),
	.datad(!\rx_control_fsm|j [17]),
	.datae(!\rx_control_fsm|j [18]),
	.dataf(!\rx_control_fsm|j [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~1 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \rx_control_fsm|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N6
arriaii_lcell_comb \rx_control_fsm|Add0~93 (
// Equation(s):
// \rx_control_fsm|Add0~93_sumout  = SUM(( \rx_control_fsm|j [23] ) + ( GND ) + ( \rx_control_fsm|Add0~90  ))
// \rx_control_fsm|Add0~94  = CARRY(( \rx_control_fsm|j [23] ) + ( GND ) + ( \rx_control_fsm|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~93_sumout ),
	.cout(\rx_control_fsm|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~93 .extended_lut = "off";
defparam \rx_control_fsm|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N34
arriaii_lcell_comb \rx_control_fsm|Selector22~0 (
// Equation(s):
// \rx_control_fsm|Selector22~0_combout  = ( \rx_control_fsm|Add0~93_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [23])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~93_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [23]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [23]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector22~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector22~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N35
dffeas \rx_control_fsm|j[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[23] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N8
arriaii_lcell_comb \rx_control_fsm|Add0~97 (
// Equation(s):
// \rx_control_fsm|Add0~97_sumout  = SUM(( \rx_control_fsm|j [24] ) + ( GND ) + ( \rx_control_fsm|Add0~94  ))
// \rx_control_fsm|Add0~98  = CARRY(( \rx_control_fsm|j [24] ) + ( GND ) + ( \rx_control_fsm|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~97_sumout ),
	.cout(\rx_control_fsm|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~97 .extended_lut = "off";
defparam \rx_control_fsm|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N12
arriaii_lcell_comb \rx_control_fsm|Selector21~0 (
// Equation(s):
// \rx_control_fsm|Selector21~0_combout  = ( \rx_control_fsm|Add0~97_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [24])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~97_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [24]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [24]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector21~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector21~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N13
dffeas \rx_control_fsm|j[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[24] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N10
arriaii_lcell_comb \rx_control_fsm|Add0~101 (
// Equation(s):
// \rx_control_fsm|Add0~101_sumout  = SUM(( \rx_control_fsm|j [25] ) + ( GND ) + ( \rx_control_fsm|Add0~98  ))
// \rx_control_fsm|Add0~102  = CARRY(( \rx_control_fsm|j [25] ) + ( GND ) + ( \rx_control_fsm|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~101_sumout ),
	.cout(\rx_control_fsm|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~101 .extended_lut = "off";
defparam \rx_control_fsm|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N26
arriaii_lcell_comb \rx_control_fsm|Selector20~0 (
// Equation(s):
// \rx_control_fsm|Selector20~0_combout  = ( \rx_control_fsm|Add0~101_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [25])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~101_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [25]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [25]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector20~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector20~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N27
dffeas \rx_control_fsm|j[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[25] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N12
arriaii_lcell_comb \rx_control_fsm|Add0~105 (
// Equation(s):
// \rx_control_fsm|Add0~105_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [26] ) + ( \rx_control_fsm|Add0~102  ))
// \rx_control_fsm|Add0~106  = CARRY(( GND ) + ( \rx_control_fsm|j [26] ) + ( \rx_control_fsm|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [26]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~105_sumout ),
	.cout(\rx_control_fsm|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~105 .extended_lut = "off";
defparam \rx_control_fsm|Add0~105 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N24
arriaii_lcell_comb \rx_control_fsm|Selector19~0 (
// Equation(s):
// \rx_control_fsm|Selector19~0_combout  = ( \rx_control_fsm|Add0~105_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [26])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~105_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [26]) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|j [26]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector19~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector19~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \rx_control_fsm|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N25
dffeas \rx_control_fsm|j[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[26] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N14
arriaii_lcell_comb \rx_control_fsm|Add0~109 (
// Equation(s):
// \rx_control_fsm|Add0~109_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [27] ) + ( \rx_control_fsm|Add0~106  ))
// \rx_control_fsm|Add0~110  = CARRY(( GND ) + ( \rx_control_fsm|j [27] ) + ( \rx_control_fsm|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [27]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~109_sumout ),
	.cout(\rx_control_fsm|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~109 .extended_lut = "off";
defparam \rx_control_fsm|Add0~109 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N28
arriaii_lcell_comb \rx_control_fsm|Selector18~0 (
// Equation(s):
// \rx_control_fsm|Selector18~0_combout  = ( \rx_control_fsm|Add0~109_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [27])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~109_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [27]) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|j [27]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector18~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector18~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \rx_control_fsm|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N29
dffeas \rx_control_fsm|j[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[27] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N16
arriaii_lcell_comb \rx_control_fsm|Add0~113 (
// Equation(s):
// \rx_control_fsm|Add0~113_sumout  = SUM(( \rx_control_fsm|j [28] ) + ( GND ) + ( \rx_control_fsm|Add0~110  ))
// \rx_control_fsm|Add0~114  = CARRY(( \rx_control_fsm|j [28] ) + ( GND ) + ( \rx_control_fsm|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~113_sumout ),
	.cout(\rx_control_fsm|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~113 .extended_lut = "off";
defparam \rx_control_fsm|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx_control_fsm|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N30
arriaii_lcell_comb \rx_control_fsm|Selector17~0 (
// Equation(s):
// \rx_control_fsm|Selector17~0_combout  = ( \rx_control_fsm|Add0~113_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [28])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~113_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [28]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [28]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector17~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector17~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N31
dffeas \rx_control_fsm|j[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[28] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N18
arriaii_lcell_comb \rx_control_fsm|Add0~117 (
// Equation(s):
// \rx_control_fsm|Add0~117_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [29] ) + ( \rx_control_fsm|Add0~114  ))
// \rx_control_fsm|Add0~118  = CARRY(( GND ) + ( \rx_control_fsm|j [29] ) + ( \rx_control_fsm|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [29]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~117_sumout ),
	.cout(\rx_control_fsm|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~117 .extended_lut = "off";
defparam \rx_control_fsm|Add0~117 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N32
arriaii_lcell_comb \rx_control_fsm|Selector16~0 (
// Equation(s):
// \rx_control_fsm|Selector16~0_combout  = ( \rx_control_fsm|Add0~117_sumout  & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|j [29])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|Add0~117_sumout  & ( (\rx_control_fsm|state.WAIT~q  & 
// \rx_control_fsm|j [29]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|j [29]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector16~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector16~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y40_N33
dffeas \rx_control_fsm|j[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[29] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N20
arriaii_lcell_comb \rx_control_fsm|Add0~121 (
// Equation(s):
// \rx_control_fsm|Add0~121_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [30] ) + ( \rx_control_fsm|Add0~118  ))
// \rx_control_fsm|Add0~122  = CARRY(( GND ) + ( \rx_control_fsm|j [30] ) + ( \rx_control_fsm|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [30]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~121_sumout ),
	.cout(\rx_control_fsm|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~121 .extended_lut = "off";
defparam \rx_control_fsm|Add0~121 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N20
arriaii_lcell_comb \rx_control_fsm|Selector15~0 (
// Equation(s):
// \rx_control_fsm|Selector15~0_combout  = ( \rx_control_fsm|j [30] & ( \rx_control_fsm|Add0~121_sumout  & ( (\rx_control_fsm|state.WRITE~q ) # (\rx_control_fsm|state.WAIT~q ) ) ) ) # ( !\rx_control_fsm|j [30] & ( \rx_control_fsm|Add0~121_sumout  & ( 
// \rx_control_fsm|state.WRITE~q  ) ) ) # ( \rx_control_fsm|j [30] & ( !\rx_control_fsm|Add0~121_sumout  & ( \rx_control_fsm|state.WAIT~q  ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|j [30]),
	.dataf(!\rx_control_fsm|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector15~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector15~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \rx_control_fsm|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N21
dffeas \rx_control_fsm|j[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[30] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N22
arriaii_lcell_comb \rx_control_fsm|Add0~125 (
// Equation(s):
// \rx_control_fsm|Add0~125_sumout  = SUM(( GND ) + ( \rx_control_fsm|j [31] ) + ( \rx_control_fsm|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [31]),
	.datag(gnd),
	.cin(\rx_control_fsm|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx_control_fsm|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Add0~125 .extended_lut = "off";
defparam \rx_control_fsm|Add0~125 .lut_mask = 64'h0000FF0000000000;
defparam \rx_control_fsm|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N16
arriaii_lcell_comb \rx_control_fsm|Selector14~0 (
// Equation(s):
// \rx_control_fsm|Selector14~0_combout  = ( \rx_control_fsm|j [31] & ( \rx_control_fsm|Add0~125_sumout  & ( (\rx_control_fsm|state.WRITE~q ) # (\rx_control_fsm|state.WAIT~q ) ) ) ) # ( !\rx_control_fsm|j [31] & ( \rx_control_fsm|Add0~125_sumout  & ( 
// \rx_control_fsm|state.WRITE~q  ) ) ) # ( \rx_control_fsm|j [31] & ( !\rx_control_fsm|Add0~125_sumout  & ( \rx_control_fsm|state.WAIT~q  ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|j [31]),
	.dataf(!\rx_control_fsm|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector14~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector14~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \rx_control_fsm|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N17
dffeas \rx_control_fsm|j[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|j [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|j[31] .is_wysiwyg = "true";
defparam \rx_control_fsm|j[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N28
arriaii_lcell_comb \rx_control_fsm|LessThan0~3 (
// Equation(s):
// \rx_control_fsm|LessThan0~3_combout  = ( !\rx_control_fsm|j [8] & ( !\rx_control_fsm|j [10] & ( (!\rx_control_fsm|j [5] & (!\rx_control_fsm|j [11] & (!\rx_control_fsm|j [9] & !\rx_control_fsm|j [7]))) ) ) )

	.dataa(!\rx_control_fsm|j [5]),
	.datab(!\rx_control_fsm|j [11]),
	.datac(!\rx_control_fsm|j [9]),
	.datad(!\rx_control_fsm|j [7]),
	.datae(!\rx_control_fsm|j [8]),
	.dataf(!\rx_control_fsm|j [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~3 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \rx_control_fsm|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N8
arriaii_lcell_comb \rx_control_fsm|LessThan0~4 (
// Equation(s):
// \rx_control_fsm|LessThan0~4_combout  = ( !\rx_control_fsm|j [2] & ( !\rx_control_fsm|j [30] & ( (!\rx_control_fsm|j [4] & (!\rx_control_fsm|j [3] & (!\rx_control_fsm|j [24] & !\rx_control_fsm|j [6]))) ) ) )

	.dataa(!\rx_control_fsm|j [4]),
	.datab(!\rx_control_fsm|j [3]),
	.datac(!\rx_control_fsm|j [24]),
	.datad(!\rx_control_fsm|j [6]),
	.datae(!\rx_control_fsm|j [2]),
	.dataf(!\rx_control_fsm|j [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~4 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \rx_control_fsm|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X31_Y40_N38
arriaii_lcell_comb \rx_control_fsm|LessThan0~2 (
// Equation(s):
// \rx_control_fsm|LessThan0~2_combout  = ( !\rx_control_fsm|j [23] & ( !\rx_control_fsm|j [26] & ( (!\rx_control_fsm|j [27] & (!\rx_control_fsm|j [28] & (!\rx_control_fsm|j [25] & !\rx_control_fsm|j [29]))) ) ) )

	.dataa(!\rx_control_fsm|j [27]),
	.datab(!\rx_control_fsm|j [28]),
	.datac(!\rx_control_fsm|j [25]),
	.datad(!\rx_control_fsm|j [29]),
	.datae(!\rx_control_fsm|j [23]),
	.dataf(!\rx_control_fsm|j [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~2 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \rx_control_fsm|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N38
arriaii_lcell_comb \rx_control_fsm|LessThan0~0 (
// Equation(s):
// \rx_control_fsm|LessThan0~0_combout  = ( !\rx_control_fsm|j [16] & ( (!\rx_control_fsm|j [12] & (!\rx_control_fsm|j [15] & (!\rx_control_fsm|j [14] & !\rx_control_fsm|j [13]))) ) )

	.dataa(!\rx_control_fsm|j [12]),
	.datab(!\rx_control_fsm|j [15]),
	.datac(!\rx_control_fsm|j [14]),
	.datad(!\rx_control_fsm|j [13]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|j [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~0 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \rx_control_fsm|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N2
arriaii_lcell_comb \rx_control_fsm|LessThan0~5 (
// Equation(s):
// \rx_control_fsm|LessThan0~5_combout  = ( \rx_control_fsm|LessThan0~2_combout  & ( \rx_control_fsm|LessThan0~0_combout  & ( (!\rx_control_fsm|j [31] & ((!\rx_control_fsm|LessThan0~1_combout ) # ((!\rx_control_fsm|LessThan0~3_combout ) # 
// (!\rx_control_fsm|LessThan0~4_combout )))) ) ) ) # ( !\rx_control_fsm|LessThan0~2_combout  & ( \rx_control_fsm|LessThan0~0_combout  & ( !\rx_control_fsm|j [31] ) ) ) # ( \rx_control_fsm|LessThan0~2_combout  & ( !\rx_control_fsm|LessThan0~0_combout  & ( 
// !\rx_control_fsm|j [31] ) ) ) # ( !\rx_control_fsm|LessThan0~2_combout  & ( !\rx_control_fsm|LessThan0~0_combout  & ( !\rx_control_fsm|j [31] ) ) )

	.dataa(!\rx_control_fsm|LessThan0~1_combout ),
	.datab(!\rx_control_fsm|j [31]),
	.datac(!\rx_control_fsm|LessThan0~3_combout ),
	.datad(!\rx_control_fsm|LessThan0~4_combout ),
	.datae(!\rx_control_fsm|LessThan0~2_combout ),
	.dataf(!\rx_control_fsm|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|LessThan0~5 .extended_lut = "off";
defparam \rx_control_fsm|LessThan0~5 .lut_mask = 64'hCCCCCCCCCCCCCCC8;
defparam \rx_control_fsm|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N32
arriaii_lcell_comb \rx_control_fsm|state~6 (
// Equation(s):
// \rx_control_fsm|state~6_combout  = ( \rx_control_fsm|LessThan0~5_combout  & ( !\rx_control_fsm|state.WAIT~q  ) ) # ( !\rx_control_fsm|LessThan0~5_combout  & ( (!\uart_top_inst|uart_rx_inst|done~q ) # (!\rx_control_fsm|state.WAIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_rx_inst|done~q ),
	.datad(!\rx_control_fsm|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\rx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|state~6 .extended_lut = "off";
defparam \rx_control_fsm|state~6 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \rx_control_fsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N33
dffeas \rx_control_fsm|state.WAIT (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|state.WAIT .is_wysiwyg = "true";
defparam \rx_control_fsm|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N16
arriaii_lcell_comb \rx_control_fsm|state~5 (
// Equation(s):
// \rx_control_fsm|state~5_combout  = ( !\rx_control_fsm|LessThan0~5_combout  & ( (\rx_control_fsm|state.WAIT~q  & (\uart_top_inst|uart_rx_inst|done~q  & \rstn~input_o )) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_rx_inst|done~q ),
	.datad(!\rstn~input_o ),
	.datae(gnd),
	.dataf(!\rx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|state~5 .extended_lut = "off";
defparam \rx_control_fsm|state~5 .lut_mask = 64'h0005000500000000;
defparam \rx_control_fsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N17
dffeas \rx_control_fsm|state.WRITE (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|state.WRITE .is_wysiwyg = "true";
defparam \rx_control_fsm|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N24
arriaii_lcell_comb \rx_control_fsm|Selector3~0 (
// Equation(s):
// \rx_control_fsm|Selector3~0_combout  = ( \rx_control_fsm|mem_write_addr [0] & ( \rx_control_fsm|j [0] & ( (\rx_control_fsm|state.WAIT~q ) # (\rx_control_fsm|state.WRITE~q ) ) ) ) # ( !\rx_control_fsm|mem_write_addr [0] & ( \rx_control_fsm|j [0] & ( 
// \rx_control_fsm|state.WRITE~q  ) ) ) # ( \rx_control_fsm|mem_write_addr [0] & ( !\rx_control_fsm|j [0] & ( \rx_control_fsm|state.WAIT~q  ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(!\rx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|mem_write_addr [0]),
	.dataf(!\rx_control_fsm|j [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector3~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector3~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \rx_control_fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N25
dffeas \rx_control_fsm|mem_write_addr[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_addr[0] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N26
arriaii_lcell_comb \rx_control_fsm|Selector2~0 (
// Equation(s):
// \rx_control_fsm|Selector2~0_combout  = (!\rx_control_fsm|state.WRITE~q  & (\rx_control_fsm|state.WAIT~q  & ((\rx_control_fsm|mem_write_addr [1])))) # (\rx_control_fsm|state.WRITE~q  & (((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_addr [1])) 
// # (\rx_control_fsm|j [1])))

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|j [1]),
	.datad(!\rx_control_fsm|mem_write_addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector2~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector2~0 .lut_mask = 64'h0537053705370537;
defparam \rx_control_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N27
dffeas \rx_control_fsm|mem_write_addr[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_addr[1] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N28
arriaii_lcell_comb \rx_control_fsm|Selector1~0 (
// Equation(s):
// \rx_control_fsm|Selector1~0_combout  = ( \rx_control_fsm|mem_write_addr [2] & ( \rx_control_fsm|j [2] & ( (\rx_control_fsm|state.WAIT~q ) # (\rx_control_fsm|state.WRITE~q ) ) ) ) # ( !\rx_control_fsm|mem_write_addr [2] & ( \rx_control_fsm|j [2] & ( 
// \rx_control_fsm|state.WRITE~q  ) ) ) # ( \rx_control_fsm|mem_write_addr [2] & ( !\rx_control_fsm|j [2] & ( \rx_control_fsm|state.WAIT~q  ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(!\rx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|mem_write_addr [2]),
	.dataf(!\rx_control_fsm|j [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector1~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector1~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \rx_control_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N29
dffeas \rx_control_fsm|mem_write_addr[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_addr[2] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N6
arriaii_lcell_comb \rx_control_fsm|Selector0~0 (
// Equation(s):
// \rx_control_fsm|Selector0~0_combout  = (!\rx_control_fsm|state.WRITE~q  & (\rx_control_fsm|state.WAIT~q  & ((\rx_control_fsm|mem_write_addr [3])))) # (\rx_control_fsm|state.WRITE~q  & (((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_addr [3])) 
// # (\rx_control_fsm|j [3])))

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(!\rx_control_fsm|j [3]),
	.datad(!\rx_control_fsm|mem_write_addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector0~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector0~0 .lut_mask = 64'h0537053705370537;
defparam \rx_control_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N7
dffeas \rx_control_fsm|mem_write_addr[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_addr[3] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N6
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector12~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector12~0_combout  = ( \uart_top_inst|uart_rx_inst|state.RX_IDLE~q  & ( !\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_top_inst|uart_rx_inst|state.RX_IDLE~q ),
	.dataf(!\uart_top_inst|uart_rx_inst|state.RX_START_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector12~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector12~0 .lut_mask = 64'h0000FFFF00000000;
defparam \uart_top_inst|uart_rx_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N8
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector12~1 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector12~1_combout  = ( \uart_top_inst|uart_rx_inst|dout [0] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  ) ) # ( !\uart_top_inst|uart_rx_inst|dout [0] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [0] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & (\uart_top_inst|uart_rx_inst|Selector12~0_combout )) # (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & (((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q 
// )))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [0] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q  & (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) 
// ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT0~q ),
	.datab(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datac(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datad(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [0]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector12~1 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector12~1 .lut_mask = 64'h000577270005FFFF;
defparam \uart_top_inst|uart_rx_inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N9
dffeas \uart_top_inst|uart_rx_inst|dout[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[0] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N4
arriaii_lcell_comb \rx_control_fsm|received_data[0]~0 (
// Equation(s):
// \rx_control_fsm|received_data[0]~0_combout  = ( \rstn~input_o  & ( !\rx_control_fsm|LessThan0~5_combout  & ( (\rx_control_fsm|state.WAIT~q  & !\uart_top_inst|uart_rx_inst|done~q ) ) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(gnd),
	.datac(!\uart_top_inst|uart_rx_inst|done~q ),
	.datad(gnd),
	.datae(!\rstn~input_o ),
	.dataf(!\rx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|received_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|received_data[0]~0 .extended_lut = "off";
defparam \rx_control_fsm|received_data[0]~0 .lut_mask = 64'h0000505000000000;
defparam \rx_control_fsm|received_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N11
dffeas \rx_control_fsm|received_data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[0] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N18
arriaii_lcell_comb \rx_control_fsm|Selector11~0 (
// Equation(s):
// \rx_control_fsm|Selector11~0_combout  = ( \rx_control_fsm|received_data [0] & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [0])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|received_data [0] & ( 
// (\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [0]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|mem_write_data [0]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|received_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector11~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector11~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N19
dffeas \rx_control_fsm|mem_write_data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[0] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N6
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector11~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector11~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [1] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ) # ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// ((\uart_top_inst|uart_rx_inst|Selector14~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q ))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [1] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q  
// & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [1] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( ((\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q  & 
// ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )))) # (\uart_top_inst|uart_rx_inst|Selector14~0_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [1] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & 
// ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT1~q ),
	.datab(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datac(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datad(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [1]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector11~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector11~0 .lut_mask = 64'h010145FF0101EFFF;
defparam \uart_top_inst|uart_rx_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N7
dffeas \uart_top_inst|uart_rx_inst|dout[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[1] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N7
dffeas \rx_control_fsm|received_data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[1] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y41_N18
arriaii_lcell_comb \rx_control_fsm|Selector10~0 (
// Equation(s):
// \rx_control_fsm|Selector10~0_combout  = ( \rx_control_fsm|received_data [1] & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [1])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|received_data [1] & ( 
// (\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [1]) ) )

	.dataa(!\rx_control_fsm|state.WRITE~q ),
	.datab(!\rx_control_fsm|state.WAIT~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|mem_write_data [1]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|received_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector10~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector10~0 .lut_mask = 64'h0033003355775577;
defparam \rx_control_fsm|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N19
dffeas \rx_control_fsm|mem_write_data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[1] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N8
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector10~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector10~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [2] & ( \uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( ((!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q  & ((\uart_top_inst|uart_rx_inst|Selector12~0_combout ))) 
// # (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q  & (\uart_top_inst|uart_tx_inst|tx~reg0_q ))) # (\uart_top_inst|uart_rx_inst|Selector14~0_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [2] & ( \uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( 
// (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [2] & ( !\uart_top_inst|uart_rx_inst|Equal1~0_combout  & ( ((\uart_top_inst|uart_rx_inst|Selector12~0_combout ) # 
// (\uart_top_inst|uart_rx_inst|Selector14~0_combout )) # (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ) ) ) )

	.dataa(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datab(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT2~q ),
	.datac(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datad(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [2]),
	.dataf(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector10~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector10~0 .lut_mask = 64'h00003FFF11111FDF;
defparam \uart_top_inst|uart_rx_inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N9
dffeas \uart_top_inst|uart_rx_inst|dout[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[2] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N3
dffeas \rx_control_fsm|received_data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[2] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N12
arriaii_lcell_comb \rx_control_fsm|Selector9~0 (
// Equation(s):
// \rx_control_fsm|Selector9~0_combout  = (!\rx_control_fsm|state.WAIT~q  & (\rx_control_fsm|state.WRITE~q  & (\rx_control_fsm|received_data [2]))) # (\rx_control_fsm|state.WAIT~q  & (((\rx_control_fsm|state.WRITE~q  & \rx_control_fsm|received_data [2])) # 
// (\rx_control_fsm|mem_write_data [2])))

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(!\rx_control_fsm|received_data [2]),
	.datad(!\rx_control_fsm|mem_write_data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector9~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector9~0 .lut_mask = 64'h0357035703570357;
defparam \rx_control_fsm|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N13
dffeas \rx_control_fsm|mem_write_data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[2] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N28
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector9~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector9~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [3] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ) # (((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (\uart_top_inst|uart_rx_inst|Selector14~0_combout )) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [3] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q  & 
// (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [3] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( ((\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q  & 
// ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )))) # (\uart_top_inst|uart_rx_inst|Selector14~0_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [3] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & 
// ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q  & (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT3~q ),
	.datab(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datac(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datad(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [3]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector9~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector9~0 .lut_mask = 64'h00115F1F0011FFBF;
defparam \uart_top_inst|uart_rx_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N29
dffeas \uart_top_inst|uart_rx_inst|dout[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[3] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N39
dffeas \rx_control_fsm|received_data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[3] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N34
arriaii_lcell_comb \rx_control_fsm|Selector8~0 (
// Equation(s):
// \rx_control_fsm|Selector8~0_combout  = ( \rx_control_fsm|received_data [3] & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [3])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|received_data [3] & ( 
// (\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [3]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|mem_write_data [3]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|received_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector8~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector8~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N35
dffeas \rx_control_fsm|mem_write_data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[3] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N2
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector8~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector8~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [4] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ) # ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// ((\uart_top_inst|uart_rx_inst|Selector14~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q ))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [4] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q  
// & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [4] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( ((\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q  & 
// ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )))) # (\uart_top_inst|uart_rx_inst|Selector14~0_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [4] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & 
// ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT4~q ),
	.datab(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datac(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datad(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [4]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector8~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector8~0 .lut_mask = 64'h010145FF0101EFFF;
defparam \uart_top_inst|uart_rx_inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N3
dffeas \uart_top_inst|uart_rx_inst|dout[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[4] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N1
dffeas \rx_control_fsm|received_data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[4] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N38
arriaii_lcell_comb \rx_control_fsm|Selector7~0 (
// Equation(s):
// \rx_control_fsm|Selector7~0_combout  = ( \rx_control_fsm|mem_write_data [4] & ( ((\rx_control_fsm|state.WRITE~q  & \rx_control_fsm|received_data [4])) # (\rx_control_fsm|state.WAIT~q ) ) ) # ( !\rx_control_fsm|mem_write_data [4] & ( 
// (\rx_control_fsm|state.WRITE~q  & \rx_control_fsm|received_data [4]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(gnd),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(!\rx_control_fsm|received_data [4]),
	.datae(!\rx_control_fsm|mem_write_data [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector7~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector7~0 .lut_mask = 64'h000F555F000F555F;
defparam \rx_control_fsm|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N39
dffeas \rx_control_fsm|mem_write_data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[4] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N30
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector7~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector7~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [5] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  ) ) # ( !\uart_top_inst|uart_rx_inst|dout [5] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [5] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & (\uart_top_inst|uart_rx_inst|Selector12~0_combout )) # (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & (((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q 
// )))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [5] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) 
// ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT5~q ),
	.datab(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datac(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [5]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector7~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector7~0 .lut_mask = 64'h000572770005FFFF;
defparam \uart_top_inst|uart_rx_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N31
dffeas \uart_top_inst|uart_rx_inst|dout[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[5] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N9
dffeas \rx_control_fsm|received_data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[5] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N0
arriaii_lcell_comb \rx_control_fsm|Selector6~0 (
// Equation(s):
// \rx_control_fsm|Selector6~0_combout  = ( \rx_control_fsm|mem_write_data [5] & ( \rx_control_fsm|received_data [5] & ( (\rx_control_fsm|state.WAIT~q ) # (\rx_control_fsm|state.WRITE~q ) ) ) ) # ( !\rx_control_fsm|mem_write_data [5] & ( 
// \rx_control_fsm|received_data [5] & ( \rx_control_fsm|state.WRITE~q  ) ) ) # ( \rx_control_fsm|mem_write_data [5] & ( !\rx_control_fsm|received_data [5] & ( \rx_control_fsm|state.WAIT~q  ) ) )

	.dataa(gnd),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(!\rx_control_fsm|state.WAIT~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|mem_write_data [5]),
	.dataf(!\rx_control_fsm|received_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector6~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector6~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \rx_control_fsm|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N1
dffeas \rx_control_fsm|mem_write_data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[5] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N36
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector6~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector6~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [6] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ) # (((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// (\uart_top_inst|uart_rx_inst|Selector14~0_combout )) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [6] & ( \uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q  & 
// (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [6] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & ( ((\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q  & 
// ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # (\uart_top_inst|uart_tx_inst|tx~reg0_q )))) # (\uart_top_inst|uart_rx_inst|Selector14~0_combout ) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [6] & ( !\uart_top_inst|uart_rx_inst|Selector12~0_combout  & 
// ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q  & (\uart_top_inst|uart_tx_inst|tx~reg0_q  & \uart_top_inst|uart_rx_inst|Equal1~0_combout )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT6~q ),
	.datab(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datac(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datad(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [6]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector6~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector6~0 .lut_mask = 64'h00115F1F0011FFBF;
defparam \uart_top_inst|uart_rx_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N37
dffeas \uart_top_inst|uart_rx_inst|dout[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[6] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N5
dffeas \rx_control_fsm|received_data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[6] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N14
arriaii_lcell_comb \rx_control_fsm|Selector5~0 (
// Equation(s):
// \rx_control_fsm|Selector5~0_combout  = ( \rx_control_fsm|received_data [6] & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [6])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|received_data [6] & ( 
// (\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [6]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|mem_write_data [6]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|received_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector5~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector5~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N15
dffeas \rx_control_fsm|mem_write_data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[6] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N2
arriaii_lcell_comb \uart_top_inst|uart_rx_inst|Selector5~0 (
// Equation(s):
// \uart_top_inst|uart_rx_inst|Selector5~0_combout  = ( \uart_top_inst|uart_rx_inst|dout [7] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  ) ) # ( !\uart_top_inst|uart_rx_inst|dout [7] & ( \uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) ) # ( \uart_top_inst|uart_rx_inst|dout [7] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( 
// (!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  & (((\uart_top_inst|uart_rx_inst|Selector12~0_combout )))) # (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  & ((!\uart_top_inst|uart_rx_inst|Equal1~0_combout ) # 
// ((\uart_top_inst|uart_tx_inst|tx~reg0_q )))) ) ) ) # ( !\uart_top_inst|uart_rx_inst|dout [7] & ( !\uart_top_inst|uart_rx_inst|Selector14~0_combout  & ( (\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q  & (\uart_top_inst|uart_rx_inst|Equal1~0_combout  & 
// \uart_top_inst|uart_tx_inst|tx~reg0_q )) ) ) )

	.dataa(!\uart_top_inst|uart_rx_inst|state.RX_DATA_BIT7~q ),
	.datab(!\uart_top_inst|uart_rx_inst|Equal1~0_combout ),
	.datac(!\uart_top_inst|uart_rx_inst|Selector12~0_combout ),
	.datad(!\uart_top_inst|uart_tx_inst|tx~reg0_q ),
	.datae(!\uart_top_inst|uart_rx_inst|dout [7]),
	.dataf(!\uart_top_inst|uart_rx_inst|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_top_inst|uart_rx_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|Selector5~0 .extended_lut = "off";
defparam \uart_top_inst|uart_rx_inst|Selector5~0 .lut_mask = 64'h00114E5F0011FFFF;
defparam \uart_top_inst|uart_rx_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N3
dffeas \uart_top_inst|uart_rx_inst|dout[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uart_top_inst|uart_rx_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top_inst|uart_rx_inst|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top_inst|uart_rx_inst|dout[7] .is_wysiwyg = "true";
defparam \uart_top_inst|uart_rx_inst|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N37
dffeas \rx_control_fsm|received_data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top_inst|uart_rx_inst|dout [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_control_fsm|received_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|received_data[7] .is_wysiwyg = "true";
defparam \rx_control_fsm|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N32
arriaii_lcell_comb \rx_control_fsm|Selector4~0 (
// Equation(s):
// \rx_control_fsm|Selector4~0_combout  = ( \rx_control_fsm|received_data [7] & ( ((\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [7])) # (\rx_control_fsm|state.WRITE~q ) ) ) # ( !\rx_control_fsm|received_data [7] & ( 
// (\rx_control_fsm|state.WAIT~q  & \rx_control_fsm|mem_write_data [7]) ) )

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(gnd),
	.datad(!\rx_control_fsm|mem_write_data [7]),
	.datae(gnd),
	.dataf(!\rx_control_fsm|received_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector4~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector4~0 .lut_mask = 64'h0055005533773377;
defparam \rx_control_fsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N33
dffeas \rx_control_fsm|mem_write_data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_data[7] .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N22
arriaii_lcell_comb \rx_control_fsm|Selector12~0 (
// Equation(s):
// \rx_control_fsm|Selector12~0_combout  = ( \rx_control_fsm|mem_write_enable~q  & ( \rx_control_fsm|state.WAIT~q  ) ) # ( !\rx_control_fsm|mem_write_enable~q  & ( \rx_control_fsm|state.WAIT~q  & ( \rx_control_fsm|state.WRITE~q  ) ) ) # ( 
// \rx_control_fsm|mem_write_enable~q  & ( !\rx_control_fsm|state.WAIT~q  & ( \rx_control_fsm|state.WRITE~q  ) ) ) # ( !\rx_control_fsm|mem_write_enable~q  & ( !\rx_control_fsm|state.WAIT~q  & ( \rx_control_fsm|state.WRITE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx_control_fsm|state.WRITE~q ),
	.datad(gnd),
	.datae(!\rx_control_fsm|mem_write_enable~q ),
	.dataf(!\rx_control_fsm|state.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector12~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector12~0 .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \rx_control_fsm|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N23
dffeas \rx_control_fsm|mem_write_enable (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|mem_write_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|mem_write_enable .is_wysiwyg = "true";
defparam \rx_control_fsm|mem_write_enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N26
arriaii_lcell_comb \tx_control_fsm|Selector3~0 (
// Equation(s):
// \tx_control_fsm|Selector3~0_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( (\tx_control_fsm|mem_read_addr [0] & ((\tx_control_fsm|state.IDLE~q ) # (\tx_control_fsm|state.READ~q ))) ) ) # ( !\tx_control_fsm|LessThan0~5_combout  & ( 
// (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q  & ((\tx_control_fsm|mem_read_addr [0])))) # (\tx_control_fsm|state.READ~q  & (((\tx_control_fsm|j [0])))) ) )

	.dataa(!\tx_control_fsm|state.READ~q ),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|j [0]),
	.datad(!\tx_control_fsm|mem_read_addr [0]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector3~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector3~0 .lut_mask = 64'h0527052700770077;
defparam \tx_control_fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N27
dffeas \tx_control_fsm|mem_read_addr[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|mem_read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|mem_read_addr[0] .is_wysiwyg = "true";
defparam \tx_control_fsm|mem_read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N8
arriaii_lcell_comb \tx_control_fsm|Selector2~0 (
// Equation(s):
// \tx_control_fsm|Selector2~0_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( (\tx_control_fsm|mem_read_addr [1] & ((\tx_control_fsm|state.READ~q ) # (\tx_control_fsm|state.IDLE~q ))) ) ) # ( !\tx_control_fsm|LessThan0~5_combout  & ( 
// (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q  & ((\tx_control_fsm|mem_read_addr [1])))) # (\tx_control_fsm|state.READ~q  & (((\tx_control_fsm|j [1])))) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|j [1]),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\tx_control_fsm|mem_read_addr [1]),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector2~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector2~0 .lut_mask = 64'h03530353005F005F;
defparam \tx_control_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N9
dffeas \tx_control_fsm|mem_read_addr[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|mem_read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|mem_read_addr[1] .is_wysiwyg = "true";
defparam \tx_control_fsm|mem_read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N28
arriaii_lcell_comb \tx_control_fsm|Selector1~0 (
// Equation(s):
// \tx_control_fsm|Selector1~0_combout  = ( \tx_control_fsm|mem_read_addr [2] & ( \tx_control_fsm|j [2] & ( (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q )) # (\tx_control_fsm|state.READ~q  & (((\tx_control_fsm|LessThan0~5_combout ) # 
// (\tx_control_fsm|j [31])))) ) ) ) # ( !\tx_control_fsm|mem_read_addr [2] & ( \tx_control_fsm|j [2] & ( (\tx_control_fsm|j [31] & \tx_control_fsm|state.READ~q ) ) ) ) # ( \tx_control_fsm|mem_read_addr [2] & ( !\tx_control_fsm|j [2] & ( 
// (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q )) # (\tx_control_fsm|state.READ~q  & ((\tx_control_fsm|LessThan0~5_combout ))) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|j [31]),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\tx_control_fsm|LessThan0~5_combout ),
	.datae(!\tx_control_fsm|mem_read_addr [2]),
	.dataf(!\tx_control_fsm|j [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector1~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector1~0 .lut_mask = 64'h0000505F0303535F;
defparam \tx_control_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N29
dffeas \tx_control_fsm|mem_read_addr[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|mem_read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|mem_read_addr[2] .is_wysiwyg = "true";
defparam \tx_control_fsm|mem_read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N30
arriaii_lcell_comb \tx_control_fsm|Selector0~0 (
// Equation(s):
// \tx_control_fsm|Selector0~0_combout  = ( \tx_control_fsm|mem_read_addr [3] & ( \tx_control_fsm|j [3] & ( (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q )) # (\tx_control_fsm|state.READ~q  & (((\tx_control_fsm|LessThan0~5_combout ) # 
// (\tx_control_fsm|j [31])))) ) ) ) # ( !\tx_control_fsm|mem_read_addr [3] & ( \tx_control_fsm|j [3] & ( (\tx_control_fsm|j [31] & \tx_control_fsm|state.READ~q ) ) ) ) # ( \tx_control_fsm|mem_read_addr [3] & ( !\tx_control_fsm|j [3] & ( 
// (!\tx_control_fsm|state.READ~q  & (\tx_control_fsm|state.IDLE~q )) # (\tx_control_fsm|state.READ~q  & ((\tx_control_fsm|LessThan0~5_combout ))) ) ) )

	.dataa(!\tx_control_fsm|state.IDLE~q ),
	.datab(!\tx_control_fsm|j [31]),
	.datac(!\tx_control_fsm|LessThan0~5_combout ),
	.datad(!\tx_control_fsm|state.READ~q ),
	.datae(!\tx_control_fsm|mem_read_addr [3]),
	.dataf(!\tx_control_fsm|j [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector0~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector0~0 .lut_mask = 64'h0000550F0033553F;
defparam \tx_control_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N31
dffeas \tx_control_fsm|mem_read_addr[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|mem_read_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|mem_read_addr[3] .is_wysiwyg = "true";
defparam \tx_control_fsm|mem_read_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N36
arriaii_lcell_comb \tx_control_fsm|Selector4~0 (
// Equation(s):
// \tx_control_fsm|Selector4~0_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( (\tx_control_fsm|mem_read_enable~q  & ((\tx_control_fsm|state.READ~q ) # (\tx_control_fsm|state.IDLE~q ))) ) ) # ( !\tx_control_fsm|LessThan0~5_combout  & ( 
// ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|mem_read_enable~q )) # (\tx_control_fsm|state.READ~q ) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\tx_control_fsm|mem_read_enable~q ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector4~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector4~0 .lut_mask = 64'h0F3F0F3F003F003F;
defparam \tx_control_fsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N37
dffeas \tx_control_fsm|mem_read_enable (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|mem_read_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|mem_read_enable .is_wysiwyg = "true";
defparam \tx_control_fsm|mem_read_enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X31_Y54_N32
arriaii_lcell_comb \tx_control_fsm|Selector5~0 (
// Equation(s):
// \tx_control_fsm|Selector5~0_combout  = ( \tx_control_fsm|LessThan0~5_combout  & ( ((\tx_control_fsm|state.IDLE~q  & \tx_control_fsm|transmission_done~q )) # (\tx_control_fsm|state.READ~q ) ) ) # ( !\tx_control_fsm|LessThan0~5_combout  & ( 
// (\tx_control_fsm|state.IDLE~q  & (!\tx_control_fsm|state.READ~q  & \tx_control_fsm|transmission_done~q )) ) )

	.dataa(gnd),
	.datab(!\tx_control_fsm|state.IDLE~q ),
	.datac(!\tx_control_fsm|state.READ~q ),
	.datad(!\tx_control_fsm|transmission_done~q ),
	.datae(gnd),
	.dataf(!\tx_control_fsm|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_control_fsm|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_control_fsm|Selector5~0 .extended_lut = "off";
defparam \tx_control_fsm|Selector5~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \tx_control_fsm|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N33
dffeas \tx_control_fsm|transmission_done (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\tx_control_fsm|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_control_fsm|transmission_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_control_fsm|transmission_done .is_wysiwyg = "true";
defparam \tx_control_fsm|transmission_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N16
arriaii_lcell_comb \rx_control_fsm|Selector13~0 (
// Equation(s):
// \rx_control_fsm|Selector13~0_combout  = (!\rx_control_fsm|state.WAIT~q  & (\rx_control_fsm|state.WRITE~q  & ((\rx_control_fsm|message_received~q )))) # (\rx_control_fsm|state.WAIT~q  & (((\rx_control_fsm|message_received~q ) # 
// (\rx_control_fsm|LessThan0~5_combout ))))

	.dataa(!\rx_control_fsm|state.WAIT~q ),
	.datab(!\rx_control_fsm|state.WRITE~q ),
	.datac(!\rx_control_fsm|LessThan0~5_combout ),
	.datad(!\rx_control_fsm|message_received~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx_control_fsm|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx_control_fsm|Selector13~0 .extended_lut = "off";
defparam \rx_control_fsm|Selector13~0 .lut_mask = 64'h0577057705770577;
defparam \rx_control_fsm|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N17
dffeas \rx_control_fsm|message_received (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\rx_control_fsm|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rstn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_control_fsm|message_received~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_control_fsm|message_received .is_wysiwyg = "true";
defparam \rx_control_fsm|message_received .power_up = "low";
// synopsys translate_on

assign mem_write_addr[0] = \mem_write_addr[0]~output_o ;

assign mem_write_addr[1] = \mem_write_addr[1]~output_o ;

assign mem_write_addr[2] = \mem_write_addr[2]~output_o ;

assign mem_write_addr[3] = \mem_write_addr[3]~output_o ;

assign mem_write_data[0] = \mem_write_data[0]~output_o ;

assign mem_write_data[1] = \mem_write_data[1]~output_o ;

assign mem_write_data[2] = \mem_write_data[2]~output_o ;

assign mem_write_data[3] = \mem_write_data[3]~output_o ;

assign mem_write_data[4] = \mem_write_data[4]~output_o ;

assign mem_write_data[5] = \mem_write_data[5]~output_o ;

assign mem_write_data[6] = \mem_write_data[6]~output_o ;

assign mem_write_data[7] = \mem_write_data[7]~output_o ;

assign mem_write_enable = \mem_write_enable~output_o ;

assign mem_read_addr[0] = \mem_read_addr[0]~output_o ;

assign mem_read_addr[1] = \mem_read_addr[1]~output_o ;

assign mem_read_addr[2] = \mem_read_addr[2]~output_o ;

assign mem_read_addr[3] = \mem_read_addr[3]~output_o ;

assign mem_read_enable = \mem_read_enable~output_o ;

assign transmission_done = \transmission_done~output_o ;

assign message_received = \message_received~output_o ;

endmodule
