/**
 * Copyright 2018 Jacob Lifshay
 *
 * This file is part of Cpp-HDL.
 *
 * Cpp-HDL is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * Cpp-HDL is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with Cpp-HDL.  If not, see <http://www.gnu.org/licenses/>.
 */

module main
{
    module submodule1
    {
        bundle bundle1
        {
            a : input bit;
            b : output u64;
            c : input uint<65536>;
        }
        module a
        {
        }
    }
    module submodule2
    {
        module a
        {
        }
        module config // test Verilog keywords
        {
        }
    }
    bundle bundle2
    {
        b1, b2 : submodule1::bundle1;
        b3 : !submodule1::bundle1;
    }
}
