

================================================================
== Vivado HLS Report for 's_sort_hw'
================================================================
* Date:           Tue Jun 20 09:10:09 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_S_Sort
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.735|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|  957|   57|  957|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   10|         1|          1|          1|     10|    yes   |
        |- Loop 2     |   10|   10|         1|          -|          -|     10|    no    |
        |- Loop 3     |   20|  920|  2 ~ 92  |          -|          -|     10|    no    |
        | + Loop 3.1  |    0|   90|  4 ~ 10  |          -|          -| 0 ~ 9 |    no    |
        |- Loop 4     |   11|   11|         3|          1|          1|     10|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    728|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     406|    903|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        -|      -|     712|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    1118|   1948|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |s_sort_hw_fcmp_32cud_U2  |s_sort_hw_fcmp_32cud  |        0|      0|   66|  239|    0|
    |s_sort_hw_mux_104dEe_U3  |s_sort_hw_mux_104dEe  |        0|      0|    0|   55|    0|
    |s_sort_hw_mux_104dEe_U4  |s_sort_hw_mux_104dEe  |        0|      0|    0|   55|    0|
    |s_sort_hw_sitofp_bkb_U1  |s_sort_hw_sitofp_bkb  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  406|  903|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |result_U  |s_sort_hw_result  |        2|  0|   0|    0|    10|   32|     1|          320|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |        2|  0|   0|    0|    10|   32|     1|          320|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_557_p2               |     +    |      0|  0|   15|           9|           8|
    |i_2_fu_307_p2                     |     +    |      0|  0|   13|           4|           1|
    |i_4_fu_421_p2                     |     +    |      0|  0|   13|           4|           1|
    |i_5_fu_660_p2                     |     +    |      0|  0|   13|           4|           1|
    |i_fu_373_p2                       |     +    |      0|  0|   13|           4|           1|
    |j_fu_432_p2                       |     +    |      0|  0|   39|          32|           1|
    |result_V_1_fu_643_p2              |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_571_p2              |     -    |      0|  0|   15|           7|           8|
    |and_ln35_1_fu_525_p2              |    and   |      0|  0|    2|           1|           1|
    |and_ln35_fu_519_p2                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state17_io               |    and   |      0|  0|    2|           1|           1|
    |ap_block_state18_io               |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2                   |    and   |      0|  0|    2|           1|           1|
    |input_V_data_0_load_A             |    and   |      0|  0|    2|           1|           1|
    |input_V_data_0_load_B             |    and   |      0|  0|    2|           1|           1|
    |output_V_data_1_load_A            |    and   |      0|  0|    2|           1|           1|
    |output_V_data_1_load_B            |    and   |      0|  0|    2|           1|           1|
    |output_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |output_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |icmp_ln19_fu_301_p2               |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln29_fu_367_p2               |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln33_fu_415_p2               |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln34_fu_438_p2               |   icmp   |      0|  0|   18|          32|           4|
    |icmp_ln35_1_fu_489_p2             |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln35_2_fu_501_p2             |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln35_3_fu_507_p2             |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln35_fu_483_p2               |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln44_fu_654_p2               |   icmp   |      0|  0|    9|           4|           4|
    |input_V_data_0_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |output_V_data_1_state_cmp_full    |   icmp   |      0|  0|    8|           2|           1|
    |output_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |tmp_last_V_fu_693_p2              |   icmp   |      0|  0|    9|           4|           4|
    |r_V_fu_601_p2                     |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp1_stage0_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state19                  |    or    |      0|  0|    2|           1|           1|
    |or_ln35_1_fu_513_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln35_fu_495_p2                 |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_635_p3                |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_648_p3                |  select  |      0|  0|   32|           1|          32|
    |ush_fu_581_p3                     |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_607_p2                   |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp1                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|    2|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  728|         310|         281|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_253_p4  |   9|          2|    4|          8|
    |i1_0_reg_218                  |   9|          2|    4|          8|
    |i2_0_reg_229                  |   9|          2|    4|          8|
    |i_0_reg_207                   |   9|          2|    4|          8|
    |i_1_reg_249                   |   9|          2|    4|          8|
    |input_V_data_0_data_out       |   9|          2|   32|         64|
    |input_V_data_0_state          |  15|          3|    2|          6|
    |input_V_last_V_0_state        |  15|          3|    2|          6|
    |input_r_TDATA_blk_n           |   9|          2|    1|          2|
    |j_0_in_reg_240                |   9|          2|   32|         64|
    |output_V_data_1_data_out      |   9|          2|   32|         64|
    |output_V_data_1_state         |  15|          3|    2|          6|
    |output_V_last_V_1_data_out    |   9|          2|    1|          2|
    |output_V_last_V_1_state       |  15|          3|    2|          6|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |result_address0               |  21|          4|    4|         16|
    |result_address1               |  15|          3|    4|         12|
    |result_d0                     |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 317|         66|  170|        408|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln35_1_reg_823               |   1|   0|    1|          0|
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i1_0_reg_218                     |   4|   0|    4|          0|
    |i2_0_reg_229                     |   4|   0|    4|          0|
    |i_0_reg_207                      |   4|   0|    4|          0|
    |i_1_reg_249                      |   4|   0|    4|          0|
    |i_4_reg_785                      |   4|   0|    4|          0|
    |i_5_reg_847                      |   4|   0|    4|          0|
    |icmp_ln44_reg_843                |   1|   0|    1|          0|
    |icmp_ln44_reg_843_pp1_iter1_reg  |   1|   0|    1|          0|
    |input_V_data_0_payload_A         |  32|   0|   32|          0|
    |input_V_data_0_payload_B         |  32|   0|   32|          0|
    |input_V_data_0_sel_rd            |   1|   0|    1|          0|
    |input_V_data_0_sel_wr            |   1|   0|    1|          0|
    |input_V_data_0_state             |   2|   0|    2|          0|
    |input_V_last_V_0_state           |   2|   0|    2|          0|
    |j_0_in_reg_240                   |  32|   0|   32|          0|
    |j_reg_796                        |  32|   0|   32|          0|
    |output_V_data_1_payload_A        |  32|   0|   32|          0|
    |output_V_data_1_payload_B        |  32|   0|   32|          0|
    |output_V_data_1_sel_rd           |   1|   0|    1|          0|
    |output_V_data_1_sel_wr           |   1|   0|    1|          0|
    |output_V_data_1_state            |   2|   0|    2|          0|
    |output_V_last_V_1_payload_A      |   1|   0|    1|          0|
    |output_V_last_V_1_payload_B      |   1|   0|    1|          0|
    |output_V_last_V_1_sel_rd         |   1|   0|    1|          0|
    |output_V_last_V_1_sel_wr         |   1|   0|    1|          0|
    |output_V_last_V_1_state          |   2|   0|    2|          0|
    |p_Result_s_reg_827               |   1|   0|    1|          0|
    |p_Val2_5_reg_832                 |  32|   0|   32|          0|
    |p_Val2_6_reg_838                 |  32|   0|   32|          0|
    |result_addr_1_reg_790            |   4|   0|    4|          0|
    |result_addr_2_reg_804            |   4|   0|    4|          0|
    |result_load_1_reg_816            |  32|   0|   32|          0|
    |result_load_reg_810              |  32|   0|   32|          0|
    |tmp_data_10_fu_152               |  32|   0|   32|          0|
    |tmp_data_1_fu_120                |  32|   0|   32|          0|
    |tmp_data_3_fu_124                |  32|   0|   32|          0|
    |tmp_data_4_fu_128                |  32|   0|   32|          0|
    |tmp_data_5_fu_132                |  32|   0|   32|          0|
    |tmp_data_6_fu_136                |  32|   0|   32|          0|
    |tmp_data_7_fu_140                |  32|   0|   32|          0|
    |tmp_data_8_fu_144                |  32|   0|   32|          0|
    |tmp_data_9_fu_148                |  32|   0|   32|          0|
    |tmp_data_fu_116                  |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 712|   0|  712|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none |    s_sort_hw    | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none |    s_sort_hw    | return value |
|input_r_TDATA    |  in |   32|     axis     |   input_V_data  |    pointer   |
|input_r_TVALID   |  in |    1|     axis     |  input_V_last_V |    pointer   |
|input_r_TREADY   | out |    1|     axis     |  input_V_last_V |    pointer   |
|input_r_TLAST    |  in |    1|     axis     |  input_V_last_V |    pointer   |
|output_r_TDATA   | out |   32|     axis     |  output_V_data  |    pointer   |
|output_r_TREADY  |  in |    1|     axis     |  output_V_data  |    pointer   |
|output_r_TVALID  | out |    1|     axis     | output_V_last_V |    pointer   |
|output_r_TLAST   | out |    1|     axis     | output_V_last_V |    pointer   |
+-----------------+-----+-----+--------------+-----------------+--------------+

