#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  3 12:20:20 2022
# Process ID: 22068
# Current directory: C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper.vdi
# Journal file: C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/Image_sensor_DMA_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_sensor_dma_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_sensor_dma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_ctl_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/sensor_ctl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/18_an5642_lwip_double/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/system.dcp' for cell 'system_i'
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[0]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[1]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[2]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[3]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[4]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[5]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[6]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[7]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[8]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[9]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[10]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[11]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[12]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[13]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[14]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[15]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[16]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[17]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[18]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[19]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/Cnt_start[20]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:10]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_Mode[0]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_Mode[1]'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_Cstart'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_Expo_start'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_Frame_done'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:14]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_ipor'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0_mdd'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'system_i/ocompclk_1'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:17]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'system_i/oisadc_1'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/s00_axi_aresetn'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/SensorCtrl0/start_up_r1'. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:20]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc:20]
Finished Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/system.xdc]
Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/an5642.xdc]
Finished Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.srcs/constrs_1/new/an5642.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 656.559 ; gain = 370.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 666.336 ; gain = 9.777
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dc921231

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 71 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dc921231

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22c5e4be0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 253 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22c5e4be0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22c5e4be0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.915 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1208.637 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b23376e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1208.637 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 205b6ed71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.637 ; gain = 552.078
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1208.637 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17d91605b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1208.637 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e226077c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d716a235

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d716a235

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1208.637 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d716a235

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 197a1fb16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 197a1fb16

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192164586

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2af1f31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2af1f31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25fb83b84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fa653506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fa653506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.637 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fa653506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.637 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d6fc994

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18d6fc994

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.883. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f172497d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438
Phase 4.1 Post Commit Optimization | Checksum: 1f172497d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f172497d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f172497d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18ad633fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ad633fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438
Ending Placer Task | Checksum: 9b54792b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.074 ; gain = 16.438
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.074 ; gain = 16.438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1225.387 ; gain = 0.312
INFO: [Common 17-1381] The checkpoint 'C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1227.398 ; gain = 1.980
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1227.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1227.398 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7e86e1d0 ConstDB: 0 ShapeSum: 1ccd975b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1569451a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1369.777 ; gain = 141.688
Post Restoration Checksum: NetGraph: 8260005a NumContArr: d4345146 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1569451a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1369.777 ; gain = 141.688

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1569451a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1369.777 ; gain = 141.688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1569451a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1369.777 ; gain = 141.688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1622d026b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.680 ; gain = 153.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.854  | TNS=0.000  | WHS=-1.663 | THS=-43.865|

Phase 2 Router Initialization | Checksum: a8ae8bf9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8642724b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.758  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b760ce3c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.680 ; gain = 153.590
Phase 4 Rip-up And Reroute | Checksum: 1b760ce3c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1271e3011

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.758  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1271e3011

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1271e3011

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590
Phase 5 Delay and Skew Optimization | Checksum: 1271e3011

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141135c51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.758  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 192d64a90

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590
Phase 6 Post Hold Fix | Checksum: 192d64a90

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.288547 %
  Global Horizontal Routing Utilization  = 0.290652 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 189ae25e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 189ae25e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14a65606c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.758  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14a65606c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.680 ; gain = 153.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1381.680 ; gain = 154.281
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1381.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/image_open_source/image_open_source.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 26743424 bits.
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 37 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1830.387 ; gain = 428.918
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 12:21:44 2022...
