;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @3, 0
	DJN -1, @-20
	SLT -1, <-20
	SLT 270, 60
	MOV -1, <-20
	SLT 270, 60
	SPL <121, 103
	SPL 0, <402
	SUB -1, <-20
	SUB -1, <-20
	ADD 210, 0
	ADD 210, 0
	SUB @121, 100
	JMZ 100, 9
	JMZ 270, 60
	JMZ 270, 60
	SLT 30, 9
	SUB #0, 20
	ADD -1, <-20
	SUB @121, 100
	SUB 0, -202
	SUB 0, -202
	SPL 0, <402
	JMN 0, -202
	SUB @-127, 100
	SPL 0, <2
	JMN 0, -202
	SUB @721, 109
	SPL 0, <2
	SPL 0, <2
	SUB 0, 0
	SPL 0, @2
	JMZ 109, <203
	ADD 0, @20
	SUB 30, 200
	SUB 30, 200
	ADD 270, 60
	CMP -207, <-120
	MOV -1, <-20
	ADD 270, 60
	MOV 7, <20
	SUB @3, 0
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
