Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4bd0a14d13674bd097ca5993ac65cda2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot polarEncoder_behav xil_defaultlib.polarEncoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture test of entity xil_defaultlib.fbits [\fbits(k=3,n=7,fb=4)\]
Compiling architecture arch_xversy of entity xil_defaultlib.xversy [\xversy(n=7)\]
Compiling architecture archi_polarencoder of entity xil_defaultlib.polarencoder
Built simulation snapshot polarEncoder_behav
