// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_69 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_reg_1346;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_fu_384_p2;
reg   [0:0] icmp_ln86_reg_1353;
reg   [0:0] icmp_ln86_reg_1353_pp0_iter1_reg;
wire   [0:0] icmp_ln86_861_fu_390_p2;
reg   [0:0] icmp_ln86_861_reg_1358;
reg   [0:0] icmp_ln86_861_reg_1358_pp0_iter1_reg;
wire   [0:0] icmp_ln86_862_fu_396_p2;
reg   [0:0] icmp_ln86_862_reg_1366;
wire   [0:0] icmp_ln86_863_fu_402_p2;
reg   [0:0] icmp_ln86_863_reg_1372;
wire   [0:0] icmp_ln86_864_fu_408_p2;
reg   [0:0] icmp_ln86_864_reg_1378;
reg   [0:0] icmp_ln86_864_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_864_reg_1378_pp0_iter2_reg;
wire   [0:0] icmp_ln86_865_fu_414_p2;
reg   [0:0] icmp_ln86_865_reg_1384;
reg   [0:0] icmp_ln86_865_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_865_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_865_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_866_fu_420_p2;
reg   [0:0] icmp_ln86_866_reg_1390;
wire   [0:0] icmp_ln86_867_fu_426_p2;
reg   [0:0] icmp_ln86_867_reg_1396;
reg   [0:0] icmp_ln86_867_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_868_fu_432_p2;
reg   [0:0] icmp_ln86_868_reg_1402;
reg   [0:0] icmp_ln86_868_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_868_reg_1402_pp0_iter2_reg;
wire   [0:0] icmp_ln86_869_fu_438_p2;
reg   [0:0] icmp_ln86_869_reg_1408;
reg   [0:0] icmp_ln86_869_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_869_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_871_fu_444_p2;
reg   [0:0] icmp_ln86_871_reg_1414;
reg   [0:0] icmp_ln86_871_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_871_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_871_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_871_reg_1414_pp0_iter4_reg;
wire   [0:0] icmp_ln86_872_fu_450_p2;
reg   [0:0] icmp_ln86_872_reg_1420;
reg   [0:0] icmp_ln86_872_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_872_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_872_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_872_reg_1420_pp0_iter4_reg;
wire   [0:0] icmp_ln86_873_fu_456_p2;
reg   [0:0] icmp_ln86_873_reg_1426;
reg   [0:0] icmp_ln86_873_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_874_fu_462_p2;
reg   [0:0] icmp_ln86_874_reg_1433;
wire   [0:0] icmp_ln86_875_fu_468_p2;
reg   [0:0] icmp_ln86_875_reg_1439;
reg   [0:0] icmp_ln86_875_reg_1439_pp0_iter1_reg;
wire   [0:0] icmp_ln86_877_fu_474_p2;
reg   [0:0] icmp_ln86_877_reg_1444;
reg   [0:0] icmp_ln86_877_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_877_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_878_fu_480_p2;
reg   [0:0] icmp_ln86_878_reg_1449;
reg   [0:0] icmp_ln86_878_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_878_reg_1449_pp0_iter2_reg;
wire   [0:0] icmp_ln86_879_fu_486_p2;
reg   [0:0] icmp_ln86_879_reg_1454;
reg   [0:0] icmp_ln86_879_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_879_reg_1454_pp0_iter2_reg;
wire   [0:0] icmp_ln86_880_fu_492_p2;
reg   [0:0] icmp_ln86_880_reg_1459;
reg   [0:0] icmp_ln86_880_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_880_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_880_reg_1459_pp0_iter3_reg;
wire   [0:0] icmp_ln86_881_fu_498_p2;
reg   [0:0] icmp_ln86_881_reg_1464;
reg   [0:0] icmp_ln86_881_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_881_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_881_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_882_fu_504_p2;
reg   [0:0] icmp_ln86_882_reg_1469;
reg   [0:0] icmp_ln86_882_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_882_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_882_reg_1469_pp0_iter3_reg;
wire   [0:0] icmp_ln86_883_fu_510_p2;
reg   [0:0] icmp_ln86_883_reg_1474;
reg   [0:0] icmp_ln86_883_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_883_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_883_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_883_reg_1474_pp0_iter4_reg;
wire   [0:0] icmp_ln86_884_fu_516_p2;
reg   [0:0] icmp_ln86_884_reg_1479;
reg   [0:0] icmp_ln86_884_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_884_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_884_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_884_reg_1479_pp0_iter4_reg;
wire   [0:0] icmp_ln86_885_fu_522_p2;
reg   [0:0] icmp_ln86_885_reg_1484;
reg   [0:0] icmp_ln86_885_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_885_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_885_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_885_reg_1484_pp0_iter4_reg;
wire   [0:0] icmp_ln86_886_fu_528_p2;
reg   [0:0] icmp_ln86_886_reg_1489;
reg   [0:0] icmp_ln86_886_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_886_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_886_reg_1489_pp0_iter3_reg;
reg   [0:0] icmp_ln86_886_reg_1489_pp0_iter4_reg;
reg   [0:0] icmp_ln86_886_reg_1489_pp0_iter5_reg;
wire   [0:0] icmp_ln86_887_fu_534_p2;
reg   [0:0] icmp_ln86_887_reg_1494;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter4_reg;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter5_reg;
reg   [0:0] icmp_ln86_887_reg_1494_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_540_p2;
reg   [0:0] xor_ln104_reg_1499;
wire   [0:0] icmp_ln86_876_fu_546_p2;
reg   [0:0] icmp_ln86_876_reg_1505;
wire   [0:0] and_ln102_fu_551_p2;
reg   [0:0] and_ln102_reg_1510;
reg   [0:0] and_ln102_reg_1510_pp0_iter2_reg;
reg   [0:0] and_ln102_reg_1510_pp0_iter3_reg;
wire   [0:0] and_ln102_1056_fu_565_p2;
reg   [0:0] and_ln102_1056_reg_1517;
wire   [0:0] and_ln104_155_fu_574_p2;
reg   [0:0] and_ln104_155_reg_1523;
reg   [0:0] and_ln104_155_reg_1523_pp0_iter2_reg;
wire   [0:0] and_ln102_1059_fu_579_p2;
reg   [0:0] and_ln102_1059_reg_1529;
wire   [0:0] and_ln102_1060_fu_595_p2;
reg   [0:0] and_ln102_1060_reg_1535;
wire   [0:0] and_ln104_160_fu_621_p2;
reg   [0:0] and_ln104_160_reg_1541;
reg   [0:0] and_ln104_160_reg_1541_pp0_iter2_reg;
reg   [0:0] and_ln104_160_reg_1541_pp0_iter3_reg;
reg   [0:0] and_ln104_160_reg_1541_pp0_iter4_reg;
reg   [0:0] and_ln104_160_reg_1541_pp0_iter5_reg;
reg   [0:0] and_ln104_160_reg_1541_pp0_iter6_reg;
wire   [0:0] or_ln117_fu_627_p2;
reg   [0:0] or_ln117_reg_1547;
wire   [0:0] icmp_ln86_870_fu_633_p2;
reg   [0:0] icmp_ln86_870_reg_1556;
reg   [0:0] icmp_ln86_870_reg_1556_pp0_iter3_reg;
wire   [0:0] and_ln104_fu_650_p2;
reg   [0:0] and_ln104_reg_1562;
wire   [0:0] and_ln102_1057_fu_655_p2;
reg   [0:0] and_ln102_1057_reg_1568;
wire   [0:0] and_ln102_1062_fu_669_p2;
reg   [0:0] and_ln102_1062_reg_1574;
wire   [0:0] and_ln102_1066_fu_674_p2;
reg   [0:0] and_ln102_1066_reg_1580;
reg   [0:0] and_ln102_1066_reg_1580_pp0_iter3_reg;
reg   [0:0] and_ln102_1066_reg_1580_pp0_iter4_reg;
reg   [0:0] and_ln102_1066_reg_1580_pp0_iter5_reg;
wire   [0:0] or_ln117_764_fu_780_p2;
reg   [0:0] or_ln117_764_reg_1586;
wire   [3:0] select_ln117_839_fu_798_p3;
reg   [3:0] select_ln117_839_reg_1591;
wire   [0:0] or_ln117_766_fu_806_p2;
reg   [0:0] or_ln117_766_reg_1596;
wire   [0:0] and_ln104_156_fu_815_p2;
reg   [0:0] and_ln104_156_reg_1605;
wire   [0:0] and_ln102_1058_fu_820_p2;
reg   [0:0] and_ln102_1058_reg_1610;
reg   [0:0] and_ln102_1058_reg_1610_pp0_iter4_reg;
wire   [0:0] and_ln102_1063_fu_834_p2;
reg   [0:0] and_ln102_1063_reg_1617;
wire   [0:0] or_ln117_770_fu_913_p2;
reg   [0:0] or_ln117_770_reg_1622;
wire   [3:0] select_ln117_845_fu_925_p3;
reg   [3:0] select_ln117_845_reg_1627;
wire   [0:0] or_ln117_772_fu_933_p2;
reg   [0:0] or_ln117_772_reg_1632;
wire   [0:0] or_ln117_774_fu_939_p2;
reg   [0:0] or_ln117_774_reg_1638;
wire   [0:0] and_ln104_157_fu_948_p2;
reg   [0:0] and_ln104_157_reg_1647;
wire   [0:0] and_ln102_1065_fu_962_p2;
reg   [0:0] and_ln102_1065_reg_1652;
wire   [0:0] or_ln117_776_fu_1034_p2;
reg   [0:0] or_ln117_776_reg_1658;
wire   [4:0] select_ln117_851_fu_1047_p3;
reg   [4:0] select_ln117_851_reg_1663;
wire   [0:0] or_ln117_778_fu_1055_p2;
reg   [0:0] or_ln117_778_reg_1668;
wire   [0:0] or_ln117_782_fu_1059_p2;
reg   [0:0] or_ln117_782_reg_1675;
reg   [0:0] or_ln117_782_reg_1675_pp0_iter5_reg;
wire   [4:0] select_ln117_857_fu_1155_p3;
reg   [4:0] select_ln117_857_reg_1682;
wire   [0:0] or_ln117_784_fu_1171_p2;
reg   [0:0] or_ln117_784_reg_1687;
wire   [4:0] select_ln117_859_fu_1182_p3;
reg   [4:0] select_ln117_859_reg_1693;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_408_fu_555_p2;
wire   [0:0] xor_ln104_409_fu_569_p2;
wire   [0:0] and_ln104_154_fu_560_p2;
wire   [0:0] xor_ln104_412_fu_584_p2;
wire   [0:0] xor_ln104_419_fu_600_p2;
wire   [0:0] and_ln104_158_fu_589_p2;
wire   [0:0] xor_ln104_420_fu_616_p2;
wire   [0:0] and_ln104_159_fu_605_p2;
wire   [0:0] and_ln102_1067_fu_611_p2;
wire   [0:0] xor_ln104_407_fu_645_p2;
wire   [0:0] xor_ln104_413_fu_660_p2;
wire   [0:0] and_ln102_1069_fu_682_p2;
wire   [0:0] tmp_12_fu_638_p3;
wire   [0:0] and_ln102_1061_fu_665_p2;
wire   [0:0] xor_ln117_fu_698_p2;
wire   [0:0] or_ln117_758_fu_703_p2;
wire   [0:0] and_ln102_1068_fu_678_p2;
wire   [1:0] zext_ln117_fu_708_p1;
wire   [0:0] or_ln117_759_fu_712_p2;
wire   [1:0] select_ln117_fu_717_p3;
wire   [1:0] select_ln117_834_fu_728_p3;
wire   [0:0] or_ln117_760_fu_724_p2;
wire   [0:0] and_ln102_1070_fu_687_p2;
wire   [2:0] zext_ln117_91_fu_736_p1;
wire   [0:0] or_ln117_761_fu_740_p2;
wire   [2:0] select_ln117_835_fu_746_p3;
wire   [0:0] or_ln117_762_fu_754_p2;
wire   [0:0] and_ln102_1071_fu_692_p2;
wire   [2:0] select_ln117_836_fu_758_p3;
wire   [0:0] or_ln117_763_fu_766_p2;
wire   [2:0] select_ln117_837_fu_772_p3;
wire   [2:0] select_ln117_838_fu_786_p3;
wire   [3:0] zext_ln117_92_fu_794_p1;
wire   [0:0] xor_ln104_410_fu_810_p2;
wire   [0:0] xor_ln104_414_fu_824_p2;
wire   [0:0] and_ln102_1072_fu_839_p2;
wire   [0:0] xor_ln104_415_fu_829_p2;
wire   [0:0] and_ln102_1075_fu_853_p2;
wire   [0:0] and_ln102_1073_fu_844_p2;
wire   [0:0] or_ln117_765_fu_863_p2;
wire   [0:0] and_ln102_1074_fu_849_p2;
wire   [3:0] select_ln117_840_fu_868_p3;
wire   [0:0] or_ln117_767_fu_875_p2;
wire   [3:0] select_ln117_841_fu_880_p3;
wire   [0:0] or_ln117_768_fu_887_p2;
wire   [0:0] and_ln102_1076_fu_858_p2;
wire   [3:0] select_ln117_842_fu_891_p3;
wire   [0:0] or_ln117_769_fu_899_p2;
wire   [3:0] select_ln117_843_fu_905_p3;
wire   [3:0] select_ln117_844_fu_917_p3;
wire   [0:0] xor_ln104_411_fu_943_p2;
wire   [0:0] xor_ln104_416_fu_953_p2;
wire   [0:0] and_ln102_1078_fu_971_p2;
wire   [0:0] and_ln102_1064_fu_958_p2;
wire   [0:0] and_ln102_1077_fu_967_p2;
wire   [0:0] or_ln117_771_fu_986_p2;
wire   [3:0] select_ln117_846_fu_991_p3;
wire   [0:0] and_ln102_1079_fu_976_p2;
wire   [4:0] zext_ln117_93_fu_998_p1;
wire   [0:0] or_ln117_773_fu_1002_p2;
wire   [4:0] select_ln117_847_fu_1007_p3;
wire   [0:0] and_ln102_1080_fu_981_p2;
wire   [4:0] select_ln117_848_fu_1014_p3;
wire   [0:0] or_ln117_775_fu_1022_p2;
wire   [4:0] select_ln117_849_fu_1027_p3;
wire   [4:0] select_ln117_850_fu_1039_p3;
wire   [0:0] xor_ln104_417_fu_1063_p2;
wire   [0:0] and_ln102_1081_fu_1073_p2;
wire   [0:0] xor_ln104_418_fu_1068_p2;
wire   [0:0] and_ln102_1084_fu_1087_p2;
wire   [0:0] and_ln102_1082_fu_1078_p2;
wire   [0:0] or_ln117_777_fu_1097_p2;
wire   [0:0] and_ln102_1083_fu_1083_p2;
wire   [4:0] select_ln117_852_fu_1102_p3;
wire   [0:0] or_ln117_779_fu_1109_p2;
wire   [4:0] select_ln117_853_fu_1114_p3;
wire   [0:0] or_ln117_780_fu_1121_p2;
wire   [0:0] and_ln102_1085_fu_1092_p2;
wire   [4:0] select_ln117_854_fu_1125_p3;
wire   [0:0] or_ln117_781_fu_1133_p2;
wire   [4:0] select_ln117_855_fu_1139_p3;
wire   [4:0] select_ln117_856_fu_1147_p3;
wire   [0:0] and_ln102_1086_fu_1162_p2;
wire   [0:0] or_ln117_783_fu_1166_p2;
wire   [4:0] select_ln117_858_fu_1175_p3;
wire   [0:0] and_ln102_1087_fu_1190_p2;
wire   [0:0] or_ln117_785_fu_1194_p2;
wire   [11:0] tmp_fu_1210_p61;
wire   [4:0] tmp_fu_1210_p62;
wire   [0:0] or_ln117_786_fu_1199_p2;
wire   [11:0] tmp_fu_1210_p63;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1210_p1;
wire   [4:0] tmp_fu_1210_p3;
wire   [4:0] tmp_fu_1210_p5;
wire   [4:0] tmp_fu_1210_p7;
wire   [4:0] tmp_fu_1210_p9;
wire   [4:0] tmp_fu_1210_p11;
wire   [4:0] tmp_fu_1210_p13;
wire   [4:0] tmp_fu_1210_p15;
wire   [4:0] tmp_fu_1210_p17;
wire   [4:0] tmp_fu_1210_p19;
wire   [4:0] tmp_fu_1210_p21;
wire   [4:0] tmp_fu_1210_p23;
wire   [4:0] tmp_fu_1210_p25;
wire   [4:0] tmp_fu_1210_p27;
wire   [4:0] tmp_fu_1210_p29;
wire   [4:0] tmp_fu_1210_p31;
wire  signed [4:0] tmp_fu_1210_p33;
wire  signed [4:0] tmp_fu_1210_p35;
wire  signed [4:0] tmp_fu_1210_p37;
wire  signed [4:0] tmp_fu_1210_p39;
wire  signed [4:0] tmp_fu_1210_p41;
wire  signed [4:0] tmp_fu_1210_p43;
wire  signed [4:0] tmp_fu_1210_p45;
wire  signed [4:0] tmp_fu_1210_p47;
wire  signed [4:0] tmp_fu_1210_p49;
wire  signed [4:0] tmp_fu_1210_p51;
wire  signed [4:0] tmp_fu_1210_p53;
wire  signed [4:0] tmp_fu_1210_p55;
wire  signed [4:0] tmp_fu_1210_p57;
wire  signed [4:0] tmp_fu_1210_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_U898(
    .din0(12'd3365),
    .din1(12'd4083),
    .din2(12'd255),
    .din3(12'd3651),
    .din4(12'd3571),
    .din5(12'd37),
    .din6(12'd590),
    .din7(12'd3569),
    .din8(12'd232),
    .din9(12'd857),
    .din10(12'd1244),
    .din11(12'd3657),
    .din12(12'd3767),
    .din13(12'd291),
    .din14(12'd3474),
    .din15(12'd4059),
    .din16(12'd4077),
    .din17(12'd3597),
    .din18(12'd172),
    .din19(12'd3880),
    .din20(12'd4071),
    .din21(12'd461),
    .din22(12'd108),
    .din23(12'd423),
    .din24(12'd4083),
    .din25(12'd66),
    .din26(12'd465),
    .din27(12'd4088),
    .din28(12'd47),
    .din29(12'd850),
    .def(tmp_fu_1210_p61),
    .sel(tmp_fu_1210_p62),
    .dout(tmp_fu_1210_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1056_reg_1517 <= and_ln102_1056_fu_565_p2;
        and_ln102_1057_reg_1568 <= and_ln102_1057_fu_655_p2;
        and_ln102_1058_reg_1610 <= and_ln102_1058_fu_820_p2;
        and_ln102_1058_reg_1610_pp0_iter4_reg <= and_ln102_1058_reg_1610;
        and_ln102_1059_reg_1529 <= and_ln102_1059_fu_579_p2;
        and_ln102_1060_reg_1535 <= and_ln102_1060_fu_595_p2;
        and_ln102_1062_reg_1574 <= and_ln102_1062_fu_669_p2;
        and_ln102_1063_reg_1617 <= and_ln102_1063_fu_834_p2;
        and_ln102_1065_reg_1652 <= and_ln102_1065_fu_962_p2;
        and_ln102_1066_reg_1580 <= and_ln102_1066_fu_674_p2;
        and_ln102_1066_reg_1580_pp0_iter3_reg <= and_ln102_1066_reg_1580;
        and_ln102_1066_reg_1580_pp0_iter4_reg <= and_ln102_1066_reg_1580_pp0_iter3_reg;
        and_ln102_1066_reg_1580_pp0_iter5_reg <= and_ln102_1066_reg_1580_pp0_iter4_reg;
        and_ln102_reg_1510 <= and_ln102_fu_551_p2;
        and_ln102_reg_1510_pp0_iter2_reg <= and_ln102_reg_1510;
        and_ln102_reg_1510_pp0_iter3_reg <= and_ln102_reg_1510_pp0_iter2_reg;
        and_ln104_155_reg_1523 <= and_ln104_155_fu_574_p2;
        and_ln104_155_reg_1523_pp0_iter2_reg <= and_ln104_155_reg_1523;
        and_ln104_156_reg_1605 <= and_ln104_156_fu_815_p2;
        and_ln104_157_reg_1647 <= and_ln104_157_fu_948_p2;
        and_ln104_160_reg_1541 <= and_ln104_160_fu_621_p2;
        and_ln104_160_reg_1541_pp0_iter2_reg <= and_ln104_160_reg_1541;
        and_ln104_160_reg_1541_pp0_iter3_reg <= and_ln104_160_reg_1541_pp0_iter2_reg;
        and_ln104_160_reg_1541_pp0_iter4_reg <= and_ln104_160_reg_1541_pp0_iter3_reg;
        and_ln104_160_reg_1541_pp0_iter5_reg <= and_ln104_160_reg_1541_pp0_iter4_reg;
        and_ln104_160_reg_1541_pp0_iter6_reg <= and_ln104_160_reg_1541_pp0_iter5_reg;
        and_ln104_reg_1562 <= and_ln104_fu_650_p2;
        icmp_ln86_861_reg_1358 <= icmp_ln86_861_fu_390_p2;
        icmp_ln86_861_reg_1358_pp0_iter1_reg <= icmp_ln86_861_reg_1358;
        icmp_ln86_862_reg_1366 <= icmp_ln86_862_fu_396_p2;
        icmp_ln86_863_reg_1372 <= icmp_ln86_863_fu_402_p2;
        icmp_ln86_864_reg_1378 <= icmp_ln86_864_fu_408_p2;
        icmp_ln86_864_reg_1378_pp0_iter1_reg <= icmp_ln86_864_reg_1378;
        icmp_ln86_864_reg_1378_pp0_iter2_reg <= icmp_ln86_864_reg_1378_pp0_iter1_reg;
        icmp_ln86_865_reg_1384 <= icmp_ln86_865_fu_414_p2;
        icmp_ln86_865_reg_1384_pp0_iter1_reg <= icmp_ln86_865_reg_1384;
        icmp_ln86_865_reg_1384_pp0_iter2_reg <= icmp_ln86_865_reg_1384_pp0_iter1_reg;
        icmp_ln86_865_reg_1384_pp0_iter3_reg <= icmp_ln86_865_reg_1384_pp0_iter2_reg;
        icmp_ln86_866_reg_1390 <= icmp_ln86_866_fu_420_p2;
        icmp_ln86_867_reg_1396 <= icmp_ln86_867_fu_426_p2;
        icmp_ln86_867_reg_1396_pp0_iter1_reg <= icmp_ln86_867_reg_1396;
        icmp_ln86_868_reg_1402 <= icmp_ln86_868_fu_432_p2;
        icmp_ln86_868_reg_1402_pp0_iter1_reg <= icmp_ln86_868_reg_1402;
        icmp_ln86_868_reg_1402_pp0_iter2_reg <= icmp_ln86_868_reg_1402_pp0_iter1_reg;
        icmp_ln86_869_reg_1408 <= icmp_ln86_869_fu_438_p2;
        icmp_ln86_869_reg_1408_pp0_iter1_reg <= icmp_ln86_869_reg_1408;
        icmp_ln86_869_reg_1408_pp0_iter2_reg <= icmp_ln86_869_reg_1408_pp0_iter1_reg;
        icmp_ln86_870_reg_1556 <= icmp_ln86_870_fu_633_p2;
        icmp_ln86_870_reg_1556_pp0_iter3_reg <= icmp_ln86_870_reg_1556;
        icmp_ln86_871_reg_1414 <= icmp_ln86_871_fu_444_p2;
        icmp_ln86_871_reg_1414_pp0_iter1_reg <= icmp_ln86_871_reg_1414;
        icmp_ln86_871_reg_1414_pp0_iter2_reg <= icmp_ln86_871_reg_1414_pp0_iter1_reg;
        icmp_ln86_871_reg_1414_pp0_iter3_reg <= icmp_ln86_871_reg_1414_pp0_iter2_reg;
        icmp_ln86_871_reg_1414_pp0_iter4_reg <= icmp_ln86_871_reg_1414_pp0_iter3_reg;
        icmp_ln86_872_reg_1420 <= icmp_ln86_872_fu_450_p2;
        icmp_ln86_872_reg_1420_pp0_iter1_reg <= icmp_ln86_872_reg_1420;
        icmp_ln86_872_reg_1420_pp0_iter2_reg <= icmp_ln86_872_reg_1420_pp0_iter1_reg;
        icmp_ln86_872_reg_1420_pp0_iter3_reg <= icmp_ln86_872_reg_1420_pp0_iter2_reg;
        icmp_ln86_872_reg_1420_pp0_iter4_reg <= icmp_ln86_872_reg_1420_pp0_iter3_reg;
        icmp_ln86_873_reg_1426 <= icmp_ln86_873_fu_456_p2;
        icmp_ln86_873_reg_1426_pp0_iter1_reg <= icmp_ln86_873_reg_1426;
        icmp_ln86_874_reg_1433 <= icmp_ln86_874_fu_462_p2;
        icmp_ln86_875_reg_1439 <= icmp_ln86_875_fu_468_p2;
        icmp_ln86_875_reg_1439_pp0_iter1_reg <= icmp_ln86_875_reg_1439;
        icmp_ln86_876_reg_1505 <= icmp_ln86_876_fu_546_p2;
        icmp_ln86_877_reg_1444 <= icmp_ln86_877_fu_474_p2;
        icmp_ln86_877_reg_1444_pp0_iter1_reg <= icmp_ln86_877_reg_1444;
        icmp_ln86_877_reg_1444_pp0_iter2_reg <= icmp_ln86_877_reg_1444_pp0_iter1_reg;
        icmp_ln86_878_reg_1449 <= icmp_ln86_878_fu_480_p2;
        icmp_ln86_878_reg_1449_pp0_iter1_reg <= icmp_ln86_878_reg_1449;
        icmp_ln86_878_reg_1449_pp0_iter2_reg <= icmp_ln86_878_reg_1449_pp0_iter1_reg;
        icmp_ln86_879_reg_1454 <= icmp_ln86_879_fu_486_p2;
        icmp_ln86_879_reg_1454_pp0_iter1_reg <= icmp_ln86_879_reg_1454;
        icmp_ln86_879_reg_1454_pp0_iter2_reg <= icmp_ln86_879_reg_1454_pp0_iter1_reg;
        icmp_ln86_880_reg_1459 <= icmp_ln86_880_fu_492_p2;
        icmp_ln86_880_reg_1459_pp0_iter1_reg <= icmp_ln86_880_reg_1459;
        icmp_ln86_880_reg_1459_pp0_iter2_reg <= icmp_ln86_880_reg_1459_pp0_iter1_reg;
        icmp_ln86_880_reg_1459_pp0_iter3_reg <= icmp_ln86_880_reg_1459_pp0_iter2_reg;
        icmp_ln86_881_reg_1464 <= icmp_ln86_881_fu_498_p2;
        icmp_ln86_881_reg_1464_pp0_iter1_reg <= icmp_ln86_881_reg_1464;
        icmp_ln86_881_reg_1464_pp0_iter2_reg <= icmp_ln86_881_reg_1464_pp0_iter1_reg;
        icmp_ln86_881_reg_1464_pp0_iter3_reg <= icmp_ln86_881_reg_1464_pp0_iter2_reg;
        icmp_ln86_882_reg_1469 <= icmp_ln86_882_fu_504_p2;
        icmp_ln86_882_reg_1469_pp0_iter1_reg <= icmp_ln86_882_reg_1469;
        icmp_ln86_882_reg_1469_pp0_iter2_reg <= icmp_ln86_882_reg_1469_pp0_iter1_reg;
        icmp_ln86_882_reg_1469_pp0_iter3_reg <= icmp_ln86_882_reg_1469_pp0_iter2_reg;
        icmp_ln86_883_reg_1474 <= icmp_ln86_883_fu_510_p2;
        icmp_ln86_883_reg_1474_pp0_iter1_reg <= icmp_ln86_883_reg_1474;
        icmp_ln86_883_reg_1474_pp0_iter2_reg <= icmp_ln86_883_reg_1474_pp0_iter1_reg;
        icmp_ln86_883_reg_1474_pp0_iter3_reg <= icmp_ln86_883_reg_1474_pp0_iter2_reg;
        icmp_ln86_883_reg_1474_pp0_iter4_reg <= icmp_ln86_883_reg_1474_pp0_iter3_reg;
        icmp_ln86_884_reg_1479 <= icmp_ln86_884_fu_516_p2;
        icmp_ln86_884_reg_1479_pp0_iter1_reg <= icmp_ln86_884_reg_1479;
        icmp_ln86_884_reg_1479_pp0_iter2_reg <= icmp_ln86_884_reg_1479_pp0_iter1_reg;
        icmp_ln86_884_reg_1479_pp0_iter3_reg <= icmp_ln86_884_reg_1479_pp0_iter2_reg;
        icmp_ln86_884_reg_1479_pp0_iter4_reg <= icmp_ln86_884_reg_1479_pp0_iter3_reg;
        icmp_ln86_885_reg_1484 <= icmp_ln86_885_fu_522_p2;
        icmp_ln86_885_reg_1484_pp0_iter1_reg <= icmp_ln86_885_reg_1484;
        icmp_ln86_885_reg_1484_pp0_iter2_reg <= icmp_ln86_885_reg_1484_pp0_iter1_reg;
        icmp_ln86_885_reg_1484_pp0_iter3_reg <= icmp_ln86_885_reg_1484_pp0_iter2_reg;
        icmp_ln86_885_reg_1484_pp0_iter4_reg <= icmp_ln86_885_reg_1484_pp0_iter3_reg;
        icmp_ln86_886_reg_1489 <= icmp_ln86_886_fu_528_p2;
        icmp_ln86_886_reg_1489_pp0_iter1_reg <= icmp_ln86_886_reg_1489;
        icmp_ln86_886_reg_1489_pp0_iter2_reg <= icmp_ln86_886_reg_1489_pp0_iter1_reg;
        icmp_ln86_886_reg_1489_pp0_iter3_reg <= icmp_ln86_886_reg_1489_pp0_iter2_reg;
        icmp_ln86_886_reg_1489_pp0_iter4_reg <= icmp_ln86_886_reg_1489_pp0_iter3_reg;
        icmp_ln86_886_reg_1489_pp0_iter5_reg <= icmp_ln86_886_reg_1489_pp0_iter4_reg;
        icmp_ln86_887_reg_1494 <= icmp_ln86_887_fu_534_p2;
        icmp_ln86_887_reg_1494_pp0_iter1_reg <= icmp_ln86_887_reg_1494;
        icmp_ln86_887_reg_1494_pp0_iter2_reg <= icmp_ln86_887_reg_1494_pp0_iter1_reg;
        icmp_ln86_887_reg_1494_pp0_iter3_reg <= icmp_ln86_887_reg_1494_pp0_iter2_reg;
        icmp_ln86_887_reg_1494_pp0_iter4_reg <= icmp_ln86_887_reg_1494_pp0_iter3_reg;
        icmp_ln86_887_reg_1494_pp0_iter5_reg <= icmp_ln86_887_reg_1494_pp0_iter4_reg;
        icmp_ln86_887_reg_1494_pp0_iter6_reg <= icmp_ln86_887_reg_1494_pp0_iter5_reg;
        icmp_ln86_reg_1353 <= icmp_ln86_fu_384_p2;
        icmp_ln86_reg_1353_pp0_iter1_reg <= icmp_ln86_reg_1353;
        or_ln117_764_reg_1586 <= or_ln117_764_fu_780_p2;
        or_ln117_766_reg_1596 <= or_ln117_766_fu_806_p2;
        or_ln117_770_reg_1622 <= or_ln117_770_fu_913_p2;
        or_ln117_772_reg_1632 <= or_ln117_772_fu_933_p2;
        or_ln117_774_reg_1638 <= or_ln117_774_fu_939_p2;
        or_ln117_776_reg_1658 <= or_ln117_776_fu_1034_p2;
        or_ln117_778_reg_1668 <= or_ln117_778_fu_1055_p2;
        or_ln117_782_reg_1675 <= or_ln117_782_fu_1059_p2;
        or_ln117_782_reg_1675_pp0_iter5_reg <= or_ln117_782_reg_1675;
        or_ln117_784_reg_1687 <= or_ln117_784_fu_1171_p2;
        or_ln117_reg_1547 <= or_ln117_fu_627_p2;
        p_read_reg_1346 <= p_read19_int_reg;
        p_read_reg_1346_pp0_iter1_reg <= p_read_reg_1346;
        select_ln117_839_reg_1591 <= select_ln117_839_fu_798_p3;
        select_ln117_845_reg_1627 <= select_ln117_845_fu_925_p3;
        select_ln117_851_reg_1663 <= select_ln117_851_fu_1047_p3;
        select_ln117_857_reg_1682 <= select_ln117_857_fu_1155_p3;
        select_ln117_859_reg_1693 <= select_ln117_859_fu_1182_p3;
        xor_ln104_reg_1499 <= xor_ln104_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1056_fu_565_p2 = (icmp_ln86_863_reg_1372 & icmp_ln86_861_reg_1358);

assign and_ln102_1057_fu_655_p2 = (icmp_ln86_864_reg_1378_pp0_iter1_reg & and_ln104_fu_650_p2);

assign and_ln102_1058_fu_820_p2 = (icmp_ln86_865_reg_1384_pp0_iter2_reg & and_ln102_reg_1510_pp0_iter2_reg);

assign and_ln102_1059_fu_579_p2 = (icmp_ln86_866_reg_1390 & and_ln104_154_fu_560_p2);

assign and_ln102_1060_fu_595_p2 = (icmp_ln86_867_reg_1396 & and_ln102_1056_fu_565_p2);

assign and_ln102_1061_fu_665_p2 = (icmp_ln86_868_reg_1402_pp0_iter1_reg & and_ln104_155_reg_1523);

assign and_ln102_1062_fu_669_p2 = (icmp_ln86_869_reg_1408_pp0_iter1_reg & and_ln102_1057_fu_655_p2);

assign and_ln102_1063_fu_834_p2 = (icmp_ln86_870_reg_1556 & and_ln104_156_fu_815_p2);

assign and_ln102_1064_fu_958_p2 = (icmp_ln86_871_reg_1414_pp0_iter3_reg & and_ln102_1058_reg_1610);

assign and_ln102_1065_fu_962_p2 = (icmp_ln86_872_reg_1420_pp0_iter3_reg & and_ln104_157_fu_948_p2);

assign and_ln102_1066_fu_674_p2 = (icmp_ln86_873_reg_1426_pp0_iter1_reg & and_ln102_1059_reg_1529);

assign and_ln102_1067_fu_611_p2 = (icmp_ln86_874_reg_1433 & and_ln104_158_fu_589_p2);

assign and_ln102_1068_fu_678_p2 = (icmp_ln86_875_reg_1439_pp0_iter1_reg & and_ln102_1060_reg_1535);

assign and_ln102_1069_fu_682_p2 = (xor_ln104_413_fu_660_p2 & icmp_ln86_876_reg_1505);

assign and_ln102_1070_fu_687_p2 = (and_ln102_1069_fu_682_p2 & and_ln102_1056_reg_1517);

assign and_ln102_1071_fu_692_p2 = (tmp_12_fu_638_p3 & and_ln102_1061_fu_665_p2);

assign and_ln102_1072_fu_839_p2 = (xor_ln104_414_fu_824_p2 & icmp_ln86_877_reg_1444_pp0_iter2_reg);

assign and_ln102_1073_fu_844_p2 = (and_ln104_155_reg_1523_pp0_iter2_reg & and_ln102_1072_fu_839_p2);

assign and_ln102_1074_fu_849_p2 = (icmp_ln86_878_reg_1449_pp0_iter2_reg & and_ln102_1062_reg_1574);

assign and_ln102_1075_fu_853_p2 = (xor_ln104_415_fu_829_p2 & icmp_ln86_879_reg_1454_pp0_iter2_reg);

assign and_ln102_1076_fu_858_p2 = (and_ln102_1075_fu_853_p2 & and_ln102_1057_reg_1568);

assign and_ln102_1077_fu_967_p2 = (icmp_ln86_880_reg_1459_pp0_iter3_reg & and_ln102_1063_reg_1617);

assign and_ln102_1078_fu_971_p2 = (xor_ln104_416_fu_953_p2 & icmp_ln86_881_reg_1464_pp0_iter3_reg);

assign and_ln102_1079_fu_976_p2 = (and_ln104_156_reg_1605 & and_ln102_1078_fu_971_p2);

assign and_ln102_1080_fu_981_p2 = (icmp_ln86_882_reg_1469_pp0_iter3_reg & and_ln102_1064_fu_958_p2);

assign and_ln102_1081_fu_1073_p2 = (xor_ln104_417_fu_1063_p2 & icmp_ln86_883_reg_1474_pp0_iter4_reg);

assign and_ln102_1082_fu_1078_p2 = (and_ln102_1081_fu_1073_p2 & and_ln102_1058_reg_1610_pp0_iter4_reg);

assign and_ln102_1083_fu_1083_p2 = (icmp_ln86_884_reg_1479_pp0_iter4_reg & and_ln102_1065_reg_1652);

assign and_ln102_1084_fu_1087_p2 = (xor_ln104_418_fu_1068_p2 & icmp_ln86_885_reg_1484_pp0_iter4_reg);

assign and_ln102_1085_fu_1092_p2 = (and_ln104_157_reg_1647 & and_ln102_1084_fu_1087_p2);

assign and_ln102_1086_fu_1162_p2 = (icmp_ln86_886_reg_1489_pp0_iter5_reg & and_ln102_1066_reg_1580_pp0_iter5_reg);

assign and_ln102_1087_fu_1190_p2 = (icmp_ln86_887_reg_1494_pp0_iter6_reg & and_ln104_160_reg_1541_pp0_iter6_reg);

assign and_ln102_fu_551_p2 = (xor_ln104_reg_1499 & icmp_ln86_862_reg_1366);

assign and_ln104_154_fu_560_p2 = (xor_ln104_reg_1499 & xor_ln104_408_fu_555_p2);

assign and_ln104_155_fu_574_p2 = (xor_ln104_409_fu_569_p2 & icmp_ln86_861_reg_1358);

assign and_ln104_156_fu_815_p2 = (xor_ln104_410_fu_810_p2 & and_ln104_reg_1562);

assign and_ln104_157_fu_948_p2 = (xor_ln104_411_fu_943_p2 & and_ln102_reg_1510_pp0_iter3_reg);

assign and_ln104_158_fu_589_p2 = (xor_ln104_412_fu_584_p2 & and_ln104_154_fu_560_p2);

assign and_ln104_159_fu_605_p2 = (xor_ln104_419_fu_600_p2 & and_ln102_1059_fu_579_p2);

assign and_ln104_160_fu_621_p2 = (xor_ln104_420_fu_616_p2 & and_ln104_158_fu_589_p2);

assign and_ln104_fu_650_p2 = (xor_ln104_407_fu_645_p2 & icmp_ln86_reg_1353_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_786_fu_1199_p2[0:0] == 1'b1) ? tmp_fu_1210_p63 : 12'd0);

assign icmp_ln86_861_fu_390_p2 = (($signed(p_read2_int_reg) < $signed(18'd261421)) ? 1'b1 : 1'b0);

assign icmp_ln86_862_fu_396_p2 = (($signed(p_read2_int_reg) < $signed(18'd2128)) ? 1'b1 : 1'b0);

assign icmp_ln86_863_fu_402_p2 = (($signed(p_read14_int_reg) < $signed(18'd2809)) ? 1'b1 : 1'b0);

assign icmp_ln86_864_fu_408_p2 = (($signed(p_read5_int_reg) < $signed(18'd400)) ? 1'b1 : 1'b0);

assign icmp_ln86_865_fu_414_p2 = (($signed(p_read7_int_reg) < $signed(18'd48)) ? 1'b1 : 1'b0);

assign icmp_ln86_866_fu_420_p2 = (($signed(p_read9_int_reg) < $signed(18'd2748)) ? 1'b1 : 1'b0);

assign icmp_ln86_867_fu_426_p2 = (($signed(p_read2_int_reg) < $signed(18'd260346)) ? 1'b1 : 1'b0);

assign icmp_ln86_868_fu_432_p2 = (($signed(p_read6_int_reg) < $signed(18'd470)) ? 1'b1 : 1'b0);

assign icmp_ln86_869_fu_438_p2 = (($signed(p_read18_int_reg) < $signed(18'd76215)) ? 1'b1 : 1'b0);

assign icmp_ln86_870_fu_633_p2 = (($signed(p_read_reg_1346_pp0_iter1_reg) < $signed(18'd262137)) ? 1'b1 : 1'b0);

assign icmp_ln86_871_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd525)) ? 1'b1 : 1'b0);

assign icmp_ln86_872_fu_450_p2 = (($signed(p_read16_int_reg) < $signed(18'd3119)) ? 1'b1 : 1'b0);

assign icmp_ln86_873_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd10873)) ? 1'b1 : 1'b0);

assign icmp_ln86_874_fu_462_p2 = (($signed(p_read6_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_875_fu_468_p2 = (($signed(p_read13_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_876_fu_546_p2 = (($signed(p_read_reg_1346) < $signed(18'd262116)) ? 1'b1 : 1'b0);

assign icmp_ln86_877_fu_474_p2 = (($signed(p_read16_int_reg) < $signed(18'd46610)) ? 1'b1 : 1'b0);

assign icmp_ln86_878_fu_480_p2 = (($signed(p_read5_int_reg) < $signed(18'd372)) ? 1'b1 : 1'b0);

assign icmp_ln86_879_fu_486_p2 = (($signed(p_read17_int_reg) < $signed(18'd211598)) ? 1'b1 : 1'b0);

assign icmp_ln86_880_fu_492_p2 = (($signed(p_read8_int_reg) < $signed(18'd5454)) ? 1'b1 : 1'b0);

assign icmp_ln86_881_fu_498_p2 = (($signed(p_read1_int_reg) < $signed(18'd184174)) ? 1'b1 : 1'b0);

assign icmp_ln86_882_fu_504_p2 = (($signed(p_read10_int_reg) < $signed(18'd5213)) ? 1'b1 : 1'b0);

assign icmp_ln86_883_fu_510_p2 = (($signed(p_read15_int_reg) < $signed(18'd13)) ? 1'b1 : 1'b0);

assign icmp_ln86_884_fu_516_p2 = (($signed(p_read20_int_reg) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign icmp_ln86_885_fu_522_p2 = (($signed(p_read12_int_reg) < $signed(18'd587)) ? 1'b1 : 1'b0);

assign icmp_ln86_886_fu_528_p2 = (($signed(p_read11_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_887_fu_534_p2 = (($signed(p_read14_int_reg) < $signed(18'd982)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_384_p2 = (($signed(p_read2_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign or_ln117_758_fu_703_p2 = (xor_ln117_fu_698_p2 | icmp_ln86_873_reg_1426_pp0_iter1_reg);

assign or_ln117_759_fu_712_p2 = (or_ln117_reg_1547 | and_ln102_1068_fu_678_p2);

assign or_ln117_760_fu_724_p2 = (or_ln117_reg_1547 | and_ln102_1060_reg_1535);

assign or_ln117_761_fu_740_p2 = (or_ln117_760_fu_724_p2 | and_ln102_1070_fu_687_p2);

assign or_ln117_762_fu_754_p2 = (or_ln117_reg_1547 | and_ln102_1056_reg_1517);

assign or_ln117_763_fu_766_p2 = (or_ln117_762_fu_754_p2 | and_ln102_1071_fu_692_p2);

assign or_ln117_764_fu_780_p2 = (or_ln117_762_fu_754_p2 | and_ln102_1061_fu_665_p2);

assign or_ln117_765_fu_863_p2 = (or_ln117_764_reg_1586 | and_ln102_1073_fu_844_p2);

assign or_ln117_766_fu_806_p2 = (or_ln117_reg_1547 | icmp_ln86_861_reg_1358_pp0_iter1_reg);

assign or_ln117_767_fu_875_p2 = (or_ln117_766_reg_1596 | and_ln102_1074_fu_849_p2);

assign or_ln117_768_fu_887_p2 = (or_ln117_766_reg_1596 | and_ln102_1062_reg_1574);

assign or_ln117_769_fu_899_p2 = (or_ln117_768_fu_887_p2 | and_ln102_1076_fu_858_p2);

assign or_ln117_770_fu_913_p2 = (or_ln117_766_reg_1596 | and_ln102_1057_reg_1568);

assign or_ln117_771_fu_986_p2 = (or_ln117_770_reg_1622 | and_ln102_1077_fu_967_p2);

assign or_ln117_772_fu_933_p2 = (or_ln117_770_fu_913_p2 | and_ln102_1063_fu_834_p2);

assign or_ln117_773_fu_1002_p2 = (or_ln117_772_reg_1632 | and_ln102_1079_fu_976_p2);

assign or_ln117_774_fu_939_p2 = (or_ln117_766_reg_1596 | and_ln104_reg_1562);

assign or_ln117_775_fu_1022_p2 = (or_ln117_774_reg_1638 | and_ln102_1080_fu_981_p2);

assign or_ln117_776_fu_1034_p2 = (or_ln117_774_reg_1638 | and_ln102_1064_fu_958_p2);

assign or_ln117_777_fu_1097_p2 = (or_ln117_776_reg_1658 | and_ln102_1082_fu_1078_p2);

assign or_ln117_778_fu_1055_p2 = (or_ln117_774_reg_1638 | and_ln102_1058_reg_1610);

assign or_ln117_779_fu_1109_p2 = (or_ln117_778_reg_1668 | and_ln102_1083_fu_1083_p2);

assign or_ln117_780_fu_1121_p2 = (or_ln117_778_reg_1668 | and_ln102_1065_reg_1652);

assign or_ln117_781_fu_1133_p2 = (or_ln117_780_fu_1121_p2 | and_ln102_1085_fu_1092_p2);

assign or_ln117_782_fu_1059_p2 = (or_ln117_774_reg_1638 | and_ln102_reg_1510_pp0_iter3_reg);

assign or_ln117_783_fu_1166_p2 = (or_ln117_782_reg_1675_pp0_iter5_reg | and_ln102_1086_fu_1162_p2);

assign or_ln117_784_fu_1171_p2 = (or_ln117_782_reg_1675_pp0_iter5_reg | and_ln102_1066_reg_1580_pp0_iter5_reg);

assign or_ln117_785_fu_1194_p2 = (or_ln117_784_reg_1687 | and_ln102_1087_fu_1190_p2);

assign or_ln117_786_fu_1199_p2 = (or_ln117_784_reg_1687 | and_ln104_160_reg_1541_pp0_iter6_reg);

assign or_ln117_fu_627_p2 = (and_ln104_159_fu_605_p2 | and_ln102_1067_fu_611_p2);

assign select_ln117_834_fu_728_p3 = ((or_ln117_759_fu_712_p2[0:0] == 1'b1) ? select_ln117_fu_717_p3 : 2'd3);

assign select_ln117_835_fu_746_p3 = ((or_ln117_760_fu_724_p2[0:0] == 1'b1) ? zext_ln117_91_fu_736_p1 : 3'd4);

assign select_ln117_836_fu_758_p3 = ((or_ln117_761_fu_740_p2[0:0] == 1'b1) ? select_ln117_835_fu_746_p3 : 3'd5);

assign select_ln117_837_fu_772_p3 = ((or_ln117_762_fu_754_p2[0:0] == 1'b1) ? select_ln117_836_fu_758_p3 : 3'd6);

assign select_ln117_838_fu_786_p3 = ((or_ln117_763_fu_766_p2[0:0] == 1'b1) ? select_ln117_837_fu_772_p3 : 3'd7);

assign select_ln117_839_fu_798_p3 = ((or_ln117_764_fu_780_p2[0:0] == 1'b1) ? zext_ln117_92_fu_794_p1 : 4'd8);

assign select_ln117_840_fu_868_p3 = ((or_ln117_765_fu_863_p2[0:0] == 1'b1) ? select_ln117_839_reg_1591 : 4'd9);

assign select_ln117_841_fu_880_p3 = ((or_ln117_766_reg_1596[0:0] == 1'b1) ? select_ln117_840_fu_868_p3 : 4'd10);

assign select_ln117_842_fu_891_p3 = ((or_ln117_767_fu_875_p2[0:0] == 1'b1) ? select_ln117_841_fu_880_p3 : 4'd11);

assign select_ln117_843_fu_905_p3 = ((or_ln117_768_fu_887_p2[0:0] == 1'b1) ? select_ln117_842_fu_891_p3 : 4'd12);

assign select_ln117_844_fu_917_p3 = ((or_ln117_769_fu_899_p2[0:0] == 1'b1) ? select_ln117_843_fu_905_p3 : 4'd13);

assign select_ln117_845_fu_925_p3 = ((or_ln117_770_fu_913_p2[0:0] == 1'b1) ? select_ln117_844_fu_917_p3 : 4'd14);

assign select_ln117_846_fu_991_p3 = ((or_ln117_771_fu_986_p2[0:0] == 1'b1) ? select_ln117_845_reg_1627 : 4'd15);

assign select_ln117_847_fu_1007_p3 = ((or_ln117_772_reg_1632[0:0] == 1'b1) ? zext_ln117_93_fu_998_p1 : 5'd16);

assign select_ln117_848_fu_1014_p3 = ((or_ln117_773_fu_1002_p2[0:0] == 1'b1) ? select_ln117_847_fu_1007_p3 : 5'd17);

assign select_ln117_849_fu_1027_p3 = ((or_ln117_774_reg_1638[0:0] == 1'b1) ? select_ln117_848_fu_1014_p3 : 5'd18);

assign select_ln117_850_fu_1039_p3 = ((or_ln117_775_fu_1022_p2[0:0] == 1'b1) ? select_ln117_849_fu_1027_p3 : 5'd19);

assign select_ln117_851_fu_1047_p3 = ((or_ln117_776_fu_1034_p2[0:0] == 1'b1) ? select_ln117_850_fu_1039_p3 : 5'd20);

assign select_ln117_852_fu_1102_p3 = ((or_ln117_777_fu_1097_p2[0:0] == 1'b1) ? select_ln117_851_reg_1663 : 5'd21);

assign select_ln117_853_fu_1114_p3 = ((or_ln117_778_reg_1668[0:0] == 1'b1) ? select_ln117_852_fu_1102_p3 : 5'd22);

assign select_ln117_854_fu_1125_p3 = ((or_ln117_779_fu_1109_p2[0:0] == 1'b1) ? select_ln117_853_fu_1114_p3 : 5'd23);

assign select_ln117_855_fu_1139_p3 = ((or_ln117_780_fu_1121_p2[0:0] == 1'b1) ? select_ln117_854_fu_1125_p3 : 5'd24);

assign select_ln117_856_fu_1147_p3 = ((or_ln117_781_fu_1133_p2[0:0] == 1'b1) ? select_ln117_855_fu_1139_p3 : 5'd25);

assign select_ln117_857_fu_1155_p3 = ((or_ln117_782_reg_1675[0:0] == 1'b1) ? select_ln117_856_fu_1147_p3 : 5'd26);

assign select_ln117_858_fu_1175_p3 = ((or_ln117_783_fu_1166_p2[0:0] == 1'b1) ? select_ln117_857_reg_1682 : 5'd27);

assign select_ln117_859_fu_1182_p3 = ((or_ln117_784_fu_1171_p2[0:0] == 1'b1) ? select_ln117_858_fu_1175_p3 : 5'd28);

assign select_ln117_fu_717_p3 = ((or_ln117_reg_1547[0:0] == 1'b1) ? zext_ln117_fu_708_p1 : 2'd2);

assign tmp_12_fu_638_p3 = p_read_reg_1346_pp0_iter1_reg[32'd17];

assign tmp_fu_1210_p61 = 'bx;

assign tmp_fu_1210_p62 = ((or_ln117_785_fu_1194_p2[0:0] == 1'b1) ? select_ln117_859_reg_1693 : 5'd29);

assign xor_ln104_407_fu_645_p2 = (icmp_ln86_861_reg_1358_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_408_fu_555_p2 = (icmp_ln86_862_reg_1366 ^ 1'd1);

assign xor_ln104_409_fu_569_p2 = (icmp_ln86_863_reg_1372 ^ 1'd1);

assign xor_ln104_410_fu_810_p2 = (icmp_ln86_864_reg_1378_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_411_fu_943_p2 = (icmp_ln86_865_reg_1384_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_412_fu_584_p2 = (icmp_ln86_866_reg_1390 ^ 1'd1);

assign xor_ln104_413_fu_660_p2 = (icmp_ln86_867_reg_1396_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_414_fu_824_p2 = (icmp_ln86_868_reg_1402_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_415_fu_829_p2 = (icmp_ln86_869_reg_1408_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_416_fu_953_p2 = (icmp_ln86_870_reg_1556_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_417_fu_1063_p2 = (icmp_ln86_871_reg_1414_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_418_fu_1068_p2 = (icmp_ln86_872_reg_1420_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_419_fu_600_p2 = (icmp_ln86_873_reg_1426 ^ 1'd1);

assign xor_ln104_420_fu_616_p2 = (icmp_ln86_874_reg_1433 ^ 1'd1);

assign xor_ln104_fu_540_p2 = (icmp_ln86_fu_384_p2 ^ 1'd1);

assign xor_ln117_fu_698_p2 = (1'd1 ^ and_ln102_1059_reg_1529);

assign zext_ln117_91_fu_736_p1 = select_ln117_834_fu_728_p3;

assign zext_ln117_92_fu_794_p1 = select_ln117_838_fu_786_p3;

assign zext_ln117_93_fu_998_p1 = select_ln117_846_fu_991_p3;

assign zext_ln117_fu_708_p1 = or_ln117_758_fu_703_p2;

endmodule //conifer_jettag_accelerator_decision_function_69
