#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 25 20:39:42 2019
# Process ID: 9828
# Current directory: D:/codehub/VIVADO/LOONGSON/OpenMIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4180 D:\codehub\VIVADO\LOONGSON\OpenMIPS\OpenMIPS.xpr
# Log file: D:/codehub/VIVADO/LOONGSON/OpenMIPS/vivado.log
# Journal file: D:/codehub/VIVADO/LOONGSON/OpenMIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/blk_mem_gen_0.xcix
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips ram_0]
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
catch { config_ip_cache -export [get_ips -all ram_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci]
launch_runs -jobs 4 ram_0_synth_1
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ram_0 d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0/ram_0.xci
file delete -force d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/ram_0.xcix
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_0 -dir d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_0} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {131071} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/output.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_0]
generate_target {instantiation_template} [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
catch { config_ip_cache -export [get_ips -all rom_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
launch_runs -jobs 4 rom_0_synth_1
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run rom_0_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/codehub/VIVADO/LOONGSON/OpenMIPS/openmips_min_sopc_tb_behav.wcfg
source openmips_min_sopc_tb.tcl
run 10 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {C:/output.coe}] [get_ips rom_0]
generate_target all [get_files  d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci]
catch { config_ip_cache -export [get_ips -all rom_0] }
export_ip_user_files -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -no_script -sync -force -quiet
reset_run rom_0_synth_1
launch_runs -jobs 4 rom_0_synth_1
export_simulation -of_objects [get_files d:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/ip/rom_0/rom_0.xci] -directory D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/sim_scripts -ip_user_files_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files -ipstatic_source_dir D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/modelsim} {questa=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/questa} {riviera=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/riviera} {activehdl=D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.runs/impl_1/openmips_min_sopc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_sim
