# Deep_Silicon_Etcher_ - Table 1

Source: https://wiki.nanofab.ucsb.edu/wiki/DSEIII_(PlasmaTherm/Deep_Silicon_Etcher)

| 0                                                                                                                 | 1                                                                                                               |
|:------------------------------------------------------------------------------------------------------------------|:----------------------------------------------------------------------------------------------------------------|
| ~40µm deep Silicon etch, run as Process Control "EtchCal" (Process Development and Image: Noah Dutra, 2024-10-07) | Example of 16.32µm Deep Etched Silicon with UV6 Photoresist mask, 2µm Pitch. (Image Credit: Noah Dutra 2024-08) |