
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f894  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000be30  0800f958  0800f958  00010958  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b788  0801b788  0001d340  2**0
                  CONTENTS
  4 .ARM          00000008  0801b788  0801b788  0001c788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b790  0801b790  0001d340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b790  0801b790  0001c790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b794  0801b794  0001c794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000340  20000000  0801b798  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000340  0801bad8  0001d340  2**2
                  ALLOC
 10 ._user_heap_stack 00001904  200006f4  0801bad8  0001d6f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001d340  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f16e  00000000  00000000  0001d368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c8c  00000000  00000000  0003c4d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  00041168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012e5  00000000  00000000  00042a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024a12  00000000  00000000  00043d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e2e  00000000  00000000  00068757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d31c2  00000000  00000000  0008a585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d747  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006804  00000000  00000000  0015d78c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00163f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000340 	.word	0x20000340
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800f93c 	.word	0x0800f93c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000344 	.word	0x20000344
 8000104:	0800f93c 	.word	0x0800f93c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f891 	bl	8001564 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffd1 	bl	80013f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f883 	bl	8001564 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f879 	bl	8001564 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fffb 	bl	800147c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fff1 	bl	800147c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__clzsi2>:
 80004a8:	211c      	movs	r1, #28
 80004aa:	2301      	movs	r3, #1
 80004ac:	041b      	lsls	r3, r3, #16
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0xe>
 80004b2:	0c00      	lsrs	r0, r0, #16
 80004b4:	3910      	subs	r1, #16
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d301      	bcc.n	80004c0 <__clzsi2+0x18>
 80004bc:	0a00      	lsrs	r0, r0, #8
 80004be:	3908      	subs	r1, #8
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	4298      	cmp	r0, r3
 80004c4:	d301      	bcc.n	80004ca <__clzsi2+0x22>
 80004c6:	0900      	lsrs	r0, r0, #4
 80004c8:	3904      	subs	r1, #4
 80004ca:	a202      	add	r2, pc, #8	@ (adr r2, 80004d4 <__clzsi2+0x2c>)
 80004cc:	5c10      	ldrb	r0, [r2, r0]
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	02020304 	.word	0x02020304
 80004d8:	01010101 	.word	0x01010101
	...

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	0008      	movs	r0, r1
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	@ (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	@ (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	ffffff21 	.word	0xffffff21
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f824 	bl	8000560 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)

08000524 <__aeabi_d2uiz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2200      	movs	r2, #0
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <__aeabi_d2uiz+0x38>)
 800052a:	0004      	movs	r4, r0
 800052c:	000d      	movs	r5, r1
 800052e:	f7ff ffb1 	bl	8000494 <__aeabi_dcmpge>
 8000532:	2800      	cmp	r0, #0
 8000534:	d104      	bne.n	8000540 <__aeabi_d2uiz+0x1c>
 8000536:	0020      	movs	r0, r4
 8000538:	0029      	movs	r1, r5
 800053a:	f001 ff0b 	bl	8002354 <__aeabi_d2iz>
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <__aeabi_d2uiz+0x38>)
 8000542:	2200      	movs	r2, #0
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fb46 	bl	8001bd8 <__aeabi_dsub>
 800054c:	f001 ff02 	bl	8002354 <__aeabi_d2iz>
 8000550:	2380      	movs	r3, #128	@ 0x80
 8000552:	061b      	lsls	r3, r3, #24
 8000554:	469c      	mov	ip, r3
 8000556:	4460      	add	r0, ip
 8000558:	e7f1      	b.n	800053e <__aeabi_d2uiz+0x1a>
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	41e00000 	.word	0x41e00000

08000560 <__udivmoddi4>:
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	4657      	mov	r7, sl
 8000564:	464e      	mov	r6, r9
 8000566:	4645      	mov	r5, r8
 8000568:	46de      	mov	lr, fp
 800056a:	b5e0      	push	{r5, r6, r7, lr}
 800056c:	0004      	movs	r4, r0
 800056e:	000d      	movs	r5, r1
 8000570:	4692      	mov	sl, r2
 8000572:	4699      	mov	r9, r3
 8000574:	b083      	sub	sp, #12
 8000576:	428b      	cmp	r3, r1
 8000578:	d830      	bhi.n	80005dc <__udivmoddi4+0x7c>
 800057a:	d02d      	beq.n	80005d8 <__udivmoddi4+0x78>
 800057c:	4649      	mov	r1, r9
 800057e:	4650      	mov	r0, sl
 8000580:	f001 ff76 	bl	8002470 <__clzdi2>
 8000584:	0029      	movs	r1, r5
 8000586:	0006      	movs	r6, r0
 8000588:	0020      	movs	r0, r4
 800058a:	f001 ff71 	bl	8002470 <__clzdi2>
 800058e:	1a33      	subs	r3, r6, r0
 8000590:	4698      	mov	r8, r3
 8000592:	3b20      	subs	r3, #32
 8000594:	d434      	bmi.n	8000600 <__udivmoddi4+0xa0>
 8000596:	469b      	mov	fp, r3
 8000598:	4653      	mov	r3, sl
 800059a:	465a      	mov	r2, fp
 800059c:	4093      	lsls	r3, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	001f      	movs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d83b      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80005ac:	42af      	cmp	r7, r5
 80005ae:	d100      	bne.n	80005b2 <__udivmoddi4+0x52>
 80005b0:	e079      	b.n	80006a6 <__udivmoddi4+0x146>
 80005b2:	465b      	mov	r3, fp
 80005b4:	1ba4      	subs	r4, r4, r6
 80005b6:	41bd      	sbcs	r5, r7
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	da00      	bge.n	80005be <__udivmoddi4+0x5e>
 80005bc:	e076      	b.n	80006ac <__udivmoddi4+0x14c>
 80005be:	2200      	movs	r2, #0
 80005c0:	2300      	movs	r3, #0
 80005c2:	9200      	str	r2, [sp, #0]
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	465a      	mov	r2, fp
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	4642      	mov	r2, r8
 80005d2:	4093      	lsls	r3, r2
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	e029      	b.n	800062c <__udivmoddi4+0xcc>
 80005d8:	4282      	cmp	r2, r0
 80005da:	d9cf      	bls.n	800057c <__udivmoddi4+0x1c>
 80005dc:	2200      	movs	r2, #0
 80005de:	2300      	movs	r3, #0
 80005e0:	9200      	str	r2, [sp, #0]
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <__udivmoddi4+0x8e>
 80005ea:	601c      	str	r4, [r3, #0]
 80005ec:	605d      	str	r5, [r3, #4]
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	b003      	add	sp, #12
 80005f4:	bcf0      	pop	{r4, r5, r6, r7}
 80005f6:	46bb      	mov	fp, r7
 80005f8:	46b2      	mov	sl, r6
 80005fa:	46a9      	mov	r9, r5
 80005fc:	46a0      	mov	r8, r4
 80005fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000600:	4642      	mov	r2, r8
 8000602:	469b      	mov	fp, r3
 8000604:	2320      	movs	r3, #32
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	4652      	mov	r2, sl
 800060a:	40da      	lsrs	r2, r3
 800060c:	4641      	mov	r1, r8
 800060e:	0013      	movs	r3, r2
 8000610:	464a      	mov	r2, r9
 8000612:	408a      	lsls	r2, r1
 8000614:	0017      	movs	r7, r2
 8000616:	4642      	mov	r2, r8
 8000618:	431f      	orrs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d9c3      	bls.n	80005ac <__udivmoddi4+0x4c>
 8000624:	2200      	movs	r2, #0
 8000626:	2300      	movs	r3, #0
 8000628:	9200      	str	r2, [sp, #0]
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	4643      	mov	r3, r8
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0d8      	beq.n	80005e4 <__udivmoddi4+0x84>
 8000632:	07fb      	lsls	r3, r7, #31
 8000634:	0872      	lsrs	r2, r6, #1
 8000636:	431a      	orrs	r2, r3
 8000638:	4646      	mov	r6, r8
 800063a:	087b      	lsrs	r3, r7, #1
 800063c:	e00e      	b.n	800065c <__udivmoddi4+0xfc>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d101      	bne.n	8000646 <__udivmoddi4+0xe6>
 8000642:	42a2      	cmp	r2, r4
 8000644:	d80c      	bhi.n	8000660 <__udivmoddi4+0x100>
 8000646:	1aa4      	subs	r4, r4, r2
 8000648:	419d      	sbcs	r5, r3
 800064a:	2001      	movs	r0, #1
 800064c:	1924      	adds	r4, r4, r4
 800064e:	416d      	adcs	r5, r5
 8000650:	2100      	movs	r1, #0
 8000652:	3e01      	subs	r6, #1
 8000654:	1824      	adds	r4, r4, r0
 8000656:	414d      	adcs	r5, r1
 8000658:	2e00      	cmp	r6, #0
 800065a:	d006      	beq.n	800066a <__udivmoddi4+0x10a>
 800065c:	42ab      	cmp	r3, r5
 800065e:	d9ee      	bls.n	800063e <__udivmoddi4+0xde>
 8000660:	3e01      	subs	r6, #1
 8000662:	1924      	adds	r4, r4, r4
 8000664:	416d      	adcs	r5, r5
 8000666:	2e00      	cmp	r6, #0
 8000668:	d1f8      	bne.n	800065c <__udivmoddi4+0xfc>
 800066a:	9800      	ldr	r0, [sp, #0]
 800066c:	9901      	ldr	r1, [sp, #4]
 800066e:	465b      	mov	r3, fp
 8000670:	1900      	adds	r0, r0, r4
 8000672:	4169      	adcs	r1, r5
 8000674:	2b00      	cmp	r3, #0
 8000676:	db24      	blt.n	80006c2 <__udivmoddi4+0x162>
 8000678:	002b      	movs	r3, r5
 800067a:	465a      	mov	r2, fp
 800067c:	4644      	mov	r4, r8
 800067e:	40d3      	lsrs	r3, r2
 8000680:	002a      	movs	r2, r5
 8000682:	40e2      	lsrs	r2, r4
 8000684:	001c      	movs	r4, r3
 8000686:	465b      	mov	r3, fp
 8000688:	0015      	movs	r5, r2
 800068a:	2b00      	cmp	r3, #0
 800068c:	db2a      	blt.n	80006e4 <__udivmoddi4+0x184>
 800068e:	0026      	movs	r6, r4
 8000690:	409e      	lsls	r6, r3
 8000692:	0033      	movs	r3, r6
 8000694:	0026      	movs	r6, r4
 8000696:	4647      	mov	r7, r8
 8000698:	40be      	lsls	r6, r7
 800069a:	0032      	movs	r2, r6
 800069c:	1a80      	subs	r0, r0, r2
 800069e:	4199      	sbcs	r1, r3
 80006a0:	9000      	str	r0, [sp, #0]
 80006a2:	9101      	str	r1, [sp, #4]
 80006a4:	e79e      	b.n	80005e4 <__udivmoddi4+0x84>
 80006a6:	42a3      	cmp	r3, r4
 80006a8:	d8bc      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80006aa:	e782      	b.n	80005b2 <__udivmoddi4+0x52>
 80006ac:	4642      	mov	r2, r8
 80006ae:	2320      	movs	r3, #32
 80006b0:	2100      	movs	r1, #0
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	2200      	movs	r2, #0
 80006b6:	9100      	str	r1, [sp, #0]
 80006b8:	9201      	str	r2, [sp, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	40da      	lsrs	r2, r3
 80006be:	9201      	str	r2, [sp, #4]
 80006c0:	e785      	b.n	80005ce <__udivmoddi4+0x6e>
 80006c2:	4642      	mov	r2, r8
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	002a      	movs	r2, r5
 80006ca:	4646      	mov	r6, r8
 80006cc:	409a      	lsls	r2, r3
 80006ce:	0023      	movs	r3, r4
 80006d0:	40f3      	lsrs	r3, r6
 80006d2:	4644      	mov	r4, r8
 80006d4:	4313      	orrs	r3, r2
 80006d6:	002a      	movs	r2, r5
 80006d8:	40e2      	lsrs	r2, r4
 80006da:	001c      	movs	r4, r3
 80006dc:	465b      	mov	r3, fp
 80006de:	0015      	movs	r5, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	dad4      	bge.n	800068e <__udivmoddi4+0x12e>
 80006e4:	4642      	mov	r2, r8
 80006e6:	002f      	movs	r7, r5
 80006e8:	2320      	movs	r3, #32
 80006ea:	0026      	movs	r6, r4
 80006ec:	4097      	lsls	r7, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	40de      	lsrs	r6, r3
 80006f2:	003b      	movs	r3, r7
 80006f4:	4333      	orrs	r3, r6
 80006f6:	e7cd      	b.n	8000694 <__udivmoddi4+0x134>

080006f8 <__aeabi_dadd>:
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	4657      	mov	r7, sl
 80006fc:	464e      	mov	r6, r9
 80006fe:	4645      	mov	r5, r8
 8000700:	46de      	mov	lr, fp
 8000702:	b5e0      	push	{r5, r6, r7, lr}
 8000704:	b083      	sub	sp, #12
 8000706:	9000      	str	r0, [sp, #0]
 8000708:	9101      	str	r1, [sp, #4]
 800070a:	030c      	lsls	r4, r1, #12
 800070c:	004f      	lsls	r7, r1, #1
 800070e:	0fce      	lsrs	r6, r1, #31
 8000710:	0a61      	lsrs	r1, r4, #9
 8000712:	9c00      	ldr	r4, [sp, #0]
 8000714:	031d      	lsls	r5, r3, #12
 8000716:	0f64      	lsrs	r4, r4, #29
 8000718:	430c      	orrs	r4, r1
 800071a:	9900      	ldr	r1, [sp, #0]
 800071c:	9200      	str	r2, [sp, #0]
 800071e:	9301      	str	r3, [sp, #4]
 8000720:	00c8      	lsls	r0, r1, #3
 8000722:	0059      	lsls	r1, r3, #1
 8000724:	0d4b      	lsrs	r3, r1, #21
 8000726:	4699      	mov	r9, r3
 8000728:	9a00      	ldr	r2, [sp, #0]
 800072a:	9b01      	ldr	r3, [sp, #4]
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0fd9      	lsrs	r1, r3, #31
 8000730:	0f53      	lsrs	r3, r2, #29
 8000732:	432b      	orrs	r3, r5
 8000734:	469a      	mov	sl, r3
 8000736:	9b00      	ldr	r3, [sp, #0]
 8000738:	0d7f      	lsrs	r7, r7, #21
 800073a:	00da      	lsls	r2, r3, #3
 800073c:	4694      	mov	ip, r2
 800073e:	464a      	mov	r2, r9
 8000740:	46b0      	mov	r8, r6
 8000742:	1aba      	subs	r2, r7, r2
 8000744:	428e      	cmp	r6, r1
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x52>
 8000748:	e0b0      	b.n	80008ac <__aeabi_dadd+0x1b4>
 800074a:	2a00      	cmp	r2, #0
 800074c:	dc00      	bgt.n	8000750 <__aeabi_dadd+0x58>
 800074e:	e078      	b.n	8000842 <__aeabi_dadd+0x14a>
 8000750:	4649      	mov	r1, r9
 8000752:	2900      	cmp	r1, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x60>
 8000756:	e0e9      	b.n	800092c <__aeabi_dadd+0x234>
 8000758:	49c9      	ldr	r1, [pc, #804]	@ (8000a80 <__aeabi_dadd+0x388>)
 800075a:	428f      	cmp	r7, r1
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x68>
 800075e:	e195      	b.n	8000a8c <__aeabi_dadd+0x394>
 8000760:	2501      	movs	r5, #1
 8000762:	2a38      	cmp	r2, #56	@ 0x38
 8000764:	dc16      	bgt.n	8000794 <__aeabi_dadd+0x9c>
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	4653      	mov	r3, sl
 800076a:	0409      	lsls	r1, r1, #16
 800076c:	430b      	orrs	r3, r1
 800076e:	469a      	mov	sl, r3
 8000770:	2a1f      	cmp	r2, #31
 8000772:	dd00      	ble.n	8000776 <__aeabi_dadd+0x7e>
 8000774:	e1e7      	b.n	8000b46 <__aeabi_dadd+0x44e>
 8000776:	2120      	movs	r1, #32
 8000778:	4655      	mov	r5, sl
 800077a:	1a8b      	subs	r3, r1, r2
 800077c:	4661      	mov	r1, ip
 800077e:	409d      	lsls	r5, r3
 8000780:	40d1      	lsrs	r1, r2
 8000782:	430d      	orrs	r5, r1
 8000784:	4661      	mov	r1, ip
 8000786:	4099      	lsls	r1, r3
 8000788:	1e4b      	subs	r3, r1, #1
 800078a:	4199      	sbcs	r1, r3
 800078c:	4653      	mov	r3, sl
 800078e:	40d3      	lsrs	r3, r2
 8000790:	430d      	orrs	r5, r1
 8000792:	1ae4      	subs	r4, r4, r3
 8000794:	1b45      	subs	r5, r0, r5
 8000796:	42a8      	cmp	r0, r5
 8000798:	4180      	sbcs	r0, r0
 800079a:	4240      	negs	r0, r0
 800079c:	1a24      	subs	r4, r4, r0
 800079e:	0223      	lsls	r3, r4, #8
 80007a0:	d400      	bmi.n	80007a4 <__aeabi_dadd+0xac>
 80007a2:	e10f      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	0a64      	lsrs	r4, r4, #9
 80007a8:	2c00      	cmp	r4, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0xb6>
 80007ac:	e139      	b.n	8000a22 <__aeabi_dadd+0x32a>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fe7a 	bl	80004a8 <__clzsi2>
 80007b4:	0003      	movs	r3, r0
 80007b6:	3b08      	subs	r3, #8
 80007b8:	2120      	movs	r1, #32
 80007ba:	0028      	movs	r0, r5
 80007bc:	1aca      	subs	r2, r1, r3
 80007be:	40d0      	lsrs	r0, r2
 80007c0:	409c      	lsls	r4, r3
 80007c2:	0002      	movs	r2, r0
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4322      	orrs	r2, r4
 80007c8:	429f      	cmp	r7, r3
 80007ca:	dd00      	ble.n	80007ce <__aeabi_dadd+0xd6>
 80007cc:	e173      	b.n	8000ab6 <__aeabi_dadd+0x3be>
 80007ce:	1bd8      	subs	r0, r3, r7
 80007d0:	3001      	adds	r0, #1
 80007d2:	1a09      	subs	r1, r1, r0
 80007d4:	002c      	movs	r4, r5
 80007d6:	408d      	lsls	r5, r1
 80007d8:	40c4      	lsrs	r4, r0
 80007da:	1e6b      	subs	r3, r5, #1
 80007dc:	419d      	sbcs	r5, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	40c2      	lsrs	r2, r0
 80007e2:	408b      	lsls	r3, r1
 80007e4:	4325      	orrs	r5, r4
 80007e6:	2700      	movs	r7, #0
 80007e8:	0014      	movs	r4, r2
 80007ea:	431d      	orrs	r5, r3
 80007ec:	076b      	lsls	r3, r5, #29
 80007ee:	d009      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f0:	230f      	movs	r3, #15
 80007f2:	402b      	ands	r3, r5
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d005      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f8:	1d2b      	adds	r3, r5, #4
 80007fa:	42ab      	cmp	r3, r5
 80007fc:	41ad      	sbcs	r5, r5
 80007fe:	426d      	negs	r5, r5
 8000800:	1964      	adds	r4, r4, r5
 8000802:	001d      	movs	r5, r3
 8000804:	0223      	lsls	r3, r4, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dadd+0x112>
 8000808:	e12d      	b.n	8000a66 <__aeabi_dadd+0x36e>
 800080a:	4a9d      	ldr	r2, [pc, #628]	@ (8000a80 <__aeabi_dadd+0x388>)
 800080c:	3701      	adds	r7, #1
 800080e:	4297      	cmp	r7, r2
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x11c>
 8000812:	e0d3      	b.n	80009bc <__aeabi_dadd+0x2c4>
 8000814:	4646      	mov	r6, r8
 8000816:	499b      	ldr	r1, [pc, #620]	@ (8000a84 <__aeabi_dadd+0x38c>)
 8000818:	08ed      	lsrs	r5, r5, #3
 800081a:	4021      	ands	r1, r4
 800081c:	074a      	lsls	r2, r1, #29
 800081e:	432a      	orrs	r2, r5
 8000820:	057c      	lsls	r4, r7, #21
 8000822:	024d      	lsls	r5, r1, #9
 8000824:	0b2d      	lsrs	r5, r5, #12
 8000826:	0d64      	lsrs	r4, r4, #21
 8000828:	0524      	lsls	r4, r4, #20
 800082a:	432c      	orrs	r4, r5
 800082c:	07f6      	lsls	r6, r6, #31
 800082e:	4334      	orrs	r4, r6
 8000830:	0010      	movs	r0, r2
 8000832:	0021      	movs	r1, r4
 8000834:	b003      	add	sp, #12
 8000836:	bcf0      	pop	{r4, r5, r6, r7}
 8000838:	46bb      	mov	fp, r7
 800083a:	46b2      	mov	sl, r6
 800083c:	46a9      	mov	r9, r5
 800083e:	46a0      	mov	r8, r4
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	2a00      	cmp	r2, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x150>
 8000846:	e084      	b.n	8000952 <__aeabi_dadd+0x25a>
 8000848:	464a      	mov	r2, r9
 800084a:	1bd2      	subs	r2, r2, r7
 800084c:	2f00      	cmp	r7, #0
 800084e:	d000      	beq.n	8000852 <__aeabi_dadd+0x15a>
 8000850:	e16d      	b.n	8000b2e <__aeabi_dadd+0x436>
 8000852:	0025      	movs	r5, r4
 8000854:	4305      	orrs	r5, r0
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x162>
 8000858:	e127      	b.n	8000aaa <__aeabi_dadd+0x3b2>
 800085a:	1e56      	subs	r6, r2, #1
 800085c:	2a01      	cmp	r2, #1
 800085e:	d100      	bne.n	8000862 <__aeabi_dadd+0x16a>
 8000860:	e23b      	b.n	8000cda <__aeabi_dadd+0x5e2>
 8000862:	4d87      	ldr	r5, [pc, #540]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000864:	42aa      	cmp	r2, r5
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x172>
 8000868:	e26a      	b.n	8000d40 <__aeabi_dadd+0x648>
 800086a:	2501      	movs	r5, #1
 800086c:	2e38      	cmp	r6, #56	@ 0x38
 800086e:	dc12      	bgt.n	8000896 <__aeabi_dadd+0x19e>
 8000870:	0032      	movs	r2, r6
 8000872:	2a1f      	cmp	r2, #31
 8000874:	dd00      	ble.n	8000878 <__aeabi_dadd+0x180>
 8000876:	e1f8      	b.n	8000c6a <__aeabi_dadd+0x572>
 8000878:	2620      	movs	r6, #32
 800087a:	0025      	movs	r5, r4
 800087c:	1ab6      	subs	r6, r6, r2
 800087e:	0007      	movs	r7, r0
 8000880:	4653      	mov	r3, sl
 8000882:	40b0      	lsls	r0, r6
 8000884:	40d4      	lsrs	r4, r2
 8000886:	40b5      	lsls	r5, r6
 8000888:	40d7      	lsrs	r7, r2
 800088a:	1e46      	subs	r6, r0, #1
 800088c:	41b0      	sbcs	r0, r6
 800088e:	1b1b      	subs	r3, r3, r4
 8000890:	469a      	mov	sl, r3
 8000892:	433d      	orrs	r5, r7
 8000894:	4305      	orrs	r5, r0
 8000896:	4662      	mov	r2, ip
 8000898:	1b55      	subs	r5, r2, r5
 800089a:	45ac      	cmp	ip, r5
 800089c:	4192      	sbcs	r2, r2
 800089e:	4653      	mov	r3, sl
 80008a0:	4252      	negs	r2, r2
 80008a2:	000e      	movs	r6, r1
 80008a4:	464f      	mov	r7, r9
 80008a6:	4688      	mov	r8, r1
 80008a8:	1a9c      	subs	r4, r3, r2
 80008aa:	e778      	b.n	800079e <__aeabi_dadd+0xa6>
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_dadd+0x1ba>
 80008b0:	e08e      	b.n	80009d0 <__aeabi_dadd+0x2d8>
 80008b2:	4649      	mov	r1, r9
 80008b4:	2900      	cmp	r1, #0
 80008b6:	d175      	bne.n	80009a4 <__aeabi_dadd+0x2ac>
 80008b8:	4661      	mov	r1, ip
 80008ba:	4653      	mov	r3, sl
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ca>
 80008c0:	e0f6      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 80008c2:	1e51      	subs	r1, r2, #1
 80008c4:	2a01      	cmp	r2, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x1d2>
 80008c8:	e191      	b.n	8000bee <__aeabi_dadd+0x4f6>
 80008ca:	4d6d      	ldr	r5, [pc, #436]	@ (8000a80 <__aeabi_dadd+0x388>)
 80008cc:	42aa      	cmp	r2, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x1da>
 80008d0:	e0dc      	b.n	8000a8c <__aeabi_dadd+0x394>
 80008d2:	2501      	movs	r5, #1
 80008d4:	2938      	cmp	r1, #56	@ 0x38
 80008d6:	dc14      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80008d8:	000a      	movs	r2, r1
 80008da:	2a1f      	cmp	r2, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x1e8>
 80008de:	e1a2      	b.n	8000c26 <__aeabi_dadd+0x52e>
 80008e0:	2120      	movs	r1, #32
 80008e2:	4653      	mov	r3, sl
 80008e4:	1a89      	subs	r1, r1, r2
 80008e6:	408b      	lsls	r3, r1
 80008e8:	001d      	movs	r5, r3
 80008ea:	4663      	mov	r3, ip
 80008ec:	40d3      	lsrs	r3, r2
 80008ee:	431d      	orrs	r5, r3
 80008f0:	4663      	mov	r3, ip
 80008f2:	408b      	lsls	r3, r1
 80008f4:	0019      	movs	r1, r3
 80008f6:	1e4b      	subs	r3, r1, #1
 80008f8:	4199      	sbcs	r1, r3
 80008fa:	4653      	mov	r3, sl
 80008fc:	40d3      	lsrs	r3, r2
 80008fe:	430d      	orrs	r5, r1
 8000900:	18e4      	adds	r4, r4, r3
 8000902:	182d      	adds	r5, r5, r0
 8000904:	4285      	cmp	r5, r0
 8000906:	4180      	sbcs	r0, r0
 8000908:	4240      	negs	r0, r0
 800090a:	1824      	adds	r4, r4, r0
 800090c:	0223      	lsls	r3, r4, #8
 800090e:	d559      	bpl.n	80009c4 <__aeabi_dadd+0x2cc>
 8000910:	4b5b      	ldr	r3, [pc, #364]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000912:	3701      	adds	r7, #1
 8000914:	429f      	cmp	r7, r3
 8000916:	d051      	beq.n	80009bc <__aeabi_dadd+0x2c4>
 8000918:	2101      	movs	r1, #1
 800091a:	4b5a      	ldr	r3, [pc, #360]	@ (8000a84 <__aeabi_dadd+0x38c>)
 800091c:	086a      	lsrs	r2, r5, #1
 800091e:	401c      	ands	r4, r3
 8000920:	4029      	ands	r1, r5
 8000922:	430a      	orrs	r2, r1
 8000924:	07e5      	lsls	r5, r4, #31
 8000926:	4315      	orrs	r5, r2
 8000928:	0864      	lsrs	r4, r4, #1
 800092a:	e75f      	b.n	80007ec <__aeabi_dadd+0xf4>
 800092c:	4661      	mov	r1, ip
 800092e:	4653      	mov	r3, sl
 8000930:	4319      	orrs	r1, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x23e>
 8000934:	e0bc      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000936:	1e51      	subs	r1, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x246>
 800093c:	e164      	b.n	8000c08 <__aeabi_dadd+0x510>
 800093e:	4d50      	ldr	r5, [pc, #320]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x24e>
 8000944:	e16a      	b.n	8000c1c <__aeabi_dadd+0x524>
 8000946:	2501      	movs	r5, #1
 8000948:	2938      	cmp	r1, #56	@ 0x38
 800094a:	dd00      	ble.n	800094e <__aeabi_dadd+0x256>
 800094c:	e722      	b.n	8000794 <__aeabi_dadd+0x9c>
 800094e:	000a      	movs	r2, r1
 8000950:	e70e      	b.n	8000770 <__aeabi_dadd+0x78>
 8000952:	4a4d      	ldr	r2, [pc, #308]	@ (8000a88 <__aeabi_dadd+0x390>)
 8000954:	1c7d      	adds	r5, r7, #1
 8000956:	4215      	tst	r5, r2
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x264>
 800095a:	e0d0      	b.n	8000afe <__aeabi_dadd+0x406>
 800095c:	0025      	movs	r5, r4
 800095e:	4662      	mov	r2, ip
 8000960:	4653      	mov	r3, sl
 8000962:	4305      	orrs	r5, r0
 8000964:	431a      	orrs	r2, r3
 8000966:	2f00      	cmp	r7, #0
 8000968:	d000      	beq.n	800096c <__aeabi_dadd+0x274>
 800096a:	e137      	b.n	8000bdc <__aeabi_dadd+0x4e4>
 800096c:	2d00      	cmp	r5, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x27a>
 8000970:	e1a8      	b.n	8000cc4 <__aeabi_dadd+0x5cc>
 8000972:	2a00      	cmp	r2, #0
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x280>
 8000976:	e16a      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000978:	4663      	mov	r3, ip
 800097a:	1ac5      	subs	r5, r0, r3
 800097c:	4653      	mov	r3, sl
 800097e:	1ae2      	subs	r2, r4, r3
 8000980:	42a8      	cmp	r0, r5
 8000982:	419b      	sbcs	r3, r3
 8000984:	425b      	negs	r3, r3
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	021a      	lsls	r2, r3, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x296>
 800098c:	e203      	b.n	8000d96 <__aeabi_dadd+0x69e>
 800098e:	4663      	mov	r3, ip
 8000990:	1a1d      	subs	r5, r3, r0
 8000992:	45ac      	cmp	ip, r5
 8000994:	4192      	sbcs	r2, r2
 8000996:	4653      	mov	r3, sl
 8000998:	4252      	negs	r2, r2
 800099a:	1b1c      	subs	r4, r3, r4
 800099c:	000e      	movs	r6, r1
 800099e:	4688      	mov	r8, r1
 80009a0:	1aa4      	subs	r4, r4, r2
 80009a2:	e723      	b.n	80007ec <__aeabi_dadd+0xf4>
 80009a4:	4936      	ldr	r1, [pc, #216]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009a6:	428f      	cmp	r7, r1
 80009a8:	d070      	beq.n	8000a8c <__aeabi_dadd+0x394>
 80009aa:	2501      	movs	r5, #1
 80009ac:	2a38      	cmp	r2, #56	@ 0x38
 80009ae:	dca8      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80009b0:	2180      	movs	r1, #128	@ 0x80
 80009b2:	4653      	mov	r3, sl
 80009b4:	0409      	lsls	r1, r1, #16
 80009b6:	430b      	orrs	r3, r1
 80009b8:	469a      	mov	sl, r3
 80009ba:	e78e      	b.n	80008da <__aeabi_dadd+0x1e2>
 80009bc:	003c      	movs	r4, r7
 80009be:	2500      	movs	r5, #0
 80009c0:	2200      	movs	r2, #0
 80009c2:	e731      	b.n	8000828 <__aeabi_dadd+0x130>
 80009c4:	2307      	movs	r3, #7
 80009c6:	402b      	ands	r3, r5
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_dadd+0x2d6>
 80009cc:	e710      	b.n	80007f0 <__aeabi_dadd+0xf8>
 80009ce:	e093      	b.n	8000af8 <__aeabi_dadd+0x400>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d074      	beq.n	8000abe <__aeabi_dadd+0x3c6>
 80009d4:	464a      	mov	r2, r9
 80009d6:	1bd2      	subs	r2, r2, r7
 80009d8:	2f00      	cmp	r7, #0
 80009da:	d100      	bne.n	80009de <__aeabi_dadd+0x2e6>
 80009dc:	e0c7      	b.n	8000b6e <__aeabi_dadd+0x476>
 80009de:	4928      	ldr	r1, [pc, #160]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009e0:	4589      	cmp	r9, r1
 80009e2:	d100      	bne.n	80009e6 <__aeabi_dadd+0x2ee>
 80009e4:	e185      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 80009e6:	2501      	movs	r5, #1
 80009e8:	2a38      	cmp	r2, #56	@ 0x38
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_dadd+0x31a>
 80009ec:	2180      	movs	r1, #128	@ 0x80
 80009ee:	0409      	lsls	r1, r1, #16
 80009f0:	430c      	orrs	r4, r1
 80009f2:	2a1f      	cmp	r2, #31
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_dadd+0x300>
 80009f6:	e1ab      	b.n	8000d50 <__aeabi_dadd+0x658>
 80009f8:	2120      	movs	r1, #32
 80009fa:	0025      	movs	r5, r4
 80009fc:	1a89      	subs	r1, r1, r2
 80009fe:	0007      	movs	r7, r0
 8000a00:	4088      	lsls	r0, r1
 8000a02:	408d      	lsls	r5, r1
 8000a04:	40d7      	lsrs	r7, r2
 8000a06:	1e41      	subs	r1, r0, #1
 8000a08:	4188      	sbcs	r0, r1
 8000a0a:	40d4      	lsrs	r4, r2
 8000a0c:	433d      	orrs	r5, r7
 8000a0e:	4305      	orrs	r5, r0
 8000a10:	44a2      	add	sl, r4
 8000a12:	4465      	add	r5, ip
 8000a14:	4565      	cmp	r5, ip
 8000a16:	4192      	sbcs	r2, r2
 8000a18:	4252      	negs	r2, r2
 8000a1a:	4452      	add	r2, sl
 8000a1c:	0014      	movs	r4, r2
 8000a1e:	464f      	mov	r7, r9
 8000a20:	e774      	b.n	800090c <__aeabi_dadd+0x214>
 8000a22:	0028      	movs	r0, r5
 8000a24:	f7ff fd40 	bl	80004a8 <__clzsi2>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	dc00      	bgt.n	8000a32 <__aeabi_dadd+0x33a>
 8000a30:	e6c2      	b.n	80007b8 <__aeabi_dadd+0xc0>
 8000a32:	002a      	movs	r2, r5
 8000a34:	3808      	subs	r0, #8
 8000a36:	4082      	lsls	r2, r0
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	dd00      	ble.n	8000a3e <__aeabi_dadd+0x346>
 8000a3c:	e0a9      	b.n	8000b92 <__aeabi_dadd+0x49a>
 8000a3e:	1bdb      	subs	r3, r3, r7
 8000a40:	1c58      	adds	r0, r3, #1
 8000a42:	281f      	cmp	r0, #31
 8000a44:	dc00      	bgt.n	8000a48 <__aeabi_dadd+0x350>
 8000a46:	e1ac      	b.n	8000da2 <__aeabi_dadd+0x6aa>
 8000a48:	0015      	movs	r5, r2
 8000a4a:	3b1f      	subs	r3, #31
 8000a4c:	40dd      	lsrs	r5, r3
 8000a4e:	2820      	cmp	r0, #32
 8000a50:	d005      	beq.n	8000a5e <__aeabi_dadd+0x366>
 8000a52:	2340      	movs	r3, #64	@ 0x40
 8000a54:	1a1b      	subs	r3, r3, r0
 8000a56:	409a      	lsls	r2, r3
 8000a58:	1e53      	subs	r3, r2, #1
 8000a5a:	419a      	sbcs	r2, r3
 8000a5c:	4315      	orrs	r5, r2
 8000a5e:	2307      	movs	r3, #7
 8000a60:	2700      	movs	r7, #0
 8000a62:	402b      	ands	r3, r5
 8000a64:	e7b0      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000a66:	08ed      	lsrs	r5, r5, #3
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000a6a:	0762      	lsls	r2, r4, #29
 8000a6c:	432a      	orrs	r2, r5
 8000a6e:	08e4      	lsrs	r4, r4, #3
 8000a70:	429f      	cmp	r7, r3
 8000a72:	d00f      	beq.n	8000a94 <__aeabi_dadd+0x39c>
 8000a74:	0324      	lsls	r4, r4, #12
 8000a76:	0b25      	lsrs	r5, r4, #12
 8000a78:	057c      	lsls	r4, r7, #21
 8000a7a:	0d64      	lsrs	r4, r4, #21
 8000a7c:	e6d4      	b.n	8000828 <__aeabi_dadd+0x130>
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	000007ff 	.word	0x000007ff
 8000a84:	ff7fffff 	.word	0xff7fffff
 8000a88:	000007fe 	.word	0x000007fe
 8000a8c:	08c0      	lsrs	r0, r0, #3
 8000a8e:	0762      	lsls	r2, r4, #29
 8000a90:	4302      	orrs	r2, r0
 8000a92:	08e4      	lsrs	r4, r4, #3
 8000a94:	0013      	movs	r3, r2
 8000a96:	4323      	orrs	r3, r4
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x3a4>
 8000a9a:	e186      	b.n	8000daa <__aeabi_dadd+0x6b2>
 8000a9c:	2580      	movs	r5, #128	@ 0x80
 8000a9e:	032d      	lsls	r5, r5, #12
 8000aa0:	4325      	orrs	r5, r4
 8000aa2:	032d      	lsls	r5, r5, #12
 8000aa4:	4cc3      	ldr	r4, [pc, #780]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000aa6:	0b2d      	lsrs	r5, r5, #12
 8000aa8:	e6be      	b.n	8000828 <__aeabi_dadd+0x130>
 8000aaa:	4660      	mov	r0, ip
 8000aac:	4654      	mov	r4, sl
 8000aae:	000e      	movs	r6, r1
 8000ab0:	0017      	movs	r7, r2
 8000ab2:	08c5      	lsrs	r5, r0, #3
 8000ab4:	e7d8      	b.n	8000a68 <__aeabi_dadd+0x370>
 8000ab6:	4cc0      	ldr	r4, [pc, #768]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000ab8:	1aff      	subs	r7, r7, r3
 8000aba:	4014      	ands	r4, r2
 8000abc:	e696      	b.n	80007ec <__aeabi_dadd+0xf4>
 8000abe:	4abf      	ldr	r2, [pc, #764]	@ (8000dbc <__aeabi_dadd+0x6c4>)
 8000ac0:	1c79      	adds	r1, r7, #1
 8000ac2:	4211      	tst	r1, r2
 8000ac4:	d16b      	bne.n	8000b9e <__aeabi_dadd+0x4a6>
 8000ac6:	0022      	movs	r2, r4
 8000ac8:	4302      	orrs	r2, r0
 8000aca:	2f00      	cmp	r7, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x3d8>
 8000ace:	e0db      	b.n	8000c88 <__aeabi_dadd+0x590>
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x3de>
 8000ad4:	e12d      	b.n	8000d32 <__aeabi_dadd+0x63a>
 8000ad6:	4662      	mov	r2, ip
 8000ad8:	4653      	mov	r3, sl
 8000ada:	431a      	orrs	r2, r3
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dadd+0x3e8>
 8000ade:	e0b6      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	18c5      	adds	r5, r0, r3
 8000ae4:	4285      	cmp	r5, r0
 8000ae6:	4180      	sbcs	r0, r0
 8000ae8:	4454      	add	r4, sl
 8000aea:	4240      	negs	r0, r0
 8000aec:	1824      	adds	r4, r4, r0
 8000aee:	0223      	lsls	r3, r4, #8
 8000af0:	d502      	bpl.n	8000af8 <__aeabi_dadd+0x400>
 8000af2:	000f      	movs	r7, r1
 8000af4:	4bb0      	ldr	r3, [pc, #704]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000af6:	401c      	ands	r4, r3
 8000af8:	003a      	movs	r2, r7
 8000afa:	0028      	movs	r0, r5
 8000afc:	e7d8      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000afe:	4662      	mov	r2, ip
 8000b00:	1a85      	subs	r5, r0, r2
 8000b02:	42a8      	cmp	r0, r5
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	4653      	mov	r3, sl
 8000b08:	4252      	negs	r2, r2
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	1ae3      	subs	r3, r4, r3
 8000b0e:	001a      	movs	r2, r3
 8000b10:	464b      	mov	r3, r9
 8000b12:	1ad2      	subs	r2, r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	4691      	mov	r9, r2
 8000b18:	021a      	lsls	r2, r3, #8
 8000b1a:	d454      	bmi.n	8000bc6 <__aeabi_dadd+0x4ce>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	464c      	mov	r4, r9
 8000b20:	432a      	orrs	r2, r5
 8000b22:	d000      	beq.n	8000b26 <__aeabi_dadd+0x42e>
 8000b24:	e640      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000b26:	2600      	movs	r6, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	2500      	movs	r5, #0
 8000b2c:	e67c      	b.n	8000828 <__aeabi_dadd+0x130>
 8000b2e:	4da1      	ldr	r5, [pc, #644]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b30:	45a9      	cmp	r9, r5
 8000b32:	d100      	bne.n	8000b36 <__aeabi_dadd+0x43e>
 8000b34:	e090      	b.n	8000c58 <__aeabi_dadd+0x560>
 8000b36:	2501      	movs	r5, #1
 8000b38:	2a38      	cmp	r2, #56	@ 0x38
 8000b3a:	dd00      	ble.n	8000b3e <__aeabi_dadd+0x446>
 8000b3c:	e6ab      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000b3e:	2580      	movs	r5, #128	@ 0x80
 8000b40:	042d      	lsls	r5, r5, #16
 8000b42:	432c      	orrs	r4, r5
 8000b44:	e695      	b.n	8000872 <__aeabi_dadd+0x17a>
 8000b46:	0011      	movs	r1, r2
 8000b48:	4655      	mov	r5, sl
 8000b4a:	3920      	subs	r1, #32
 8000b4c:	40cd      	lsrs	r5, r1
 8000b4e:	46a9      	mov	r9, r5
 8000b50:	2a20      	cmp	r2, #32
 8000b52:	d006      	beq.n	8000b62 <__aeabi_dadd+0x46a>
 8000b54:	2140      	movs	r1, #64	@ 0x40
 8000b56:	4653      	mov	r3, sl
 8000b58:	1a8a      	subs	r2, r1, r2
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	4694      	mov	ip, r2
 8000b62:	4665      	mov	r5, ip
 8000b64:	1e6b      	subs	r3, r5, #1
 8000b66:	419d      	sbcs	r5, r3
 8000b68:	464b      	mov	r3, r9
 8000b6a:	431d      	orrs	r5, r3
 8000b6c:	e612      	b.n	8000794 <__aeabi_dadd+0x9c>
 8000b6e:	0021      	movs	r1, r4
 8000b70:	4301      	orrs	r1, r0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_dadd+0x47e>
 8000b74:	e0c4      	b.n	8000d00 <__aeabi_dadd+0x608>
 8000b76:	1e51      	subs	r1, r2, #1
 8000b78:	2a01      	cmp	r2, #1
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dadd+0x486>
 8000b7c:	e0fb      	b.n	8000d76 <__aeabi_dadd+0x67e>
 8000b7e:	4d8d      	ldr	r5, [pc, #564]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b80:	42aa      	cmp	r2, r5
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x48e>
 8000b84:	e0b5      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 8000b86:	2501      	movs	r5, #1
 8000b88:	2938      	cmp	r1, #56	@ 0x38
 8000b8a:	dd00      	ble.n	8000b8e <__aeabi_dadd+0x496>
 8000b8c:	e741      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000b8e:	000a      	movs	r2, r1
 8000b90:	e72f      	b.n	80009f2 <__aeabi_dadd+0x2fa>
 8000b92:	4c89      	ldr	r4, [pc, #548]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000b94:	1aff      	subs	r7, r7, r3
 8000b96:	4014      	ands	r4, r2
 8000b98:	0762      	lsls	r2, r4, #29
 8000b9a:	08e4      	lsrs	r4, r4, #3
 8000b9c:	e76a      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000b9e:	4a85      	ldr	r2, [pc, #532]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000ba0:	4291      	cmp	r1, r2
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x4ae>
 8000ba4:	e0e3      	b.n	8000d6e <__aeabi_dadd+0x676>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	18c2      	adds	r2, r0, r3
 8000baa:	4282      	cmp	r2, r0
 8000bac:	4180      	sbcs	r0, r0
 8000bae:	0023      	movs	r3, r4
 8000bb0:	4240      	negs	r0, r0
 8000bb2:	4453      	add	r3, sl
 8000bb4:	181b      	adds	r3, r3, r0
 8000bb6:	07dd      	lsls	r5, r3, #31
 8000bb8:	085c      	lsrs	r4, r3, #1
 8000bba:	2307      	movs	r3, #7
 8000bbc:	0852      	lsrs	r2, r2, #1
 8000bbe:	4315      	orrs	r5, r2
 8000bc0:	000f      	movs	r7, r1
 8000bc2:	402b      	ands	r3, r5
 8000bc4:	e700      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	1a1d      	subs	r5, r3, r0
 8000bca:	45ac      	cmp	ip, r5
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	4653      	mov	r3, sl
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	1b1c      	subs	r4, r3, r4
 8000bd4:	000e      	movs	r6, r1
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	1aa4      	subs	r4, r4, r2
 8000bda:	e5e5      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000bdc:	2d00      	cmp	r5, #0
 8000bde:	d000      	beq.n	8000be2 <__aeabi_dadd+0x4ea>
 8000be0:	e091      	b.n	8000d06 <__aeabi_dadd+0x60e>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d138      	bne.n	8000c58 <__aeabi_dadd+0x560>
 8000be6:	2480      	movs	r4, #128	@ 0x80
 8000be8:	2600      	movs	r6, #0
 8000bea:	0324      	lsls	r4, r4, #12
 8000bec:	e756      	b.n	8000a9c <__aeabi_dadd+0x3a4>
 8000bee:	4663      	mov	r3, ip
 8000bf0:	18c5      	adds	r5, r0, r3
 8000bf2:	4285      	cmp	r5, r0
 8000bf4:	4180      	sbcs	r0, r0
 8000bf6:	4454      	add	r4, sl
 8000bf8:	4240      	negs	r0, r0
 8000bfa:	1824      	adds	r4, r4, r0
 8000bfc:	2701      	movs	r7, #1
 8000bfe:	0223      	lsls	r3, r4, #8
 8000c00:	d400      	bmi.n	8000c04 <__aeabi_dadd+0x50c>
 8000c02:	e6df      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 8000c04:	2702      	movs	r7, #2
 8000c06:	e687      	b.n	8000918 <__aeabi_dadd+0x220>
 8000c08:	4663      	mov	r3, ip
 8000c0a:	1ac5      	subs	r5, r0, r3
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	4180      	sbcs	r0, r0
 8000c10:	4653      	mov	r3, sl
 8000c12:	4240      	negs	r0, r0
 8000c14:	1ae4      	subs	r4, r4, r3
 8000c16:	2701      	movs	r7, #1
 8000c18:	1a24      	subs	r4, r4, r0
 8000c1a:	e5c0      	b.n	800079e <__aeabi_dadd+0xa6>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	08c0      	lsrs	r0, r0, #3
 8000c20:	4302      	orrs	r2, r0
 8000c22:	08e4      	lsrs	r4, r4, #3
 8000c24:	e736      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c26:	0011      	movs	r1, r2
 8000c28:	4653      	mov	r3, sl
 8000c2a:	3920      	subs	r1, #32
 8000c2c:	40cb      	lsrs	r3, r1
 8000c2e:	4699      	mov	r9, r3
 8000c30:	2a20      	cmp	r2, #32
 8000c32:	d006      	beq.n	8000c42 <__aeabi_dadd+0x54a>
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4653      	mov	r3, sl
 8000c38:	1a8a      	subs	r2, r1, r2
 8000c3a:	4093      	lsls	r3, r2
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	4694      	mov	ip, r2
 8000c42:	4665      	mov	r5, ip
 8000c44:	1e6b      	subs	r3, r5, #1
 8000c46:	419d      	sbcs	r5, r3
 8000c48:	464b      	mov	r3, r9
 8000c4a:	431d      	orrs	r5, r3
 8000c4c:	e659      	b.n	8000902 <__aeabi_dadd+0x20a>
 8000c4e:	0762      	lsls	r2, r4, #29
 8000c50:	08c0      	lsrs	r0, r0, #3
 8000c52:	4302      	orrs	r2, r0
 8000c54:	08e4      	lsrs	r4, r4, #3
 8000c56:	e70d      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000c58:	4653      	mov	r3, sl
 8000c5a:	075a      	lsls	r2, r3, #29
 8000c5c:	4663      	mov	r3, ip
 8000c5e:	08d8      	lsrs	r0, r3, #3
 8000c60:	4653      	mov	r3, sl
 8000c62:	000e      	movs	r6, r1
 8000c64:	4302      	orrs	r2, r0
 8000c66:	08dc      	lsrs	r4, r3, #3
 8000c68:	e714      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c6a:	0015      	movs	r5, r2
 8000c6c:	0026      	movs	r6, r4
 8000c6e:	3d20      	subs	r5, #32
 8000c70:	40ee      	lsrs	r6, r5
 8000c72:	2a20      	cmp	r2, #32
 8000c74:	d003      	beq.n	8000c7e <__aeabi_dadd+0x586>
 8000c76:	2540      	movs	r5, #64	@ 0x40
 8000c78:	1aaa      	subs	r2, r5, r2
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4320      	orrs	r0, r4
 8000c7e:	1e42      	subs	r2, r0, #1
 8000c80:	4190      	sbcs	r0, r2
 8000c82:	0005      	movs	r5, r0
 8000c84:	4335      	orrs	r5, r6
 8000c86:	e606      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	d07c      	beq.n	8000d86 <__aeabi_dadd+0x68e>
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	4653      	mov	r3, sl
 8000c90:	08c0      	lsrs	r0, r0, #3
 8000c92:	431a      	orrs	r2, r3
 8000c94:	d100      	bne.n	8000c98 <__aeabi_dadd+0x5a0>
 8000c96:	e6fa      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	4310      	orrs	r0, r2
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	0312      	lsls	r2, r2, #12
 8000ca2:	4214      	tst	r4, r2
 8000ca4:	d008      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000ca6:	08d9      	lsrs	r1, r3, #3
 8000ca8:	4211      	tst	r1, r2
 8000caa:	d105      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000cac:	4663      	mov	r3, ip
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4653      	mov	r3, sl
 8000cb2:	000c      	movs	r4, r1
 8000cb4:	075b      	lsls	r3, r3, #29
 8000cb6:	4318      	orrs	r0, r3
 8000cb8:	0f42      	lsrs	r2, r0, #29
 8000cba:	00c0      	lsls	r0, r0, #3
 8000cbc:	08c0      	lsrs	r0, r0, #3
 8000cbe:	0752      	lsls	r2, r2, #29
 8000cc0:	4302      	orrs	r2, r0
 8000cc2:	e6e7      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d100      	bne.n	8000cca <__aeabi_dadd+0x5d2>
 8000cc8:	e72d      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	08d8      	lsrs	r0, r3, #3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	075a      	lsls	r2, r3, #29
 8000cd2:	000e      	movs	r6, r1
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	08dc      	lsrs	r4, r3, #3
 8000cd8:	e6cc      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000cda:	4663      	mov	r3, ip
 8000cdc:	1a1d      	subs	r5, r3, r0
 8000cde:	45ac      	cmp	ip, r5
 8000ce0:	4192      	sbcs	r2, r2
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	1b1c      	subs	r4, r3, r4
 8000ce8:	000e      	movs	r6, r1
 8000cea:	4688      	mov	r8, r1
 8000cec:	1aa4      	subs	r4, r4, r2
 8000cee:	3701      	adds	r7, #1
 8000cf0:	e555      	b.n	800079e <__aeabi_dadd+0xa6>
 8000cf2:	4663      	mov	r3, ip
 8000cf4:	08d9      	lsrs	r1, r3, #3
 8000cf6:	4653      	mov	r3, sl
 8000cf8:	075a      	lsls	r2, r3, #29
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	08dc      	lsrs	r4, r3, #3
 8000cfe:	e6c9      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d00:	4660      	mov	r0, ip
 8000d02:	4654      	mov	r4, sl
 8000d04:	e6d4      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000d06:	08c0      	lsrs	r0, r0, #3
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_dadd+0x616>
 8000d0c:	e6bf      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000d0e:	0762      	lsls	r2, r4, #29
 8000d10:	4310      	orrs	r0, r2
 8000d12:	2280      	movs	r2, #128	@ 0x80
 8000d14:	08e4      	lsrs	r4, r4, #3
 8000d16:	0312      	lsls	r2, r2, #12
 8000d18:	4214      	tst	r4, r2
 8000d1a:	d0cd      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d1c:	08dd      	lsrs	r5, r3, #3
 8000d1e:	4215      	tst	r5, r2
 8000d20:	d1ca      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d22:	4663      	mov	r3, ip
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	4653      	mov	r3, sl
 8000d28:	075b      	lsls	r3, r3, #29
 8000d2a:	000e      	movs	r6, r1
 8000d2c:	002c      	movs	r4, r5
 8000d2e:	4318      	orrs	r0, r3
 8000d30:	e7c2      	b.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d32:	4663      	mov	r3, ip
 8000d34:	08d9      	lsrs	r1, r3, #3
 8000d36:	4653      	mov	r3, sl
 8000d38:	075a      	lsls	r2, r3, #29
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	08dc      	lsrs	r4, r3, #3
 8000d3e:	e699      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000d40:	4663      	mov	r3, ip
 8000d42:	08d8      	lsrs	r0, r3, #3
 8000d44:	4653      	mov	r3, sl
 8000d46:	075a      	lsls	r2, r3, #29
 8000d48:	000e      	movs	r6, r1
 8000d4a:	4302      	orrs	r2, r0
 8000d4c:	08dc      	lsrs	r4, r3, #3
 8000d4e:	e6a1      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d50:	0011      	movs	r1, r2
 8000d52:	0027      	movs	r7, r4
 8000d54:	3920      	subs	r1, #32
 8000d56:	40cf      	lsrs	r7, r1
 8000d58:	2a20      	cmp	r2, #32
 8000d5a:	d003      	beq.n	8000d64 <__aeabi_dadd+0x66c>
 8000d5c:	2140      	movs	r1, #64	@ 0x40
 8000d5e:	1a8a      	subs	r2, r1, r2
 8000d60:	4094      	lsls	r4, r2
 8000d62:	4320      	orrs	r0, r4
 8000d64:	1e42      	subs	r2, r0, #1
 8000d66:	4190      	sbcs	r0, r2
 8000d68:	0005      	movs	r5, r0
 8000d6a:	433d      	orrs	r5, r7
 8000d6c:	e651      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000d6e:	000c      	movs	r4, r1
 8000d70:	2500      	movs	r5, #0
 8000d72:	2200      	movs	r2, #0
 8000d74:	e558      	b.n	8000828 <__aeabi_dadd+0x130>
 8000d76:	4460      	add	r0, ip
 8000d78:	4560      	cmp	r0, ip
 8000d7a:	4192      	sbcs	r2, r2
 8000d7c:	4454      	add	r4, sl
 8000d7e:	4252      	negs	r2, r2
 8000d80:	0005      	movs	r5, r0
 8000d82:	18a4      	adds	r4, r4, r2
 8000d84:	e73a      	b.n	8000bfc <__aeabi_dadd+0x504>
 8000d86:	4653      	mov	r3, sl
 8000d88:	075a      	lsls	r2, r3, #29
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	08d9      	lsrs	r1, r3, #3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	430a      	orrs	r2, r1
 8000d92:	08dc      	lsrs	r4, r3, #3
 8000d94:	e67e      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d96:	001a      	movs	r2, r3
 8000d98:	001c      	movs	r4, r3
 8000d9a:	432a      	orrs	r2, r5
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x6a8>
 8000d9e:	e6ab      	b.n	8000af8 <__aeabi_dadd+0x400>
 8000da0:	e6c1      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000da2:	2120      	movs	r1, #32
 8000da4:	2500      	movs	r5, #0
 8000da6:	1a09      	subs	r1, r1, r0
 8000da8:	e519      	b.n	80007de <__aeabi_dadd+0xe6>
 8000daa:	2200      	movs	r2, #0
 8000dac:	2500      	movs	r5, #0
 8000dae:	4c01      	ldr	r4, [pc, #4]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000db0:	e53a      	b.n	8000828 <__aeabi_dadd+0x130>
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	000007ff 	.word	0x000007ff
 8000db8:	ff7fffff 	.word	0xff7fffff
 8000dbc:	000007fe 	.word	0x000007fe

08000dc0 <__aeabi_ddiv>:
 8000dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc2:	46de      	mov	lr, fp
 8000dc4:	4645      	mov	r5, r8
 8000dc6:	4657      	mov	r7, sl
 8000dc8:	464e      	mov	r6, r9
 8000dca:	b5e0      	push	{r5, r6, r7, lr}
 8000dcc:	b087      	sub	sp, #28
 8000dce:	9200      	str	r2, [sp, #0]
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	030b      	lsls	r3, r1, #12
 8000dd4:	0b1b      	lsrs	r3, r3, #12
 8000dd6:	469b      	mov	fp, r3
 8000dd8:	0fca      	lsrs	r2, r1, #31
 8000dda:	004b      	lsls	r3, r1, #1
 8000ddc:	0004      	movs	r4, r0
 8000dde:	4680      	mov	r8, r0
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	9202      	str	r2, [sp, #8]
 8000de4:	d100      	bne.n	8000de8 <__aeabi_ddiv+0x28>
 8000de6:	e16a      	b.n	80010be <__aeabi_ddiv+0x2fe>
 8000de8:	4ad4      	ldr	r2, [pc, #848]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x30>
 8000dee:	e18c      	b.n	800110a <__aeabi_ddiv+0x34a>
 8000df0:	4659      	mov	r1, fp
 8000df2:	0f42      	lsrs	r2, r0, #29
 8000df4:	00c9      	lsls	r1, r1, #3
 8000df6:	430a      	orrs	r2, r1
 8000df8:	2180      	movs	r1, #128	@ 0x80
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	4311      	orrs	r1, r2
 8000dfe:	00c2      	lsls	r2, r0, #3
 8000e00:	4690      	mov	r8, r2
 8000e02:	4acf      	ldr	r2, [pc, #828]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e04:	4689      	mov	r9, r1
 8000e06:	4692      	mov	sl, r2
 8000e08:	449a      	add	sl, r3
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	9303      	str	r3, [sp, #12]
 8000e10:	9e00      	ldr	r6, [sp, #0]
 8000e12:	9f01      	ldr	r7, [sp, #4]
 8000e14:	033b      	lsls	r3, r7, #12
 8000e16:	0b1b      	lsrs	r3, r3, #12
 8000e18:	469b      	mov	fp, r3
 8000e1a:	007b      	lsls	r3, r7, #1
 8000e1c:	0030      	movs	r0, r6
 8000e1e:	0d5b      	lsrs	r3, r3, #21
 8000e20:	0ffd      	lsrs	r5, r7, #31
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d100      	bne.n	8000e28 <__aeabi_ddiv+0x68>
 8000e26:	e128      	b.n	800107a <__aeabi_ddiv+0x2ba>
 8000e28:	4ac4      	ldr	r2, [pc, #784]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x70>
 8000e2e:	e177      	b.n	8001120 <__aeabi_ddiv+0x360>
 8000e30:	4659      	mov	r1, fp
 8000e32:	0f72      	lsrs	r2, r6, #29
 8000e34:	00c9      	lsls	r1, r1, #3
 8000e36:	430a      	orrs	r2, r1
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	0409      	lsls	r1, r1, #16
 8000e3c:	4311      	orrs	r1, r2
 8000e3e:	468b      	mov	fp, r1
 8000e40:	49bf      	ldr	r1, [pc, #764]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e42:	00f2      	lsls	r2, r6, #3
 8000e44:	468c      	mov	ip, r1
 8000e46:	4651      	mov	r1, sl
 8000e48:	4463      	add	r3, ip
 8000e4a:	1acb      	subs	r3, r1, r3
 8000e4c:	469a      	mov	sl, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9e02      	ldr	r6, [sp, #8]
 8000e52:	406e      	eors	r6, r5
 8000e54:	2c0f      	cmp	r4, #15
 8000e56:	d827      	bhi.n	8000ea8 <__aeabi_ddiv+0xe8>
 8000e58:	49ba      	ldr	r1, [pc, #744]	@ (8001144 <__aeabi_ddiv+0x384>)
 8000e5a:	00a4      	lsls	r4, r4, #2
 8000e5c:	5909      	ldr	r1, [r1, r4]
 8000e5e:	468f      	mov	pc, r1
 8000e60:	46cb      	mov	fp, r9
 8000e62:	4642      	mov	r2, r8
 8000e64:	9e02      	ldr	r6, [sp, #8]
 8000e66:	9b03      	ldr	r3, [sp, #12]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d016      	beq.n	8000e9a <__aeabi_ddiv+0xda>
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0xb2>
 8000e70:	e2a6      	b.n	80013c0 <__aeabi_ddiv+0x600>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_ddiv+0xb8>
 8000e76:	e0df      	b.n	8001038 <__aeabi_ddiv+0x278>
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	2400      	movs	r4, #0
 8000e7e:	4690      	mov	r8, r2
 8000e80:	051b      	lsls	r3, r3, #20
 8000e82:	4323      	orrs	r3, r4
 8000e84:	07f6      	lsls	r6, r6, #31
 8000e86:	4333      	orrs	r3, r6
 8000e88:	4640      	mov	r0, r8
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	b007      	add	sp, #28
 8000e8e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e90:	46bb      	mov	fp, r7
 8000e92:	46b2      	mov	sl, r6
 8000e94:	46a9      	mov	r9, r5
 8000e96:	46a0      	mov	r8, r4
 8000e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	4ba6      	ldr	r3, [pc, #664]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000ea2:	e7ed      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8000ea4:	002e      	movs	r6, r5
 8000ea6:	e7df      	b.n	8000e68 <__aeabi_ddiv+0xa8>
 8000ea8:	45cb      	cmp	fp, r9
 8000eaa:	d200      	bcs.n	8000eae <__aeabi_ddiv+0xee>
 8000eac:	e1d4      	b.n	8001258 <__aeabi_ddiv+0x498>
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_ddiv+0xf2>
 8000eb0:	e1cf      	b.n	8001252 <__aeabi_ddiv+0x492>
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	4644      	mov	r4, r8
 8000eba:	4648      	mov	r0, r9
 8000ebc:	2700      	movs	r7, #0
 8000ebe:	44e2      	add	sl, ip
 8000ec0:	465b      	mov	r3, fp
 8000ec2:	0e15      	lsrs	r5, r2, #24
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	431d      	orrs	r5, r3
 8000ec8:	0c19      	lsrs	r1, r3, #16
 8000eca:	042b      	lsls	r3, r5, #16
 8000ecc:	0212      	lsls	r2, r2, #8
 8000ece:	9500      	str	r5, [sp, #0]
 8000ed0:	0c1d      	lsrs	r5, r3, #16
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	9102      	str	r1, [sp, #8]
 8000ed6:	9503      	str	r5, [sp, #12]
 8000ed8:	f7ff f9b8 	bl	800024c <__aeabi_uidivmod>
 8000edc:	0002      	movs	r2, r0
 8000ede:	436a      	muls	r2, r5
 8000ee0:	040b      	lsls	r3, r1, #16
 8000ee2:	0c21      	lsrs	r1, r4, #16
 8000ee4:	4680      	mov	r8, r0
 8000ee6:	4319      	orrs	r1, r3
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d909      	bls.n	8000f00 <__aeabi_ddiv+0x140>
 8000eec:	9d00      	ldr	r5, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	46ac      	mov	ip, r5
 8000ef2:	425b      	negs	r3, r3
 8000ef4:	4461      	add	r1, ip
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	44e0      	add	r8, ip
 8000efa:	428d      	cmp	r5, r1
 8000efc:	d800      	bhi.n	8000f00 <__aeabi_ddiv+0x140>
 8000efe:	e1fb      	b.n	80012f8 <__aeabi_ddiv+0x538>
 8000f00:	1a88      	subs	r0, r1, r2
 8000f02:	9902      	ldr	r1, [sp, #8]
 8000f04:	f7ff f9a2 	bl	800024c <__aeabi_uidivmod>
 8000f08:	9a03      	ldr	r2, [sp, #12]
 8000f0a:	0424      	lsls	r4, r4, #16
 8000f0c:	4342      	muls	r2, r0
 8000f0e:	0409      	lsls	r1, r1, #16
 8000f10:	0c24      	lsrs	r4, r4, #16
 8000f12:	0003      	movs	r3, r0
 8000f14:	430c      	orrs	r4, r1
 8000f16:	42a2      	cmp	r2, r4
 8000f18:	d906      	bls.n	8000f28 <__aeabi_ddiv+0x168>
 8000f1a:	9900      	ldr	r1, [sp, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	468c      	mov	ip, r1
 8000f20:	4464      	add	r4, ip
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	d800      	bhi.n	8000f28 <__aeabi_ddiv+0x168>
 8000f26:	e1e1      	b.n	80012ec <__aeabi_ddiv+0x52c>
 8000f28:	1aa0      	subs	r0, r4, r2
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	0412      	lsls	r2, r2, #16
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	4693      	mov	fp, r2
 8000f32:	464b      	mov	r3, r9
 8000f34:	4659      	mov	r1, fp
 8000f36:	0c1b      	lsrs	r3, r3, #16
 8000f38:	001d      	movs	r5, r3
 8000f3a:	9304      	str	r3, [sp, #16]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4649      	mov	r1, r9
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	0c09      	lsrs	r1, r1, #16
 8000f44:	000c      	movs	r4, r1
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	435c      	muls	r4, r3
 8000f4a:	0c12      	lsrs	r2, r2, #16
 8000f4c:	436b      	muls	r3, r5
 8000f4e:	4688      	mov	r8, r1
 8000f50:	4351      	muls	r1, r2
 8000f52:	436a      	muls	r2, r5
 8000f54:	0c25      	lsrs	r5, r4, #16
 8000f56:	46ac      	mov	ip, r5
 8000f58:	185b      	adds	r3, r3, r1
 8000f5a:	4463      	add	r3, ip
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d903      	bls.n	8000f68 <__aeabi_ddiv+0x1a8>
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	0249      	lsls	r1, r1, #9
 8000f64:	468c      	mov	ip, r1
 8000f66:	4462      	add	r2, ip
 8000f68:	0c19      	lsrs	r1, r3, #16
 8000f6a:	0424      	lsls	r4, r4, #16
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	0c24      	lsrs	r4, r4, #16
 8000f70:	188a      	adds	r2, r1, r2
 8000f72:	191c      	adds	r4, r3, r4
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d302      	bcc.n	8000f7e <__aeabi_ddiv+0x1be>
 8000f78:	d116      	bne.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7a:	42a7      	cmp	r7, r4
 8000f7c:	d214      	bcs.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7e:	465b      	mov	r3, fp
 8000f80:	9d00      	ldr	r5, [sp, #0]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	444f      	add	r7, r9
 8000f86:	9305      	str	r3, [sp, #20]
 8000f88:	454f      	cmp	r7, r9
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	46ac      	mov	ip, r5
 8000f8e:	425b      	negs	r3, r3
 8000f90:	4463      	add	r3, ip
 8000f92:	18c0      	adds	r0, r0, r3
 8000f94:	4285      	cmp	r5, r0
 8000f96:	d300      	bcc.n	8000f9a <__aeabi_ddiv+0x1da>
 8000f98:	e1a1      	b.n	80012de <__aeabi_ddiv+0x51e>
 8000f9a:	4282      	cmp	r2, r0
 8000f9c:	d900      	bls.n	8000fa0 <__aeabi_ddiv+0x1e0>
 8000f9e:	e1f6      	b.n	800138e <__aeabi_ddiv+0x5ce>
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_ddiv+0x1e4>
 8000fa2:	e1f1      	b.n	8001388 <__aeabi_ddiv+0x5c8>
 8000fa4:	9b05      	ldr	r3, [sp, #20]
 8000fa6:	469b      	mov	fp, r3
 8000fa8:	1b3c      	subs	r4, r7, r4
 8000faa:	42a7      	cmp	r7, r4
 8000fac:	41bf      	sbcs	r7, r7
 8000fae:	9d00      	ldr	r5, [sp, #0]
 8000fb0:	1a80      	subs	r0, r0, r2
 8000fb2:	427f      	negs	r7, r7
 8000fb4:	1bc0      	subs	r0, r0, r7
 8000fb6:	4285      	cmp	r5, r0
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_ddiv+0x1fc>
 8000fba:	e1d0      	b.n	800135e <__aeabi_ddiv+0x59e>
 8000fbc:	9902      	ldr	r1, [sp, #8]
 8000fbe:	f7ff f945 	bl	800024c <__aeabi_uidivmod>
 8000fc2:	9a03      	ldr	r2, [sp, #12]
 8000fc4:	040b      	lsls	r3, r1, #16
 8000fc6:	4342      	muls	r2, r0
 8000fc8:	0c21      	lsrs	r1, r4, #16
 8000fca:	0007      	movs	r7, r0
 8000fcc:	4319      	orrs	r1, r3
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x214>
 8000fd2:	e178      	b.n	80012c6 <__aeabi_ddiv+0x506>
 8000fd4:	1a88      	subs	r0, r1, r2
 8000fd6:	9902      	ldr	r1, [sp, #8]
 8000fd8:	f7ff f938 	bl	800024c <__aeabi_uidivmod>
 8000fdc:	9a03      	ldr	r2, [sp, #12]
 8000fde:	0424      	lsls	r4, r4, #16
 8000fe0:	4342      	muls	r2, r0
 8000fe2:	0409      	lsls	r1, r1, #16
 8000fe4:	0c24      	lsrs	r4, r4, #16
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	430c      	orrs	r4, r1
 8000fea:	42a2      	cmp	r2, r4
 8000fec:	d900      	bls.n	8000ff0 <__aeabi_ddiv+0x230>
 8000fee:	e15d      	b.n	80012ac <__aeabi_ddiv+0x4ec>
 8000ff0:	4641      	mov	r1, r8
 8000ff2:	1aa4      	subs	r4, r4, r2
 8000ff4:	043a      	lsls	r2, r7, #16
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	9d04      	ldr	r5, [sp, #16]
 8000ffa:	0413      	lsls	r3, r2, #16
 8000ffc:	0c1b      	lsrs	r3, r3, #16
 8000ffe:	4359      	muls	r1, r3
 8001000:	4647      	mov	r7, r8
 8001002:	436b      	muls	r3, r5
 8001004:	469c      	mov	ip, r3
 8001006:	0c10      	lsrs	r0, r2, #16
 8001008:	4347      	muls	r7, r0
 800100a:	0c0b      	lsrs	r3, r1, #16
 800100c:	44bc      	add	ip, r7
 800100e:	4463      	add	r3, ip
 8001010:	4368      	muls	r0, r5
 8001012:	429f      	cmp	r7, r3
 8001014:	d903      	bls.n	800101e <__aeabi_ddiv+0x25e>
 8001016:	2580      	movs	r5, #128	@ 0x80
 8001018:	026d      	lsls	r5, r5, #9
 800101a:	46ac      	mov	ip, r5
 800101c:	4460      	add	r0, ip
 800101e:	0c1f      	lsrs	r7, r3, #16
 8001020:	0409      	lsls	r1, r1, #16
 8001022:	041b      	lsls	r3, r3, #16
 8001024:	0c09      	lsrs	r1, r1, #16
 8001026:	183f      	adds	r7, r7, r0
 8001028:	185b      	adds	r3, r3, r1
 800102a:	42bc      	cmp	r4, r7
 800102c:	d200      	bcs.n	8001030 <__aeabi_ddiv+0x270>
 800102e:	e102      	b.n	8001236 <__aeabi_ddiv+0x476>
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x274>
 8001032:	e0fd      	b.n	8001230 <__aeabi_ddiv+0x470>
 8001034:	2301      	movs	r3, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <__aeabi_ddiv+0x388>)
 800103a:	4453      	add	r3, sl
 800103c:	2b00      	cmp	r3, #0
 800103e:	dc00      	bgt.n	8001042 <__aeabi_ddiv+0x282>
 8001040:	e0ae      	b.n	80011a0 <__aeabi_ddiv+0x3e0>
 8001042:	0751      	lsls	r1, r2, #29
 8001044:	d000      	beq.n	8001048 <__aeabi_ddiv+0x288>
 8001046:	e198      	b.n	800137a <__aeabi_ddiv+0x5ba>
 8001048:	4659      	mov	r1, fp
 800104a:	01c9      	lsls	r1, r1, #7
 800104c:	d506      	bpl.n	800105c <__aeabi_ddiv+0x29c>
 800104e:	4659      	mov	r1, fp
 8001050:	4b3e      	ldr	r3, [pc, #248]	@ (800114c <__aeabi_ddiv+0x38c>)
 8001052:	4019      	ands	r1, r3
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	468b      	mov	fp, r1
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4453      	add	r3, sl
 800105c:	493c      	ldr	r1, [pc, #240]	@ (8001150 <__aeabi_ddiv+0x390>)
 800105e:	428b      	cmp	r3, r1
 8001060:	dd00      	ble.n	8001064 <__aeabi_ddiv+0x2a4>
 8001062:	e71a      	b.n	8000e9a <__aeabi_ddiv+0xda>
 8001064:	4659      	mov	r1, fp
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	0749      	lsls	r1, r1, #29
 800106a:	4311      	orrs	r1, r2
 800106c:	465a      	mov	r2, fp
 800106e:	055b      	lsls	r3, r3, #21
 8001070:	0254      	lsls	r4, r2, #9
 8001072:	4688      	mov	r8, r1
 8001074:	0b24      	lsrs	r4, r4, #12
 8001076:	0d5b      	lsrs	r3, r3, #21
 8001078:	e702      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800107a:	465a      	mov	r2, fp
 800107c:	9b00      	ldr	r3, [sp, #0]
 800107e:	431a      	orrs	r2, r3
 8001080:	d100      	bne.n	8001084 <__aeabi_ddiv+0x2c4>
 8001082:	e07e      	b.n	8001182 <__aeabi_ddiv+0x3c2>
 8001084:	465b      	mov	r3, fp
 8001086:	2b00      	cmp	r3, #0
 8001088:	d100      	bne.n	800108c <__aeabi_ddiv+0x2cc>
 800108a:	e100      	b.n	800128e <__aeabi_ddiv+0x4ce>
 800108c:	4658      	mov	r0, fp
 800108e:	f7ff fa0b 	bl	80004a8 <__clzsi2>
 8001092:	0002      	movs	r2, r0
 8001094:	0003      	movs	r3, r0
 8001096:	3a0b      	subs	r2, #11
 8001098:	271d      	movs	r7, #29
 800109a:	9e00      	ldr	r6, [sp, #0]
 800109c:	1aba      	subs	r2, r7, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	4658      	mov	r0, fp
 80010a2:	40d6      	lsrs	r6, r2
 80010a4:	3908      	subs	r1, #8
 80010a6:	4088      	lsls	r0, r1
 80010a8:	0032      	movs	r2, r6
 80010aa:	4302      	orrs	r2, r0
 80010ac:	4693      	mov	fp, r2
 80010ae:	9a00      	ldr	r2, [sp, #0]
 80010b0:	408a      	lsls	r2, r1
 80010b2:	4928      	ldr	r1, [pc, #160]	@ (8001154 <__aeabi_ddiv+0x394>)
 80010b4:	4453      	add	r3, sl
 80010b6:	468a      	mov	sl, r1
 80010b8:	449a      	add	sl, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	e6c8      	b.n	8000e50 <__aeabi_ddiv+0x90>
 80010be:	465b      	mov	r3, fp
 80010c0:	4303      	orrs	r3, r0
 80010c2:	4699      	mov	r9, r3
 80010c4:	d056      	beq.n	8001174 <__aeabi_ddiv+0x3b4>
 80010c6:	465b      	mov	r3, fp
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x30e>
 80010cc:	e0cd      	b.n	800126a <__aeabi_ddiv+0x4aa>
 80010ce:	4658      	mov	r0, fp
 80010d0:	f7ff f9ea 	bl	80004a8 <__clzsi2>
 80010d4:	230b      	movs	r3, #11
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	0002      	movs	r2, r0
 80010dc:	4484      	add	ip, r0
 80010de:	4666      	mov	r6, ip
 80010e0:	231d      	movs	r3, #29
 80010e2:	1b9b      	subs	r3, r3, r6
 80010e4:	0026      	movs	r6, r4
 80010e6:	0011      	movs	r1, r2
 80010e8:	4658      	mov	r0, fp
 80010ea:	40de      	lsrs	r6, r3
 80010ec:	3908      	subs	r1, #8
 80010ee:	4088      	lsls	r0, r1
 80010f0:	0033      	movs	r3, r6
 80010f2:	4303      	orrs	r3, r0
 80010f4:	4699      	mov	r9, r3
 80010f6:	0023      	movs	r3, r4
 80010f8:	408b      	lsls	r3, r1
 80010fa:	4698      	mov	r8, r3
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <__aeabi_ddiv+0x398>)
 80010fe:	2400      	movs	r4, #0
 8001100:	1a9b      	subs	r3, r3, r2
 8001102:	469a      	mov	sl, r3
 8001104:	2300      	movs	r3, #0
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	e682      	b.n	8000e10 <__aeabi_ddiv+0x50>
 800110a:	465a      	mov	r2, fp
 800110c:	4302      	orrs	r2, r0
 800110e:	4691      	mov	r9, r2
 8001110:	d12a      	bne.n	8001168 <__aeabi_ddiv+0x3a8>
 8001112:	2200      	movs	r2, #0
 8001114:	469a      	mov	sl, r3
 8001116:	2302      	movs	r3, #2
 8001118:	4690      	mov	r8, r2
 800111a:	2408      	movs	r4, #8
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	e677      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001120:	465a      	mov	r2, fp
 8001122:	9b00      	ldr	r3, [sp, #0]
 8001124:	431a      	orrs	r2, r3
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <__aeabi_ddiv+0x39c>)
 8001128:	469c      	mov	ip, r3
 800112a:	44e2      	add	sl, ip
 800112c:	2a00      	cmp	r2, #0
 800112e:	d117      	bne.n	8001160 <__aeabi_ddiv+0x3a0>
 8001130:	2302      	movs	r3, #2
 8001132:	431c      	orrs	r4, r3
 8001134:	2300      	movs	r3, #0
 8001136:	469b      	mov	fp, r3
 8001138:	3302      	adds	r3, #2
 800113a:	e689      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800113c:	000007ff 	.word	0x000007ff
 8001140:	fffffc01 	.word	0xfffffc01
 8001144:	0800fe28 	.word	0x0800fe28
 8001148:	000003ff 	.word	0x000003ff
 800114c:	feffffff 	.word	0xfeffffff
 8001150:	000007fe 	.word	0x000007fe
 8001154:	000003f3 	.word	0x000003f3
 8001158:	fffffc0d 	.word	0xfffffc0d
 800115c:	fffff801 	.word	0xfffff801
 8001160:	2303      	movs	r3, #3
 8001162:	0032      	movs	r2, r6
 8001164:	431c      	orrs	r4, r3
 8001166:	e673      	b.n	8000e50 <__aeabi_ddiv+0x90>
 8001168:	469a      	mov	sl, r3
 800116a:	2303      	movs	r3, #3
 800116c:	46d9      	mov	r9, fp
 800116e:	240c      	movs	r4, #12
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	e64d      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001174:	2300      	movs	r3, #0
 8001176:	4698      	mov	r8, r3
 8001178:	469a      	mov	sl, r3
 800117a:	3301      	adds	r3, #1
 800117c:	2404      	movs	r4, #4
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	e646      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001182:	2301      	movs	r3, #1
 8001184:	431c      	orrs	r4, r3
 8001186:	2300      	movs	r3, #0
 8001188:	469b      	mov	fp, r3
 800118a:	3301      	adds	r3, #1
 800118c:	e660      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800118e:	2300      	movs	r3, #0
 8001190:	2480      	movs	r4, #128	@ 0x80
 8001192:	4698      	mov	r8, r3
 8001194:	2600      	movs	r6, #0
 8001196:	4b92      	ldr	r3, [pc, #584]	@ (80013e0 <__aeabi_ddiv+0x620>)
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	e671      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800119c:	2201      	movs	r2, #1
 800119e:	4252      	negs	r2, r2
 80011a0:	2101      	movs	r1, #1
 80011a2:	1ac9      	subs	r1, r1, r3
 80011a4:	2938      	cmp	r1, #56	@ 0x38
 80011a6:	dd00      	ble.n	80011aa <__aeabi_ddiv+0x3ea>
 80011a8:	e666      	b.n	8000e78 <__aeabi_ddiv+0xb8>
 80011aa:	291f      	cmp	r1, #31
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_ddiv+0x3f0>
 80011ae:	e0ab      	b.n	8001308 <__aeabi_ddiv+0x548>
 80011b0:	201f      	movs	r0, #31
 80011b2:	4240      	negs	r0, r0
 80011b4:	1ac3      	subs	r3, r0, r3
 80011b6:	4658      	mov	r0, fp
 80011b8:	40d8      	lsrs	r0, r3
 80011ba:	0003      	movs	r3, r0
 80011bc:	2920      	cmp	r1, #32
 80011be:	d004      	beq.n	80011ca <__aeabi_ddiv+0x40a>
 80011c0:	4658      	mov	r0, fp
 80011c2:	4988      	ldr	r1, [pc, #544]	@ (80013e4 <__aeabi_ddiv+0x624>)
 80011c4:	4451      	add	r1, sl
 80011c6:	4088      	lsls	r0, r1
 80011c8:	4302      	orrs	r2, r0
 80011ca:	1e51      	subs	r1, r2, #1
 80011cc:	418a      	sbcs	r2, r1
 80011ce:	431a      	orrs	r2, r3
 80011d0:	2307      	movs	r3, #7
 80011d2:	0019      	movs	r1, r3
 80011d4:	2400      	movs	r4, #0
 80011d6:	4011      	ands	r1, r2
 80011d8:	4213      	tst	r3, r2
 80011da:	d00c      	beq.n	80011f6 <__aeabi_ddiv+0x436>
 80011dc:	230f      	movs	r3, #15
 80011de:	4013      	ands	r3, r2
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x426>
 80011e4:	e0f9      	b.n	80013da <__aeabi_ddiv+0x61a>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	419b      	sbcs	r3, r3
 80011ec:	000a      	movs	r2, r1
 80011ee:	425b      	negs	r3, r3
 80011f0:	0759      	lsls	r1, r3, #29
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	0b1c      	lsrs	r4, r3, #12
 80011f6:	08d2      	lsrs	r2, r2, #3
 80011f8:	430a      	orrs	r2, r1
 80011fa:	4690      	mov	r8, r2
 80011fc:	2300      	movs	r3, #0
 80011fe:	e63f      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001200:	2480      	movs	r4, #128	@ 0x80
 8001202:	464b      	mov	r3, r9
 8001204:	0324      	lsls	r4, r4, #12
 8001206:	4223      	tst	r3, r4
 8001208:	d009      	beq.n	800121e <__aeabi_ddiv+0x45e>
 800120a:	465b      	mov	r3, fp
 800120c:	4223      	tst	r3, r4
 800120e:	d106      	bne.n	800121e <__aeabi_ddiv+0x45e>
 8001210:	431c      	orrs	r4, r3
 8001212:	0324      	lsls	r4, r4, #12
 8001214:	002e      	movs	r6, r5
 8001216:	4690      	mov	r8, r2
 8001218:	4b71      	ldr	r3, [pc, #452]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800121a:	0b24      	lsrs	r4, r4, #12
 800121c:	e630      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800121e:	2480      	movs	r4, #128	@ 0x80
 8001220:	464b      	mov	r3, r9
 8001222:	0324      	lsls	r4, r4, #12
 8001224:	431c      	orrs	r4, r3
 8001226:	0324      	lsls	r4, r4, #12
 8001228:	9e02      	ldr	r6, [sp, #8]
 800122a:	4b6d      	ldr	r3, [pc, #436]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800122c:	0b24      	lsrs	r4, r4, #12
 800122e:	e627      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001230:	2b00      	cmp	r3, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x476>
 8001234:	e700      	b.n	8001038 <__aeabi_ddiv+0x278>
 8001236:	9800      	ldr	r0, [sp, #0]
 8001238:	1e51      	subs	r1, r2, #1
 800123a:	4684      	mov	ip, r0
 800123c:	4464      	add	r4, ip
 800123e:	4284      	cmp	r4, r0
 8001240:	d200      	bcs.n	8001244 <__aeabi_ddiv+0x484>
 8001242:	e084      	b.n	800134e <__aeabi_ddiv+0x58e>
 8001244:	42bc      	cmp	r4, r7
 8001246:	d200      	bcs.n	800124a <__aeabi_ddiv+0x48a>
 8001248:	e0ae      	b.n	80013a8 <__aeabi_ddiv+0x5e8>
 800124a:	d100      	bne.n	800124e <__aeabi_ddiv+0x48e>
 800124c:	e0c1      	b.n	80013d2 <__aeabi_ddiv+0x612>
 800124e:	000a      	movs	r2, r1
 8001250:	e6f0      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001252:	4542      	cmp	r2, r8
 8001254:	d900      	bls.n	8001258 <__aeabi_ddiv+0x498>
 8001256:	e62c      	b.n	8000eb2 <__aeabi_ddiv+0xf2>
 8001258:	464b      	mov	r3, r9
 800125a:	07dc      	lsls	r4, r3, #31
 800125c:	0858      	lsrs	r0, r3, #1
 800125e:	4643      	mov	r3, r8
 8001260:	085b      	lsrs	r3, r3, #1
 8001262:	431c      	orrs	r4, r3
 8001264:	4643      	mov	r3, r8
 8001266:	07df      	lsls	r7, r3, #31
 8001268:	e62a      	b.n	8000ec0 <__aeabi_ddiv+0x100>
 800126a:	f7ff f91d 	bl	80004a8 <__clzsi2>
 800126e:	2315      	movs	r3, #21
 8001270:	469c      	mov	ip, r3
 8001272:	4484      	add	ip, r0
 8001274:	0002      	movs	r2, r0
 8001276:	4663      	mov	r3, ip
 8001278:	3220      	adds	r2, #32
 800127a:	2b1c      	cmp	r3, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x4c0>
 800127e:	e72e      	b.n	80010de <__aeabi_ddiv+0x31e>
 8001280:	0023      	movs	r3, r4
 8001282:	3808      	subs	r0, #8
 8001284:	4083      	lsls	r3, r0
 8001286:	4699      	mov	r9, r3
 8001288:	2300      	movs	r3, #0
 800128a:	4698      	mov	r8, r3
 800128c:	e736      	b.n	80010fc <__aeabi_ddiv+0x33c>
 800128e:	f7ff f90b 	bl	80004a8 <__clzsi2>
 8001292:	0002      	movs	r2, r0
 8001294:	0003      	movs	r3, r0
 8001296:	3215      	adds	r2, #21
 8001298:	3320      	adds	r3, #32
 800129a:	2a1c      	cmp	r2, #28
 800129c:	dc00      	bgt.n	80012a0 <__aeabi_ddiv+0x4e0>
 800129e:	e6fb      	b.n	8001098 <__aeabi_ddiv+0x2d8>
 80012a0:	9900      	ldr	r1, [sp, #0]
 80012a2:	3808      	subs	r0, #8
 80012a4:	4081      	lsls	r1, r0
 80012a6:	2200      	movs	r2, #0
 80012a8:	468b      	mov	fp, r1
 80012aa:	e702      	b.n	80010b2 <__aeabi_ddiv+0x2f2>
 80012ac:	9900      	ldr	r1, [sp, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	468c      	mov	ip, r1
 80012b2:	4464      	add	r4, ip
 80012b4:	42a1      	cmp	r1, r4
 80012b6:	d900      	bls.n	80012ba <__aeabi_ddiv+0x4fa>
 80012b8:	e69a      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012ba:	42a2      	cmp	r2, r4
 80012bc:	d800      	bhi.n	80012c0 <__aeabi_ddiv+0x500>
 80012be:	e697      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c0:	1e83      	subs	r3, r0, #2
 80012c2:	4464      	add	r4, ip
 80012c4:	e694      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	4461      	add	r1, ip
 80012ca:	3f01      	subs	r7, #1
 80012cc:	428d      	cmp	r5, r1
 80012ce:	d900      	bls.n	80012d2 <__aeabi_ddiv+0x512>
 80012d0:	e680      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d2:	428a      	cmp	r2, r1
 80012d4:	d800      	bhi.n	80012d8 <__aeabi_ddiv+0x518>
 80012d6:	e67d      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d8:	1e87      	subs	r7, r0, #2
 80012da:	4461      	add	r1, ip
 80012dc:	e67a      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012de:	4285      	cmp	r5, r0
 80012e0:	d000      	beq.n	80012e4 <__aeabi_ddiv+0x524>
 80012e2:	e65f      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012e4:	45b9      	cmp	r9, r7
 80012e6:	d900      	bls.n	80012ea <__aeabi_ddiv+0x52a>
 80012e8:	e65c      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012ea:	e656      	b.n	8000f9a <__aeabi_ddiv+0x1da>
 80012ec:	42a2      	cmp	r2, r4
 80012ee:	d800      	bhi.n	80012f2 <__aeabi_ddiv+0x532>
 80012f0:	e61a      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f2:	1e83      	subs	r3, r0, #2
 80012f4:	4464      	add	r4, ip
 80012f6:	e617      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f8:	428a      	cmp	r2, r1
 80012fa:	d800      	bhi.n	80012fe <__aeabi_ddiv+0x53e>
 80012fc:	e600      	b.n	8000f00 <__aeabi_ddiv+0x140>
 80012fe:	46ac      	mov	ip, r5
 8001300:	1e83      	subs	r3, r0, #2
 8001302:	4698      	mov	r8, r3
 8001304:	4461      	add	r1, ip
 8001306:	e5fb      	b.n	8000f00 <__aeabi_ddiv+0x140>
 8001308:	4837      	ldr	r0, [pc, #220]	@ (80013e8 <__aeabi_ddiv+0x628>)
 800130a:	0014      	movs	r4, r2
 800130c:	4450      	add	r0, sl
 800130e:	4082      	lsls	r2, r0
 8001310:	465b      	mov	r3, fp
 8001312:	0017      	movs	r7, r2
 8001314:	4083      	lsls	r3, r0
 8001316:	40cc      	lsrs	r4, r1
 8001318:	1e7a      	subs	r2, r7, #1
 800131a:	4197      	sbcs	r7, r2
 800131c:	4323      	orrs	r3, r4
 800131e:	433b      	orrs	r3, r7
 8001320:	001a      	movs	r2, r3
 8001322:	465b      	mov	r3, fp
 8001324:	40cb      	lsrs	r3, r1
 8001326:	0751      	lsls	r1, r2, #29
 8001328:	d009      	beq.n	800133e <__aeabi_ddiv+0x57e>
 800132a:	210f      	movs	r1, #15
 800132c:	4011      	ands	r1, r2
 800132e:	2904      	cmp	r1, #4
 8001330:	d005      	beq.n	800133e <__aeabi_ddiv+0x57e>
 8001332:	1d11      	adds	r1, r2, #4
 8001334:	4291      	cmp	r1, r2
 8001336:	4192      	sbcs	r2, r2
 8001338:	4252      	negs	r2, r2
 800133a:	189b      	adds	r3, r3, r2
 800133c:	000a      	movs	r2, r1
 800133e:	0219      	lsls	r1, r3, #8
 8001340:	d400      	bmi.n	8001344 <__aeabi_ddiv+0x584>
 8001342:	e755      	b.n	80011f0 <__aeabi_ddiv+0x430>
 8001344:	2200      	movs	r2, #0
 8001346:	2301      	movs	r3, #1
 8001348:	2400      	movs	r4, #0
 800134a:	4690      	mov	r8, r2
 800134c:	e598      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800134e:	000a      	movs	r2, r1
 8001350:	42bc      	cmp	r4, r7
 8001352:	d000      	beq.n	8001356 <__aeabi_ddiv+0x596>
 8001354:	e66e      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001356:	454b      	cmp	r3, r9
 8001358:	d000      	beq.n	800135c <__aeabi_ddiv+0x59c>
 800135a:	e66b      	b.n	8001034 <__aeabi_ddiv+0x274>
 800135c:	e66c      	b.n	8001038 <__aeabi_ddiv+0x278>
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <__aeabi_ddiv+0x62c>)
 8001360:	4a23      	ldr	r2, [pc, #140]	@ (80013f0 <__aeabi_ddiv+0x630>)
 8001362:	4453      	add	r3, sl
 8001364:	4592      	cmp	sl, r2
 8001366:	da00      	bge.n	800136a <__aeabi_ddiv+0x5aa>
 8001368:	e718      	b.n	800119c <__aeabi_ddiv+0x3dc>
 800136a:	2101      	movs	r1, #1
 800136c:	4249      	negs	r1, r1
 800136e:	1d0a      	adds	r2, r1, #4
 8001370:	428a      	cmp	r2, r1
 8001372:	4189      	sbcs	r1, r1
 8001374:	4249      	negs	r1, r1
 8001376:	448b      	add	fp, r1
 8001378:	e666      	b.n	8001048 <__aeabi_ddiv+0x288>
 800137a:	210f      	movs	r1, #15
 800137c:	4011      	ands	r1, r2
 800137e:	2904      	cmp	r1, #4
 8001380:	d100      	bne.n	8001384 <__aeabi_ddiv+0x5c4>
 8001382:	e661      	b.n	8001048 <__aeabi_ddiv+0x288>
 8001384:	0011      	movs	r1, r2
 8001386:	e7f2      	b.n	800136e <__aeabi_ddiv+0x5ae>
 8001388:	42bc      	cmp	r4, r7
 800138a:	d800      	bhi.n	800138e <__aeabi_ddiv+0x5ce>
 800138c:	e60a      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 800138e:	2302      	movs	r3, #2
 8001390:	425b      	negs	r3, r3
 8001392:	469c      	mov	ip, r3
 8001394:	9900      	ldr	r1, [sp, #0]
 8001396:	444f      	add	r7, r9
 8001398:	454f      	cmp	r7, r9
 800139a:	419b      	sbcs	r3, r3
 800139c:	44e3      	add	fp, ip
 800139e:	468c      	mov	ip, r1
 80013a0:	425b      	negs	r3, r3
 80013a2:	4463      	add	r3, ip
 80013a4:	18c0      	adds	r0, r0, r3
 80013a6:	e5ff      	b.n	8000fa8 <__aeabi_ddiv+0x1e8>
 80013a8:	4649      	mov	r1, r9
 80013aa:	9d00      	ldr	r5, [sp, #0]
 80013ac:	0048      	lsls	r0, r1, #1
 80013ae:	4548      	cmp	r0, r9
 80013b0:	4189      	sbcs	r1, r1
 80013b2:	46ac      	mov	ip, r5
 80013b4:	4249      	negs	r1, r1
 80013b6:	4461      	add	r1, ip
 80013b8:	4681      	mov	r9, r0
 80013ba:	3a02      	subs	r2, #2
 80013bc:	1864      	adds	r4, r4, r1
 80013be:	e7c7      	b.n	8001350 <__aeabi_ddiv+0x590>
 80013c0:	2480      	movs	r4, #128	@ 0x80
 80013c2:	465b      	mov	r3, fp
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	431c      	orrs	r4, r3
 80013c8:	0324      	lsls	r4, r4, #12
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__aeabi_ddiv+0x620>)
 80013ce:	0b24      	lsrs	r4, r4, #12
 80013d0:	e556      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 80013d2:	4599      	cmp	r9, r3
 80013d4:	d3e8      	bcc.n	80013a8 <__aeabi_ddiv+0x5e8>
 80013d6:	000a      	movs	r2, r1
 80013d8:	e7bd      	b.n	8001356 <__aeabi_ddiv+0x596>
 80013da:	2300      	movs	r3, #0
 80013dc:	e708      	b.n	80011f0 <__aeabi_ddiv+0x430>
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	0000043e 	.word	0x0000043e
 80013e8:	0000041e 	.word	0x0000041e
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	fffffc02 	.word	0xfffffc02

080013f4 <__eqdf2>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	000d      	movs	r5, r1
 8001402:	0004      	movs	r4, r0
 8001404:	0fe8      	lsrs	r0, r5, #31
 8001406:	4683      	mov	fp, r0
 8001408:	0309      	lsls	r1, r1, #12
 800140a:	0fd8      	lsrs	r0, r3, #31
 800140c:	0b09      	lsrs	r1, r1, #12
 800140e:	4682      	mov	sl, r0
 8001410:	4819      	ldr	r0, [pc, #100]	@ (8001478 <__eqdf2+0x84>)
 8001412:	468c      	mov	ip, r1
 8001414:	031f      	lsls	r7, r3, #12
 8001416:	0069      	lsls	r1, r5, #1
 8001418:	005e      	lsls	r6, r3, #1
 800141a:	0d49      	lsrs	r1, r1, #21
 800141c:	0b3f      	lsrs	r7, r7, #12
 800141e:	0d76      	lsrs	r6, r6, #21
 8001420:	4281      	cmp	r1, r0
 8001422:	d018      	beq.n	8001456 <__eqdf2+0x62>
 8001424:	4286      	cmp	r6, r0
 8001426:	d00f      	beq.n	8001448 <__eqdf2+0x54>
 8001428:	2001      	movs	r0, #1
 800142a:	42b1      	cmp	r1, r6
 800142c:	d10d      	bne.n	800144a <__eqdf2+0x56>
 800142e:	45bc      	cmp	ip, r7
 8001430:	d10b      	bne.n	800144a <__eqdf2+0x56>
 8001432:	4294      	cmp	r4, r2
 8001434:	d109      	bne.n	800144a <__eqdf2+0x56>
 8001436:	45d3      	cmp	fp, sl
 8001438:	d01c      	beq.n	8001474 <__eqdf2+0x80>
 800143a:	2900      	cmp	r1, #0
 800143c:	d105      	bne.n	800144a <__eqdf2+0x56>
 800143e:	4660      	mov	r0, ip
 8001440:	4320      	orrs	r0, r4
 8001442:	1e43      	subs	r3, r0, #1
 8001444:	4198      	sbcs	r0, r3
 8001446:	e000      	b.n	800144a <__eqdf2+0x56>
 8001448:	2001      	movs	r0, #1
 800144a:	bcf0      	pop	{r4, r5, r6, r7}
 800144c:	46bb      	mov	fp, r7
 800144e:	46b2      	mov	sl, r6
 8001450:	46a9      	mov	r9, r5
 8001452:	46a0      	mov	r8, r4
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001456:	2001      	movs	r0, #1
 8001458:	428e      	cmp	r6, r1
 800145a:	d1f6      	bne.n	800144a <__eqdf2+0x56>
 800145c:	4661      	mov	r1, ip
 800145e:	4339      	orrs	r1, r7
 8001460:	000f      	movs	r7, r1
 8001462:	4317      	orrs	r7, r2
 8001464:	4327      	orrs	r7, r4
 8001466:	d1f0      	bne.n	800144a <__eqdf2+0x56>
 8001468:	465b      	mov	r3, fp
 800146a:	4652      	mov	r2, sl
 800146c:	1a98      	subs	r0, r3, r2
 800146e:	1e43      	subs	r3, r0, #1
 8001470:	4198      	sbcs	r0, r3
 8001472:	e7ea      	b.n	800144a <__eqdf2+0x56>
 8001474:	2000      	movs	r0, #0
 8001476:	e7e8      	b.n	800144a <__eqdf2+0x56>
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4657      	mov	r7, sl
 8001480:	464e      	mov	r6, r9
 8001482:	4645      	mov	r5, r8
 8001484:	46de      	mov	lr, fp
 8001486:	b5e0      	push	{r5, r6, r7, lr}
 8001488:	000d      	movs	r5, r1
 800148a:	030f      	lsls	r7, r1, #12
 800148c:	0b39      	lsrs	r1, r7, #12
 800148e:	b083      	sub	sp, #12
 8001490:	0004      	movs	r4, r0
 8001492:	4680      	mov	r8, r0
 8001494:	9101      	str	r1, [sp, #4]
 8001496:	0058      	lsls	r0, r3, #1
 8001498:	0fe9      	lsrs	r1, r5, #31
 800149a:	4f31      	ldr	r7, [pc, #196]	@ (8001560 <__gedf2+0xe4>)
 800149c:	0d40      	lsrs	r0, r0, #21
 800149e:	468c      	mov	ip, r1
 80014a0:	006e      	lsls	r6, r5, #1
 80014a2:	0319      	lsls	r1, r3, #12
 80014a4:	4682      	mov	sl, r0
 80014a6:	4691      	mov	r9, r2
 80014a8:	0d76      	lsrs	r6, r6, #21
 80014aa:	0b09      	lsrs	r1, r1, #12
 80014ac:	0fd8      	lsrs	r0, r3, #31
 80014ae:	42be      	cmp	r6, r7
 80014b0:	d01f      	beq.n	80014f2 <__gedf2+0x76>
 80014b2:	45ba      	cmp	sl, r7
 80014b4:	d00f      	beq.n	80014d6 <__gedf2+0x5a>
 80014b6:	2e00      	cmp	r6, #0
 80014b8:	d12f      	bne.n	800151a <__gedf2+0x9e>
 80014ba:	4655      	mov	r5, sl
 80014bc:	9e01      	ldr	r6, [sp, #4]
 80014be:	4334      	orrs	r4, r6
 80014c0:	2d00      	cmp	r5, #0
 80014c2:	d127      	bne.n	8001514 <__gedf2+0x98>
 80014c4:	430a      	orrs	r2, r1
 80014c6:	d03a      	beq.n	800153e <__gedf2+0xc2>
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d145      	bne.n	8001558 <__gedf2+0xdc>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	d11a      	bne.n	8001506 <__gedf2+0x8a>
 80014d0:	2001      	movs	r0, #1
 80014d2:	4240      	negs	r0, r0
 80014d4:	e017      	b.n	8001506 <__gedf2+0x8a>
 80014d6:	4311      	orrs	r1, r2
 80014d8:	d13b      	bne.n	8001552 <__gedf2+0xd6>
 80014da:	2e00      	cmp	r6, #0
 80014dc:	d102      	bne.n	80014e4 <__gedf2+0x68>
 80014de:	9f01      	ldr	r7, [sp, #4]
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d0f3      	beq.n	80014cc <__gedf2+0x50>
 80014e4:	4584      	cmp	ip, r0
 80014e6:	d109      	bne.n	80014fc <__gedf2+0x80>
 80014e8:	4663      	mov	r3, ip
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <__gedf2+0x54>
 80014ee:	4660      	mov	r0, ip
 80014f0:	e009      	b.n	8001506 <__gedf2+0x8a>
 80014f2:	9f01      	ldr	r7, [sp, #4]
 80014f4:	4327      	orrs	r7, r4
 80014f6:	d12c      	bne.n	8001552 <__gedf2+0xd6>
 80014f8:	45b2      	cmp	sl, r6
 80014fa:	d024      	beq.n	8001546 <__gedf2+0xca>
 80014fc:	4663      	mov	r3, ip
 80014fe:	2002      	movs	r0, #2
 8001500:	3b01      	subs	r3, #1
 8001502:	4018      	ands	r0, r3
 8001504:	3801      	subs	r0, #1
 8001506:	b003      	add	sp, #12
 8001508:	bcf0      	pop	{r4, r5, r6, r7}
 800150a:	46bb      	mov	fp, r7
 800150c:	46b2      	mov	sl, r6
 800150e:	46a9      	mov	r9, r5
 8001510:	46a0      	mov	r8, r4
 8001512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001514:	2c00      	cmp	r4, #0
 8001516:	d0d9      	beq.n	80014cc <__gedf2+0x50>
 8001518:	e7e4      	b.n	80014e4 <__gedf2+0x68>
 800151a:	4654      	mov	r4, sl
 800151c:	2c00      	cmp	r4, #0
 800151e:	d0ed      	beq.n	80014fc <__gedf2+0x80>
 8001520:	4584      	cmp	ip, r0
 8001522:	d1eb      	bne.n	80014fc <__gedf2+0x80>
 8001524:	4556      	cmp	r6, sl
 8001526:	dce9      	bgt.n	80014fc <__gedf2+0x80>
 8001528:	dbde      	blt.n	80014e8 <__gedf2+0x6c>
 800152a:	9b01      	ldr	r3, [sp, #4]
 800152c:	428b      	cmp	r3, r1
 800152e:	d8e5      	bhi.n	80014fc <__gedf2+0x80>
 8001530:	d1da      	bne.n	80014e8 <__gedf2+0x6c>
 8001532:	45c8      	cmp	r8, r9
 8001534:	d8e2      	bhi.n	80014fc <__gedf2+0x80>
 8001536:	2000      	movs	r0, #0
 8001538:	45c8      	cmp	r8, r9
 800153a:	d2e4      	bcs.n	8001506 <__gedf2+0x8a>
 800153c:	e7d4      	b.n	80014e8 <__gedf2+0x6c>
 800153e:	2000      	movs	r0, #0
 8001540:	2c00      	cmp	r4, #0
 8001542:	d0e0      	beq.n	8001506 <__gedf2+0x8a>
 8001544:	e7da      	b.n	80014fc <__gedf2+0x80>
 8001546:	4311      	orrs	r1, r2
 8001548:	d103      	bne.n	8001552 <__gedf2+0xd6>
 800154a:	4584      	cmp	ip, r0
 800154c:	d1d6      	bne.n	80014fc <__gedf2+0x80>
 800154e:	2000      	movs	r0, #0
 8001550:	e7d9      	b.n	8001506 <__gedf2+0x8a>
 8001552:	2002      	movs	r0, #2
 8001554:	4240      	negs	r0, r0
 8001556:	e7d6      	b.n	8001506 <__gedf2+0x8a>
 8001558:	4584      	cmp	ip, r0
 800155a:	d0e6      	beq.n	800152a <__gedf2+0xae>
 800155c:	e7ce      	b.n	80014fc <__gedf2+0x80>
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	000007ff 	.word	0x000007ff

08001564 <__ledf2>:
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	4657      	mov	r7, sl
 8001568:	464e      	mov	r6, r9
 800156a:	4645      	mov	r5, r8
 800156c:	46de      	mov	lr, fp
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	000d      	movs	r5, r1
 8001572:	030f      	lsls	r7, r1, #12
 8001574:	0004      	movs	r4, r0
 8001576:	4680      	mov	r8, r0
 8001578:	0fe8      	lsrs	r0, r5, #31
 800157a:	0b39      	lsrs	r1, r7, #12
 800157c:	4684      	mov	ip, r0
 800157e:	b083      	sub	sp, #12
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	4f30      	ldr	r7, [pc, #192]	@ (8001644 <__ledf2+0xe0>)
 8001584:	0d40      	lsrs	r0, r0, #21
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	031e      	lsls	r6, r3, #12
 800158a:	0069      	lsls	r1, r5, #1
 800158c:	4682      	mov	sl, r0
 800158e:	4691      	mov	r9, r2
 8001590:	0d49      	lsrs	r1, r1, #21
 8001592:	0b36      	lsrs	r6, r6, #12
 8001594:	0fd8      	lsrs	r0, r3, #31
 8001596:	42b9      	cmp	r1, r7
 8001598:	d020      	beq.n	80015dc <__ledf2+0x78>
 800159a:	45ba      	cmp	sl, r7
 800159c:	d00f      	beq.n	80015be <__ledf2+0x5a>
 800159e:	2900      	cmp	r1, #0
 80015a0:	d12b      	bne.n	80015fa <__ledf2+0x96>
 80015a2:	9901      	ldr	r1, [sp, #4]
 80015a4:	430c      	orrs	r4, r1
 80015a6:	4651      	mov	r1, sl
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d137      	bne.n	800161c <__ledf2+0xb8>
 80015ac:	4332      	orrs	r2, r6
 80015ae:	d038      	beq.n	8001622 <__ledf2+0xbe>
 80015b0:	2c00      	cmp	r4, #0
 80015b2:	d144      	bne.n	800163e <__ledf2+0xda>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d119      	bne.n	80015ec <__ledf2+0x88>
 80015b8:	2001      	movs	r0, #1
 80015ba:	4240      	negs	r0, r0
 80015bc:	e016      	b.n	80015ec <__ledf2+0x88>
 80015be:	4316      	orrs	r6, r2
 80015c0:	d113      	bne.n	80015ea <__ledf2+0x86>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d102      	bne.n	80015cc <__ledf2+0x68>
 80015c6:	9f01      	ldr	r7, [sp, #4]
 80015c8:	4327      	orrs	r7, r4
 80015ca:	d0f3      	beq.n	80015b4 <__ledf2+0x50>
 80015cc:	4584      	cmp	ip, r0
 80015ce:	d020      	beq.n	8001612 <__ledf2+0xae>
 80015d0:	4663      	mov	r3, ip
 80015d2:	2002      	movs	r0, #2
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4018      	ands	r0, r3
 80015d8:	3801      	subs	r0, #1
 80015da:	e007      	b.n	80015ec <__ledf2+0x88>
 80015dc:	9f01      	ldr	r7, [sp, #4]
 80015de:	4327      	orrs	r7, r4
 80015e0:	d103      	bne.n	80015ea <__ledf2+0x86>
 80015e2:	458a      	cmp	sl, r1
 80015e4:	d1f4      	bne.n	80015d0 <__ledf2+0x6c>
 80015e6:	4316      	orrs	r6, r2
 80015e8:	d01f      	beq.n	800162a <__ledf2+0xc6>
 80015ea:	2002      	movs	r0, #2
 80015ec:	b003      	add	sp, #12
 80015ee:	bcf0      	pop	{r4, r5, r6, r7}
 80015f0:	46bb      	mov	fp, r7
 80015f2:	46b2      	mov	sl, r6
 80015f4:	46a9      	mov	r9, r5
 80015f6:	46a0      	mov	r8, r4
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fa:	4654      	mov	r4, sl
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d0e7      	beq.n	80015d0 <__ledf2+0x6c>
 8001600:	4584      	cmp	ip, r0
 8001602:	d1e5      	bne.n	80015d0 <__ledf2+0x6c>
 8001604:	4551      	cmp	r1, sl
 8001606:	dce3      	bgt.n	80015d0 <__ledf2+0x6c>
 8001608:	db03      	blt.n	8001612 <__ledf2+0xae>
 800160a:	9b01      	ldr	r3, [sp, #4]
 800160c:	42b3      	cmp	r3, r6
 800160e:	d8df      	bhi.n	80015d0 <__ledf2+0x6c>
 8001610:	d00f      	beq.n	8001632 <__ledf2+0xce>
 8001612:	4663      	mov	r3, ip
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0cf      	beq.n	80015b8 <__ledf2+0x54>
 8001618:	4660      	mov	r0, ip
 800161a:	e7e7      	b.n	80015ec <__ledf2+0x88>
 800161c:	2c00      	cmp	r4, #0
 800161e:	d0c9      	beq.n	80015b4 <__ledf2+0x50>
 8001620:	e7d4      	b.n	80015cc <__ledf2+0x68>
 8001622:	2000      	movs	r0, #0
 8001624:	2c00      	cmp	r4, #0
 8001626:	d0e1      	beq.n	80015ec <__ledf2+0x88>
 8001628:	e7d2      	b.n	80015d0 <__ledf2+0x6c>
 800162a:	4584      	cmp	ip, r0
 800162c:	d1d0      	bne.n	80015d0 <__ledf2+0x6c>
 800162e:	2000      	movs	r0, #0
 8001630:	e7dc      	b.n	80015ec <__ledf2+0x88>
 8001632:	45c8      	cmp	r8, r9
 8001634:	d8cc      	bhi.n	80015d0 <__ledf2+0x6c>
 8001636:	2000      	movs	r0, #0
 8001638:	45c8      	cmp	r8, r9
 800163a:	d2d7      	bcs.n	80015ec <__ledf2+0x88>
 800163c:	e7e9      	b.n	8001612 <__ledf2+0xae>
 800163e:	4584      	cmp	ip, r0
 8001640:	d0e3      	beq.n	800160a <__ledf2+0xa6>
 8001642:	e7c5      	b.n	80015d0 <__ledf2+0x6c>
 8001644:	000007ff 	.word	0x000007ff

08001648 <__aeabi_dmul>:
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	4657      	mov	r7, sl
 800164c:	46de      	mov	lr, fp
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	b5e0      	push	{r5, r6, r7, lr}
 8001654:	001f      	movs	r7, r3
 8001656:	030b      	lsls	r3, r1, #12
 8001658:	0b1b      	lsrs	r3, r3, #12
 800165a:	0016      	movs	r6, r2
 800165c:	469a      	mov	sl, r3
 800165e:	0fca      	lsrs	r2, r1, #31
 8001660:	004b      	lsls	r3, r1, #1
 8001662:	0004      	movs	r4, r0
 8001664:	4693      	mov	fp, r2
 8001666:	b087      	sub	sp, #28
 8001668:	0d5b      	lsrs	r3, r3, #21
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x26>
 800166c:	e0d5      	b.n	800181a <__aeabi_dmul+0x1d2>
 800166e:	4abb      	ldr	r2, [pc, #748]	@ (800195c <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x2e>
 8001674:	e0f8      	b.n	8001868 <__aeabi_dmul+0x220>
 8001676:	4651      	mov	r1, sl
 8001678:	0f42      	lsrs	r2, r0, #29
 800167a:	00c9      	lsls	r1, r1, #3
 800167c:	430a      	orrs	r2, r1
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	4311      	orrs	r1, r2
 8001684:	00c2      	lsls	r2, r0, #3
 8001686:	4691      	mov	r9, r2
 8001688:	4ab5      	ldr	r2, [pc, #724]	@ (8001960 <__aeabi_dmul+0x318>)
 800168a:	468a      	mov	sl, r1
 800168c:	189d      	adds	r5, r3, r2
 800168e:	2300      	movs	r3, #0
 8001690:	4698      	mov	r8, r3
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	033c      	lsls	r4, r7, #12
 8001696:	007b      	lsls	r3, r7, #1
 8001698:	0ffa      	lsrs	r2, r7, #31
 800169a:	0030      	movs	r0, r6
 800169c:	0b24      	lsrs	r4, r4, #12
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x5e>
 80016a4:	e096      	b.n	80017d4 <__aeabi_dmul+0x18c>
 80016a6:	4aad      	ldr	r2, [pc, #692]	@ (800195c <__aeabi_dmul+0x314>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d031      	beq.n	8001710 <__aeabi_dmul+0xc8>
 80016ac:	0f72      	lsrs	r2, r6, #29
 80016ae:	00e4      	lsls	r4, r4, #3
 80016b0:	4322      	orrs	r2, r4
 80016b2:	2480      	movs	r4, #128	@ 0x80
 80016b4:	0424      	lsls	r4, r4, #16
 80016b6:	4314      	orrs	r4, r2
 80016b8:	4aa9      	ldr	r2, [pc, #676]	@ (8001960 <__aeabi_dmul+0x318>)
 80016ba:	00f0      	lsls	r0, r6, #3
 80016bc:	4694      	mov	ip, r2
 80016be:	4463      	add	r3, ip
 80016c0:	195b      	adds	r3, r3, r5
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	4642      	mov	r2, r8
 80016c8:	2600      	movs	r6, #0
 80016ca:	2a0a      	cmp	r2, #10
 80016cc:	dc42      	bgt.n	8001754 <__aeabi_dmul+0x10c>
 80016ce:	465a      	mov	r2, fp
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	404a      	eors	r2, r1
 80016d4:	4693      	mov	fp, r2
 80016d6:	4642      	mov	r2, r8
 80016d8:	2a02      	cmp	r2, #2
 80016da:	dc32      	bgt.n	8001742 <__aeabi_dmul+0xfa>
 80016dc:	3a01      	subs	r2, #1
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d900      	bls.n	80016e4 <__aeabi_dmul+0x9c>
 80016e2:	e149      	b.n	8001978 <__aeabi_dmul+0x330>
 80016e4:	2e02      	cmp	r6, #2
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0xa2>
 80016e8:	e0ca      	b.n	8001880 <__aeabi_dmul+0x238>
 80016ea:	2e01      	cmp	r6, #1
 80016ec:	d13d      	bne.n	800176a <__aeabi_dmul+0x122>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2200      	movs	r2, #0
 80016f4:	0010      	movs	r0, r2
 80016f6:	465a      	mov	r2, fp
 80016f8:	051b      	lsls	r3, r3, #20
 80016fa:	4323      	orrs	r3, r4
 80016fc:	07d2      	lsls	r2, r2, #31
 80016fe:	4313      	orrs	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	b007      	add	sp, #28
 8001704:	bcf0      	pop	{r4, r5, r6, r7}
 8001706:	46bb      	mov	fp, r7
 8001708:	46b2      	mov	sl, r6
 800170a:	46a9      	mov	r9, r5
 800170c:	46a0      	mov	r8, r4
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	4b92      	ldr	r3, [pc, #584]	@ (800195c <__aeabi_dmul+0x314>)
 8001712:	4326      	orrs	r6, r4
 8001714:	18eb      	adds	r3, r5, r3
 8001716:	2e00      	cmp	r6, #0
 8001718:	d100      	bne.n	800171c <__aeabi_dmul+0xd4>
 800171a:	e0bb      	b.n	8001894 <__aeabi_dmul+0x24c>
 800171c:	2203      	movs	r2, #3
 800171e:	4641      	mov	r1, r8
 8001720:	4311      	orrs	r1, r2
 8001722:	465a      	mov	r2, fp
 8001724:	4688      	mov	r8, r1
 8001726:	9900      	ldr	r1, [sp, #0]
 8001728:	404a      	eors	r2, r1
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	0109      	lsls	r1, r1, #4
 800172e:	468c      	mov	ip, r1
 8001730:	0029      	movs	r1, r5
 8001732:	4461      	add	r1, ip
 8001734:	9101      	str	r1, [sp, #4]
 8001736:	4641      	mov	r1, r8
 8001738:	290a      	cmp	r1, #10
 800173a:	dd00      	ble.n	800173e <__aeabi_dmul+0xf6>
 800173c:	e233      	b.n	8001ba6 <__aeabi_dmul+0x55e>
 800173e:	4693      	mov	fp, r2
 8001740:	2603      	movs	r6, #3
 8001742:	4642      	mov	r2, r8
 8001744:	2701      	movs	r7, #1
 8001746:	4097      	lsls	r7, r2
 8001748:	21a6      	movs	r1, #166	@ 0xa6
 800174a:	003a      	movs	r2, r7
 800174c:	00c9      	lsls	r1, r1, #3
 800174e:	400a      	ands	r2, r1
 8001750:	420f      	tst	r7, r1
 8001752:	d031      	beq.n	80017b8 <__aeabi_dmul+0x170>
 8001754:	9e02      	ldr	r6, [sp, #8]
 8001756:	2e02      	cmp	r6, #2
 8001758:	d100      	bne.n	800175c <__aeabi_dmul+0x114>
 800175a:	e235      	b.n	8001bc8 <__aeabi_dmul+0x580>
 800175c:	2e03      	cmp	r6, #3
 800175e:	d100      	bne.n	8001762 <__aeabi_dmul+0x11a>
 8001760:	e1d2      	b.n	8001b08 <__aeabi_dmul+0x4c0>
 8001762:	4654      	mov	r4, sl
 8001764:	4648      	mov	r0, r9
 8001766:	2e01      	cmp	r6, #1
 8001768:	d0c1      	beq.n	80016ee <__aeabi_dmul+0xa6>
 800176a:	9a01      	ldr	r2, [sp, #4]
 800176c:	4b7d      	ldr	r3, [pc, #500]	@ (8001964 <__aeabi_dmul+0x31c>)
 800176e:	4694      	mov	ip, r2
 8001770:	4463      	add	r3, ip
 8001772:	2b00      	cmp	r3, #0
 8001774:	dc00      	bgt.n	8001778 <__aeabi_dmul+0x130>
 8001776:	e0c0      	b.n	80018fa <__aeabi_dmul+0x2b2>
 8001778:	0742      	lsls	r2, r0, #29
 800177a:	d009      	beq.n	8001790 <__aeabi_dmul+0x148>
 800177c:	220f      	movs	r2, #15
 800177e:	4002      	ands	r2, r0
 8001780:	2a04      	cmp	r2, #4
 8001782:	d005      	beq.n	8001790 <__aeabi_dmul+0x148>
 8001784:	1d02      	adds	r2, r0, #4
 8001786:	4282      	cmp	r2, r0
 8001788:	4180      	sbcs	r0, r0
 800178a:	4240      	negs	r0, r0
 800178c:	1824      	adds	r4, r4, r0
 800178e:	0010      	movs	r0, r2
 8001790:	01e2      	lsls	r2, r4, #7
 8001792:	d506      	bpl.n	80017a2 <__aeabi_dmul+0x15a>
 8001794:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <__aeabi_dmul+0x320>)
 8001796:	9a01      	ldr	r2, [sp, #4]
 8001798:	401c      	ands	r4, r3
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4694      	mov	ip, r2
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4463      	add	r3, ip
 80017a2:	4a72      	ldr	r2, [pc, #456]	@ (800196c <__aeabi_dmul+0x324>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	dc6b      	bgt.n	8001880 <__aeabi_dmul+0x238>
 80017a8:	0762      	lsls	r2, r4, #29
 80017aa:	08c0      	lsrs	r0, r0, #3
 80017ac:	0264      	lsls	r4, r4, #9
 80017ae:	055b      	lsls	r3, r3, #21
 80017b0:	4302      	orrs	r2, r0
 80017b2:	0b24      	lsrs	r4, r4, #12
 80017b4:	0d5b      	lsrs	r3, r3, #21
 80017b6:	e79d      	b.n	80016f4 <__aeabi_dmul+0xac>
 80017b8:	2190      	movs	r1, #144	@ 0x90
 80017ba:	0089      	lsls	r1, r1, #2
 80017bc:	420f      	tst	r7, r1
 80017be:	d163      	bne.n	8001888 <__aeabi_dmul+0x240>
 80017c0:	2288      	movs	r2, #136	@ 0x88
 80017c2:	423a      	tst	r2, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dmul+0x180>
 80017c6:	e0d7      	b.n	8001978 <__aeabi_dmul+0x330>
 80017c8:	9b00      	ldr	r3, [sp, #0]
 80017ca:	46a2      	mov	sl, r4
 80017cc:	469b      	mov	fp, r3
 80017ce:	4681      	mov	r9, r0
 80017d0:	9602      	str	r6, [sp, #8]
 80017d2:	e7bf      	b.n	8001754 <__aeabi_dmul+0x10c>
 80017d4:	0023      	movs	r3, r4
 80017d6:	4333      	orrs	r3, r6
 80017d8:	d100      	bne.n	80017dc <__aeabi_dmul+0x194>
 80017da:	e07f      	b.n	80018dc <__aeabi_dmul+0x294>
 80017dc:	2c00      	cmp	r4, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x19a>
 80017e0:	e1ad      	b.n	8001b3e <__aeabi_dmul+0x4f6>
 80017e2:	0020      	movs	r0, r4
 80017e4:	f7fe fe60 	bl	80004a8 <__clzsi2>
 80017e8:	0002      	movs	r2, r0
 80017ea:	0003      	movs	r3, r0
 80017ec:	3a0b      	subs	r2, #11
 80017ee:	201d      	movs	r0, #29
 80017f0:	0019      	movs	r1, r3
 80017f2:	1a82      	subs	r2, r0, r2
 80017f4:	0030      	movs	r0, r6
 80017f6:	3908      	subs	r1, #8
 80017f8:	40d0      	lsrs	r0, r2
 80017fa:	408c      	lsls	r4, r1
 80017fc:	4304      	orrs	r4, r0
 80017fe:	0030      	movs	r0, r6
 8001800:	4088      	lsls	r0, r1
 8001802:	4a5b      	ldr	r2, [pc, #364]	@ (8001970 <__aeabi_dmul+0x328>)
 8001804:	1aeb      	subs	r3, r5, r3
 8001806:	4694      	mov	ip, r2
 8001808:	4463      	add	r3, ip
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	4642      	mov	r2, r8
 8001810:	2600      	movs	r6, #0
 8001812:	2a0a      	cmp	r2, #10
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dmul+0x1d0>
 8001816:	e75a      	b.n	80016ce <__aeabi_dmul+0x86>
 8001818:	e79c      	b.n	8001754 <__aeabi_dmul+0x10c>
 800181a:	4653      	mov	r3, sl
 800181c:	4303      	orrs	r3, r0
 800181e:	4699      	mov	r9, r3
 8001820:	d054      	beq.n	80018cc <__aeabi_dmul+0x284>
 8001822:	4653      	mov	r3, sl
 8001824:	2b00      	cmp	r3, #0
 8001826:	d100      	bne.n	800182a <__aeabi_dmul+0x1e2>
 8001828:	e177      	b.n	8001b1a <__aeabi_dmul+0x4d2>
 800182a:	4650      	mov	r0, sl
 800182c:	f7fe fe3c 	bl	80004a8 <__clzsi2>
 8001830:	230b      	movs	r3, #11
 8001832:	425b      	negs	r3, r3
 8001834:	469c      	mov	ip, r3
 8001836:	0002      	movs	r2, r0
 8001838:	4484      	add	ip, r0
 800183a:	0011      	movs	r1, r2
 800183c:	4650      	mov	r0, sl
 800183e:	3908      	subs	r1, #8
 8001840:	4088      	lsls	r0, r1
 8001842:	231d      	movs	r3, #29
 8001844:	4680      	mov	r8, r0
 8001846:	4660      	mov	r0, ip
 8001848:	1a1b      	subs	r3, r3, r0
 800184a:	0020      	movs	r0, r4
 800184c:	40d8      	lsrs	r0, r3
 800184e:	0003      	movs	r3, r0
 8001850:	4640      	mov	r0, r8
 8001852:	4303      	orrs	r3, r0
 8001854:	469a      	mov	sl, r3
 8001856:	0023      	movs	r3, r4
 8001858:	408b      	lsls	r3, r1
 800185a:	4699      	mov	r9, r3
 800185c:	2300      	movs	r3, #0
 800185e:	4d44      	ldr	r5, [pc, #272]	@ (8001970 <__aeabi_dmul+0x328>)
 8001860:	4698      	mov	r8, r3
 8001862:	1aad      	subs	r5, r5, r2
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	e715      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001868:	4652      	mov	r2, sl
 800186a:	4302      	orrs	r2, r0
 800186c:	4691      	mov	r9, r2
 800186e:	d126      	bne.n	80018be <__aeabi_dmul+0x276>
 8001870:	2200      	movs	r2, #0
 8001872:	001d      	movs	r5, r3
 8001874:	2302      	movs	r3, #2
 8001876:	4692      	mov	sl, r2
 8001878:	3208      	adds	r2, #8
 800187a:	4690      	mov	r8, r2
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	e709      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001880:	2400      	movs	r4, #0
 8001882:	2200      	movs	r2, #0
 8001884:	4b35      	ldr	r3, [pc, #212]	@ (800195c <__aeabi_dmul+0x314>)
 8001886:	e735      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001888:	2300      	movs	r3, #0
 800188a:	2480      	movs	r4, #128	@ 0x80
 800188c:	469b      	mov	fp, r3
 800188e:	0324      	lsls	r4, r4, #12
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <__aeabi_dmul+0x314>)
 8001892:	e72f      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001894:	2202      	movs	r2, #2
 8001896:	4641      	mov	r1, r8
 8001898:	4311      	orrs	r1, r2
 800189a:	2280      	movs	r2, #128	@ 0x80
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	4694      	mov	ip, r2
 80018a0:	002a      	movs	r2, r5
 80018a2:	4462      	add	r2, ip
 80018a4:	4688      	mov	r8, r1
 80018a6:	9201      	str	r2, [sp, #4]
 80018a8:	290a      	cmp	r1, #10
 80018aa:	dd00      	ble.n	80018ae <__aeabi_dmul+0x266>
 80018ac:	e752      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018ae:	465a      	mov	r2, fp
 80018b0:	2000      	movs	r0, #0
 80018b2:	9900      	ldr	r1, [sp, #0]
 80018b4:	0004      	movs	r4, r0
 80018b6:	404a      	eors	r2, r1
 80018b8:	4693      	mov	fp, r2
 80018ba:	2602      	movs	r6, #2
 80018bc:	e70b      	b.n	80016d6 <__aeabi_dmul+0x8e>
 80018be:	220c      	movs	r2, #12
 80018c0:	001d      	movs	r5, r3
 80018c2:	2303      	movs	r3, #3
 80018c4:	4681      	mov	r9, r0
 80018c6:	4690      	mov	r8, r2
 80018c8:	9302      	str	r3, [sp, #8]
 80018ca:	e6e3      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018cc:	2300      	movs	r3, #0
 80018ce:	469a      	mov	sl, r3
 80018d0:	3304      	adds	r3, #4
 80018d2:	4698      	mov	r8, r3
 80018d4:	3b03      	subs	r3, #3
 80018d6:	2500      	movs	r5, #0
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	e6db      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018dc:	4642      	mov	r2, r8
 80018de:	3301      	adds	r3, #1
 80018e0:	431a      	orrs	r2, r3
 80018e2:	002b      	movs	r3, r5
 80018e4:	4690      	mov	r8, r2
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	9201      	str	r2, [sp, #4]
 80018ea:	4642      	mov	r2, r8
 80018ec:	2400      	movs	r4, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	2601      	movs	r6, #1
 80018f2:	2a0a      	cmp	r2, #10
 80018f4:	dc00      	bgt.n	80018f8 <__aeabi_dmul+0x2b0>
 80018f6:	e6ea      	b.n	80016ce <__aeabi_dmul+0x86>
 80018f8:	e72c      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018fa:	2201      	movs	r2, #1
 80018fc:	1ad2      	subs	r2, r2, r3
 80018fe:	2a38      	cmp	r2, #56	@ 0x38
 8001900:	dd00      	ble.n	8001904 <__aeabi_dmul+0x2bc>
 8001902:	e6f4      	b.n	80016ee <__aeabi_dmul+0xa6>
 8001904:	2a1f      	cmp	r2, #31
 8001906:	dc00      	bgt.n	800190a <__aeabi_dmul+0x2c2>
 8001908:	e12a      	b.n	8001b60 <__aeabi_dmul+0x518>
 800190a:	211f      	movs	r1, #31
 800190c:	4249      	negs	r1, r1
 800190e:	1acb      	subs	r3, r1, r3
 8001910:	0021      	movs	r1, r4
 8001912:	40d9      	lsrs	r1, r3
 8001914:	000b      	movs	r3, r1
 8001916:	2a20      	cmp	r2, #32
 8001918:	d005      	beq.n	8001926 <__aeabi_dmul+0x2de>
 800191a:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <__aeabi_dmul+0x32c>)
 800191c:	9d01      	ldr	r5, [sp, #4]
 800191e:	4694      	mov	ip, r2
 8001920:	4465      	add	r5, ip
 8001922:	40ac      	lsls	r4, r5
 8001924:	4320      	orrs	r0, r4
 8001926:	1e42      	subs	r2, r0, #1
 8001928:	4190      	sbcs	r0, r2
 800192a:	4318      	orrs	r0, r3
 800192c:	2307      	movs	r3, #7
 800192e:	0019      	movs	r1, r3
 8001930:	2400      	movs	r4, #0
 8001932:	4001      	ands	r1, r0
 8001934:	4203      	tst	r3, r0
 8001936:	d00c      	beq.n	8001952 <__aeabi_dmul+0x30a>
 8001938:	230f      	movs	r3, #15
 800193a:	4003      	ands	r3, r0
 800193c:	2b04      	cmp	r3, #4
 800193e:	d100      	bne.n	8001942 <__aeabi_dmul+0x2fa>
 8001940:	e140      	b.n	8001bc4 <__aeabi_dmul+0x57c>
 8001942:	1d03      	adds	r3, r0, #4
 8001944:	4283      	cmp	r3, r0
 8001946:	41a4      	sbcs	r4, r4
 8001948:	0018      	movs	r0, r3
 800194a:	4264      	negs	r4, r4
 800194c:	0761      	lsls	r1, r4, #29
 800194e:	0264      	lsls	r4, r4, #9
 8001950:	0b24      	lsrs	r4, r4, #12
 8001952:	08c2      	lsrs	r2, r0, #3
 8001954:	2300      	movs	r3, #0
 8001956:	430a      	orrs	r2, r1
 8001958:	e6cc      	b.n	80016f4 <__aeabi_dmul+0xac>
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff
 8001960:	fffffc01 	.word	0xfffffc01
 8001964:	000003ff 	.word	0x000003ff
 8001968:	feffffff 	.word	0xfeffffff
 800196c:	000007fe 	.word	0x000007fe
 8001970:	fffffc0d 	.word	0xfffffc0d
 8001974:	0000043e 	.word	0x0000043e
 8001978:	4649      	mov	r1, r9
 800197a:	464a      	mov	r2, r9
 800197c:	0409      	lsls	r1, r1, #16
 800197e:	0c09      	lsrs	r1, r1, #16
 8001980:	000d      	movs	r5, r1
 8001982:	0c16      	lsrs	r6, r2, #16
 8001984:	0c02      	lsrs	r2, r0, #16
 8001986:	0400      	lsls	r0, r0, #16
 8001988:	0c00      	lsrs	r0, r0, #16
 800198a:	4345      	muls	r5, r0
 800198c:	46ac      	mov	ip, r5
 800198e:	0005      	movs	r5, r0
 8001990:	4375      	muls	r5, r6
 8001992:	46a8      	mov	r8, r5
 8001994:	0015      	movs	r5, r2
 8001996:	000f      	movs	r7, r1
 8001998:	4375      	muls	r5, r6
 800199a:	9200      	str	r2, [sp, #0]
 800199c:	9502      	str	r5, [sp, #8]
 800199e:	002a      	movs	r2, r5
 80019a0:	9d00      	ldr	r5, [sp, #0]
 80019a2:	436f      	muls	r7, r5
 80019a4:	4665      	mov	r5, ip
 80019a6:	0c2d      	lsrs	r5, r5, #16
 80019a8:	46a9      	mov	r9, r5
 80019aa:	4447      	add	r7, r8
 80019ac:	444f      	add	r7, r9
 80019ae:	45b8      	cmp	r8, r7
 80019b0:	d905      	bls.n	80019be <__aeabi_dmul+0x376>
 80019b2:	0015      	movs	r5, r2
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0252      	lsls	r2, r2, #9
 80019b8:	4690      	mov	r8, r2
 80019ba:	4445      	add	r5, r8
 80019bc:	9502      	str	r5, [sp, #8]
 80019be:	0c3d      	lsrs	r5, r7, #16
 80019c0:	9503      	str	r5, [sp, #12]
 80019c2:	4665      	mov	r5, ip
 80019c4:	042d      	lsls	r5, r5, #16
 80019c6:	043f      	lsls	r7, r7, #16
 80019c8:	0c2d      	lsrs	r5, r5, #16
 80019ca:	46ac      	mov	ip, r5
 80019cc:	003d      	movs	r5, r7
 80019ce:	4465      	add	r5, ip
 80019d0:	9504      	str	r5, [sp, #16]
 80019d2:	0c25      	lsrs	r5, r4, #16
 80019d4:	0424      	lsls	r4, r4, #16
 80019d6:	0c24      	lsrs	r4, r4, #16
 80019d8:	46ac      	mov	ip, r5
 80019da:	0025      	movs	r5, r4
 80019dc:	4375      	muls	r5, r6
 80019de:	46a8      	mov	r8, r5
 80019e0:	4665      	mov	r5, ip
 80019e2:	000f      	movs	r7, r1
 80019e4:	4369      	muls	r1, r5
 80019e6:	4441      	add	r1, r8
 80019e8:	4689      	mov	r9, r1
 80019ea:	4367      	muls	r7, r4
 80019ec:	0c39      	lsrs	r1, r7, #16
 80019ee:	4449      	add	r1, r9
 80019f0:	436e      	muls	r6, r5
 80019f2:	4588      	cmp	r8, r1
 80019f4:	d903      	bls.n	80019fe <__aeabi_dmul+0x3b6>
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0252      	lsls	r2, r2, #9
 80019fa:	4690      	mov	r8, r2
 80019fc:	4446      	add	r6, r8
 80019fe:	0c0d      	lsrs	r5, r1, #16
 8001a00:	46a8      	mov	r8, r5
 8001a02:	0035      	movs	r5, r6
 8001a04:	4445      	add	r5, r8
 8001a06:	9505      	str	r5, [sp, #20]
 8001a08:	9d03      	ldr	r5, [sp, #12]
 8001a0a:	043f      	lsls	r7, r7, #16
 8001a0c:	46a8      	mov	r8, r5
 8001a0e:	0c3f      	lsrs	r7, r7, #16
 8001a10:	0409      	lsls	r1, r1, #16
 8001a12:	19c9      	adds	r1, r1, r7
 8001a14:	4488      	add	r8, r1
 8001a16:	4645      	mov	r5, r8
 8001a18:	9503      	str	r5, [sp, #12]
 8001a1a:	4655      	mov	r5, sl
 8001a1c:	042e      	lsls	r6, r5, #16
 8001a1e:	0c36      	lsrs	r6, r6, #16
 8001a20:	0c2f      	lsrs	r7, r5, #16
 8001a22:	0035      	movs	r5, r6
 8001a24:	4345      	muls	r5, r0
 8001a26:	4378      	muls	r0, r7
 8001a28:	4681      	mov	r9, r0
 8001a2a:	0038      	movs	r0, r7
 8001a2c:	46a8      	mov	r8, r5
 8001a2e:	0c2d      	lsrs	r5, r5, #16
 8001a30:	46aa      	mov	sl, r5
 8001a32:	9a00      	ldr	r2, [sp, #0]
 8001a34:	4350      	muls	r0, r2
 8001a36:	4372      	muls	r2, r6
 8001a38:	444a      	add	r2, r9
 8001a3a:	4452      	add	r2, sl
 8001a3c:	4591      	cmp	r9, r2
 8001a3e:	d903      	bls.n	8001a48 <__aeabi_dmul+0x400>
 8001a40:	2580      	movs	r5, #128	@ 0x80
 8001a42:	026d      	lsls	r5, r5, #9
 8001a44:	46a9      	mov	r9, r5
 8001a46:	4448      	add	r0, r9
 8001a48:	0c15      	lsrs	r5, r2, #16
 8001a4a:	46a9      	mov	r9, r5
 8001a4c:	4645      	mov	r5, r8
 8001a4e:	042d      	lsls	r5, r5, #16
 8001a50:	0c2d      	lsrs	r5, r5, #16
 8001a52:	46a8      	mov	r8, r5
 8001a54:	4665      	mov	r5, ip
 8001a56:	437d      	muls	r5, r7
 8001a58:	0412      	lsls	r2, r2, #16
 8001a5a:	4448      	add	r0, r9
 8001a5c:	4490      	add	r8, r2
 8001a5e:	46a9      	mov	r9, r5
 8001a60:	0032      	movs	r2, r6
 8001a62:	4665      	mov	r5, ip
 8001a64:	4362      	muls	r2, r4
 8001a66:	436e      	muls	r6, r5
 8001a68:	437c      	muls	r4, r7
 8001a6a:	0c17      	lsrs	r7, r2, #16
 8001a6c:	1936      	adds	r6, r6, r4
 8001a6e:	19bf      	adds	r7, r7, r6
 8001a70:	42bc      	cmp	r4, r7
 8001a72:	d903      	bls.n	8001a7c <__aeabi_dmul+0x434>
 8001a74:	2480      	movs	r4, #128	@ 0x80
 8001a76:	0264      	lsls	r4, r4, #9
 8001a78:	46a4      	mov	ip, r4
 8001a7a:	44e1      	add	r9, ip
 8001a7c:	9c02      	ldr	r4, [sp, #8]
 8001a7e:	9e03      	ldr	r6, [sp, #12]
 8001a80:	46a4      	mov	ip, r4
 8001a82:	9d05      	ldr	r5, [sp, #20]
 8001a84:	4466      	add	r6, ip
 8001a86:	428e      	cmp	r6, r1
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	46ac      	mov	ip, r5
 8001a8c:	0412      	lsls	r2, r2, #16
 8001a8e:	043c      	lsls	r4, r7, #16
 8001a90:	0c12      	lsrs	r2, r2, #16
 8001a92:	18a2      	adds	r2, r4, r2
 8001a94:	4462      	add	r2, ip
 8001a96:	4249      	negs	r1, r1
 8001a98:	1854      	adds	r4, r2, r1
 8001a9a:	4446      	add	r6, r8
 8001a9c:	46a4      	mov	ip, r4
 8001a9e:	4546      	cmp	r6, r8
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4682      	mov	sl, r0
 8001aa4:	4264      	negs	r4, r4
 8001aa6:	46a0      	mov	r8, r4
 8001aa8:	42aa      	cmp	r2, r5
 8001aaa:	4192      	sbcs	r2, r2
 8001aac:	458c      	cmp	ip, r1
 8001aae:	4189      	sbcs	r1, r1
 8001ab0:	44e2      	add	sl, ip
 8001ab2:	44d0      	add	r8, sl
 8001ab4:	4249      	negs	r1, r1
 8001ab6:	4252      	negs	r2, r2
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	45a0      	cmp	r8, r4
 8001abc:	41a4      	sbcs	r4, r4
 8001abe:	4582      	cmp	sl, r0
 8001ac0:	4189      	sbcs	r1, r1
 8001ac2:	4264      	negs	r4, r4
 8001ac4:	4249      	negs	r1, r1
 8001ac6:	430c      	orrs	r4, r1
 8001ac8:	4641      	mov	r1, r8
 8001aca:	0c3f      	lsrs	r7, r7, #16
 8001acc:	19d2      	adds	r2, r2, r7
 8001ace:	1912      	adds	r2, r2, r4
 8001ad0:	0dcc      	lsrs	r4, r1, #23
 8001ad2:	9904      	ldr	r1, [sp, #16]
 8001ad4:	0270      	lsls	r0, r6, #9
 8001ad6:	4308      	orrs	r0, r1
 8001ad8:	1e41      	subs	r1, r0, #1
 8001ada:	4188      	sbcs	r0, r1
 8001adc:	4641      	mov	r1, r8
 8001ade:	444a      	add	r2, r9
 8001ae0:	0df6      	lsrs	r6, r6, #23
 8001ae2:	0252      	lsls	r2, r2, #9
 8001ae4:	4330      	orrs	r0, r6
 8001ae6:	0249      	lsls	r1, r1, #9
 8001ae8:	4314      	orrs	r4, r2
 8001aea:	4308      	orrs	r0, r1
 8001aec:	01d2      	lsls	r2, r2, #7
 8001aee:	d535      	bpl.n	8001b5c <__aeabi_dmul+0x514>
 8001af0:	2201      	movs	r2, #1
 8001af2:	0843      	lsrs	r3, r0, #1
 8001af4:	4002      	ands	r2, r0
 8001af6:	4313      	orrs	r3, r2
 8001af8:	07e0      	lsls	r0, r4, #31
 8001afa:	4318      	orrs	r0, r3
 8001afc:	0864      	lsrs	r4, r4, #1
 8001afe:	e634      	b.n	800176a <__aeabi_dmul+0x122>
 8001b00:	9b00      	ldr	r3, [sp, #0]
 8001b02:	46a2      	mov	sl, r4
 8001b04:	469b      	mov	fp, r3
 8001b06:	4681      	mov	r9, r0
 8001b08:	2480      	movs	r4, #128	@ 0x80
 8001b0a:	4653      	mov	r3, sl
 8001b0c:	0324      	lsls	r4, r4, #12
 8001b0e:	431c      	orrs	r4, r3
 8001b10:	0324      	lsls	r4, r4, #12
 8001b12:	464a      	mov	r2, r9
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	e5ec      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001b1a:	f7fe fcc5 	bl	80004a8 <__clzsi2>
 8001b1e:	2315      	movs	r3, #21
 8001b20:	469c      	mov	ip, r3
 8001b22:	4484      	add	ip, r0
 8001b24:	0002      	movs	r2, r0
 8001b26:	4663      	mov	r3, ip
 8001b28:	3220      	adds	r2, #32
 8001b2a:	2b1c      	cmp	r3, #28
 8001b2c:	dc00      	bgt.n	8001b30 <__aeabi_dmul+0x4e8>
 8001b2e:	e684      	b.n	800183a <__aeabi_dmul+0x1f2>
 8001b30:	2300      	movs	r3, #0
 8001b32:	4699      	mov	r9, r3
 8001b34:	0023      	movs	r3, r4
 8001b36:	3808      	subs	r0, #8
 8001b38:	4083      	lsls	r3, r0
 8001b3a:	469a      	mov	sl, r3
 8001b3c:	e68e      	b.n	800185c <__aeabi_dmul+0x214>
 8001b3e:	f7fe fcb3 	bl	80004a8 <__clzsi2>
 8001b42:	0002      	movs	r2, r0
 8001b44:	0003      	movs	r3, r0
 8001b46:	3215      	adds	r2, #21
 8001b48:	3320      	adds	r3, #32
 8001b4a:	2a1c      	cmp	r2, #28
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_dmul+0x508>
 8001b4e:	e64e      	b.n	80017ee <__aeabi_dmul+0x1a6>
 8001b50:	0002      	movs	r2, r0
 8001b52:	0034      	movs	r4, r6
 8001b54:	3a08      	subs	r2, #8
 8001b56:	2000      	movs	r0, #0
 8001b58:	4094      	lsls	r4, r2
 8001b5a:	e652      	b.n	8001802 <__aeabi_dmul+0x1ba>
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	e604      	b.n	800176a <__aeabi_dmul+0x122>
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <__aeabi_dmul+0x58c>)
 8001b62:	0021      	movs	r1, r4
 8001b64:	469c      	mov	ip, r3
 8001b66:	0003      	movs	r3, r0
 8001b68:	9d01      	ldr	r5, [sp, #4]
 8001b6a:	40d3      	lsrs	r3, r2
 8001b6c:	4465      	add	r5, ip
 8001b6e:	40a9      	lsls	r1, r5
 8001b70:	4319      	orrs	r1, r3
 8001b72:	0003      	movs	r3, r0
 8001b74:	40ab      	lsls	r3, r5
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	4183      	sbcs	r3, r0
 8001b7a:	4319      	orrs	r1, r3
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	40d4      	lsrs	r4, r2
 8001b80:	074b      	lsls	r3, r1, #29
 8001b82:	d009      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b84:	230f      	movs	r3, #15
 8001b86:	400b      	ands	r3, r1
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d005      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b8c:	1d0b      	adds	r3, r1, #4
 8001b8e:	428b      	cmp	r3, r1
 8001b90:	4180      	sbcs	r0, r0
 8001b92:	4240      	negs	r0, r0
 8001b94:	1824      	adds	r4, r4, r0
 8001b96:	0018      	movs	r0, r3
 8001b98:	0223      	lsls	r3, r4, #8
 8001b9a:	d400      	bmi.n	8001b9e <__aeabi_dmul+0x556>
 8001b9c:	e6d6      	b.n	800194c <__aeabi_dmul+0x304>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	e5a6      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001ba6:	290f      	cmp	r1, #15
 8001ba8:	d1aa      	bne.n	8001b00 <__aeabi_dmul+0x4b8>
 8001baa:	2380      	movs	r3, #128	@ 0x80
 8001bac:	4652      	mov	r2, sl
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	421a      	tst	r2, r3
 8001bb2:	d0a9      	beq.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb4:	421c      	tst	r4, r3
 8001bb6:	d1a7      	bne.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb8:	431c      	orrs	r4, r3
 8001bba:	9b00      	ldr	r3, [sp, #0]
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bc2:	e597      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bc4:	2400      	movs	r4, #0
 8001bc6:	e6c1      	b.n	800194c <__aeabi_dmul+0x304>
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4b01      	ldr	r3, [pc, #4]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bcc:	0022      	movs	r2, r4
 8001bce:	e591      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bd0:	000007ff 	.word	0x000007ff
 8001bd4:	0000041e 	.word	0x0000041e

08001bd8 <__aeabi_dsub>:
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	464e      	mov	r6, r9
 8001bdc:	4645      	mov	r5, r8
 8001bde:	46de      	mov	lr, fp
 8001be0:	4657      	mov	r7, sl
 8001be2:	b5e0      	push	{r5, r6, r7, lr}
 8001be4:	b085      	sub	sp, #20
 8001be6:	9000      	str	r0, [sp, #0]
 8001be8:	9101      	str	r1, [sp, #4]
 8001bea:	030c      	lsls	r4, r1, #12
 8001bec:	004f      	lsls	r7, r1, #1
 8001bee:	0fce      	lsrs	r6, r1, #31
 8001bf0:	0a61      	lsrs	r1, r4, #9
 8001bf2:	9c00      	ldr	r4, [sp, #0]
 8001bf4:	46b0      	mov	r8, r6
 8001bf6:	0f64      	lsrs	r4, r4, #29
 8001bf8:	430c      	orrs	r4, r1
 8001bfa:	9900      	ldr	r1, [sp, #0]
 8001bfc:	0d7f      	lsrs	r7, r7, #21
 8001bfe:	00c8      	lsls	r0, r1, #3
 8001c00:	0011      	movs	r1, r2
 8001c02:	001a      	movs	r2, r3
 8001c04:	031b      	lsls	r3, r3, #12
 8001c06:	469c      	mov	ip, r3
 8001c08:	9100      	str	r1, [sp, #0]
 8001c0a:	9201      	str	r2, [sp, #4]
 8001c0c:	0051      	lsls	r1, r2, #1
 8001c0e:	0d4b      	lsrs	r3, r1, #21
 8001c10:	4699      	mov	r9, r3
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	9d00      	ldr	r5, [sp, #0]
 8001c16:	0fd9      	lsrs	r1, r3, #31
 8001c18:	4663      	mov	r3, ip
 8001c1a:	0f6a      	lsrs	r2, r5, #29
 8001c1c:	0a5b      	lsrs	r3, r3, #9
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	00ea      	lsls	r2, r5, #3
 8001c22:	4694      	mov	ip, r2
 8001c24:	4693      	mov	fp, r2
 8001c26:	4ac1      	ldr	r2, [pc, #772]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001c28:	9003      	str	r0, [sp, #12]
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	4591      	cmp	r9, r2
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x5a>
 8001c30:	e0cd      	b.n	8001dce <__aeabi_dsub+0x1f6>
 8001c32:	2501      	movs	r5, #1
 8001c34:	4069      	eors	r1, r5
 8001c36:	464d      	mov	r5, r9
 8001c38:	1b7d      	subs	r5, r7, r5
 8001c3a:	46aa      	mov	sl, r5
 8001c3c:	428e      	cmp	r6, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x6a>
 8001c40:	e080      	b.n	8001d44 <__aeabi_dsub+0x16c>
 8001c42:	2d00      	cmp	r5, #0
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_dsub+0x70>
 8001c46:	e335      	b.n	80022b4 <__aeabi_dsub+0x6dc>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	2900      	cmp	r1, #0
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dsub+0x78>
 8001c4e:	e0df      	b.n	8001e10 <__aeabi_dsub+0x238>
 8001c50:	4297      	cmp	r7, r2
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x7e>
 8001c54:	e194      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001c56:	4652      	mov	r2, sl
 8001c58:	2501      	movs	r5, #1
 8001c5a:	2a38      	cmp	r2, #56	@ 0x38
 8001c5c:	dc19      	bgt.n	8001c92 <__aeabi_dsub+0xba>
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	9b02      	ldr	r3, [sp, #8]
 8001c62:	0412      	lsls	r2, r2, #16
 8001c64:	4313      	orrs	r3, r2
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	4652      	mov	r2, sl
 8001c6a:	2a1f      	cmp	r2, #31
 8001c6c:	dd00      	ble.n	8001c70 <__aeabi_dsub+0x98>
 8001c6e:	e1e3      	b.n	8002038 <__aeabi_dsub+0x460>
 8001c70:	4653      	mov	r3, sl
 8001c72:	2220      	movs	r2, #32
 8001c74:	4661      	mov	r1, ip
 8001c76:	9d02      	ldr	r5, [sp, #8]
 8001c78:	1ad2      	subs	r2, r2, r3
 8001c7a:	4095      	lsls	r5, r2
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	430d      	orrs	r5, r1
 8001c80:	4661      	mov	r1, ip
 8001c82:	4091      	lsls	r1, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	1e51      	subs	r1, r2, #1
 8001c88:	418a      	sbcs	r2, r1
 8001c8a:	4315      	orrs	r5, r2
 8001c8c:	9a02      	ldr	r2, [sp, #8]
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	1aa4      	subs	r4, r4, r2
 8001c92:	1b45      	subs	r5, r0, r5
 8001c94:	42a8      	cmp	r0, r5
 8001c96:	4180      	sbcs	r0, r0
 8001c98:	4240      	negs	r0, r0
 8001c9a:	1a24      	subs	r4, r4, r0
 8001c9c:	0223      	lsls	r3, r4, #8
 8001c9e:	d400      	bmi.n	8001ca2 <__aeabi_dsub+0xca>
 8001ca0:	e13d      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001ca2:	0264      	lsls	r4, r4, #9
 8001ca4:	0a64      	lsrs	r4, r4, #9
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0xd4>
 8001caa:	e147      	b.n	8001f3c <__aeabi_dsub+0x364>
 8001cac:	0020      	movs	r0, r4
 8001cae:	f7fe fbfb 	bl	80004a8 <__clzsi2>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	3b08      	subs	r3, #8
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	0028      	movs	r0, r5
 8001cba:	1aca      	subs	r2, r1, r3
 8001cbc:	40d0      	lsrs	r0, r2
 8001cbe:	409c      	lsls	r4, r3
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	409d      	lsls	r5, r3
 8001cc4:	4322      	orrs	r2, r4
 8001cc6:	429f      	cmp	r7, r3
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0xf4>
 8001cca:	e177      	b.n	8001fbc <__aeabi_dsub+0x3e4>
 8001ccc:	1bd8      	subs	r0, r3, r7
 8001cce:	3001      	adds	r0, #1
 8001cd0:	1a09      	subs	r1, r1, r0
 8001cd2:	002c      	movs	r4, r5
 8001cd4:	408d      	lsls	r5, r1
 8001cd6:	40c4      	lsrs	r4, r0
 8001cd8:	1e6b      	subs	r3, r5, #1
 8001cda:	419d      	sbcs	r5, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	40c2      	lsrs	r2, r0
 8001ce0:	408b      	lsls	r3, r1
 8001ce2:	4325      	orrs	r5, r4
 8001ce4:	2700      	movs	r7, #0
 8001ce6:	0014      	movs	r4, r2
 8001ce8:	431d      	orrs	r5, r3
 8001cea:	076b      	lsls	r3, r5, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	402b      	ands	r3, r5
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cf6:	1d2b      	adds	r3, r5, #4
 8001cf8:	42ab      	cmp	r3, r5
 8001cfa:	41ad      	sbcs	r5, r5
 8001cfc:	426d      	negs	r5, r5
 8001cfe:	1964      	adds	r4, r4, r5
 8001d00:	001d      	movs	r5, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d400      	bmi.n	8001d08 <__aeabi_dsub+0x130>
 8001d06:	e140      	b.n	8001f8a <__aeabi_dsub+0x3b2>
 8001d08:	4a88      	ldr	r2, [pc, #544]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001d0a:	3701      	adds	r7, #1
 8001d0c:	4297      	cmp	r7, r2
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x13a>
 8001d10:	e101      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001d12:	2601      	movs	r6, #1
 8001d14:	4643      	mov	r3, r8
 8001d16:	4986      	ldr	r1, [pc, #536]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001d18:	08ed      	lsrs	r5, r5, #3
 8001d1a:	4021      	ands	r1, r4
 8001d1c:	074a      	lsls	r2, r1, #29
 8001d1e:	432a      	orrs	r2, r5
 8001d20:	057c      	lsls	r4, r7, #21
 8001d22:	024d      	lsls	r5, r1, #9
 8001d24:	0b2d      	lsrs	r5, r5, #12
 8001d26:	0d64      	lsrs	r4, r4, #21
 8001d28:	401e      	ands	r6, r3
 8001d2a:	0524      	lsls	r4, r4, #20
 8001d2c:	432c      	orrs	r4, r5
 8001d2e:	07f6      	lsls	r6, r6, #31
 8001d30:	4334      	orrs	r4, r6
 8001d32:	0010      	movs	r0, r2
 8001d34:	0021      	movs	r1, r4
 8001d36:	b005      	add	sp, #20
 8001d38:	bcf0      	pop	{r4, r5, r6, r7}
 8001d3a:	46bb      	mov	fp, r7
 8001d3c:	46b2      	mov	sl, r6
 8001d3e:	46a9      	mov	r9, r5
 8001d40:	46a0      	mov	r8, r4
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	2d00      	cmp	r5, #0
 8001d46:	dc00      	bgt.n	8001d4a <__aeabi_dsub+0x172>
 8001d48:	e2d0      	b.n	80022ec <__aeabi_dsub+0x714>
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	2900      	cmp	r1, #0
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dsub+0x17a>
 8001d50:	e0d4      	b.n	8001efc <__aeabi_dsub+0x324>
 8001d52:	4661      	mov	r1, ip
 8001d54:	9b02      	ldr	r3, [sp, #8]
 8001d56:	4319      	orrs	r1, r3
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x184>
 8001d5a:	e12b      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001d5c:	1e69      	subs	r1, r5, #1
 8001d5e:	2d01      	cmp	r5, #1
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x18c>
 8001d62:	e1d9      	b.n	8002118 <__aeabi_dsub+0x540>
 8001d64:	4295      	cmp	r5, r2
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x192>
 8001d68:	e10a      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001d6a:	2501      	movs	r5, #1
 8001d6c:	2938      	cmp	r1, #56	@ 0x38
 8001d6e:	dc17      	bgt.n	8001da0 <__aeabi_dsub+0x1c8>
 8001d70:	468a      	mov	sl, r1
 8001d72:	4653      	mov	r3, sl
 8001d74:	2b1f      	cmp	r3, #31
 8001d76:	dd00      	ble.n	8001d7a <__aeabi_dsub+0x1a2>
 8001d78:	e1e7      	b.n	800214a <__aeabi_dsub+0x572>
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	1ad2      	subs	r2, r2, r3
 8001d7e:	9b02      	ldr	r3, [sp, #8]
 8001d80:	4661      	mov	r1, ip
 8001d82:	4093      	lsls	r3, r2
 8001d84:	001d      	movs	r5, r3
 8001d86:	4653      	mov	r3, sl
 8001d88:	40d9      	lsrs	r1, r3
 8001d8a:	4663      	mov	r3, ip
 8001d8c:	4093      	lsls	r3, r2
 8001d8e:	001a      	movs	r2, r3
 8001d90:	430d      	orrs	r5, r1
 8001d92:	1e51      	subs	r1, r2, #1
 8001d94:	418a      	sbcs	r2, r1
 8001d96:	4653      	mov	r3, sl
 8001d98:	4315      	orrs	r5, r2
 8001d9a:	9a02      	ldr	r2, [sp, #8]
 8001d9c:	40da      	lsrs	r2, r3
 8001d9e:	18a4      	adds	r4, r4, r2
 8001da0:	182d      	adds	r5, r5, r0
 8001da2:	4285      	cmp	r5, r0
 8001da4:	4180      	sbcs	r0, r0
 8001da6:	4240      	negs	r0, r0
 8001da8:	1824      	adds	r4, r4, r0
 8001daa:	0223      	lsls	r3, r4, #8
 8001dac:	d400      	bmi.n	8001db0 <__aeabi_dsub+0x1d8>
 8001dae:	e0b6      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001db0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001db2:	3701      	adds	r7, #1
 8001db4:	429f      	cmp	r7, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x1e2>
 8001db8:	e0ad      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001dba:	2101      	movs	r1, #1
 8001dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001dbe:	086a      	lsrs	r2, r5, #1
 8001dc0:	401c      	ands	r4, r3
 8001dc2:	4029      	ands	r1, r5
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	07e5      	lsls	r5, r4, #31
 8001dc8:	4315      	orrs	r5, r2
 8001dca:	0864      	lsrs	r4, r4, #1
 8001dcc:	e78d      	b.n	8001cea <__aeabi_dsub+0x112>
 8001dce:	4a59      	ldr	r2, [pc, #356]	@ (8001f34 <__aeabi_dsub+0x35c>)
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4692      	mov	sl, r2
 8001dd4:	4662      	mov	r2, ip
 8001dd6:	44ba      	add	sl, r7
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	d02c      	beq.n	8001e36 <__aeabi_dsub+0x25e>
 8001ddc:	428e      	cmp	r6, r1
 8001dde:	d02e      	beq.n	8001e3e <__aeabi_dsub+0x266>
 8001de0:	4652      	mov	r2, sl
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d060      	beq.n	8001ea8 <__aeabi_dsub+0x2d0>
 8001de6:	2f00      	cmp	r7, #0
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x214>
 8001dea:	e0db      	b.n	8001fa4 <__aeabi_dsub+0x3cc>
 8001dec:	4663      	mov	r3, ip
 8001dee:	000e      	movs	r6, r1
 8001df0:	9c02      	ldr	r4, [sp, #8]
 8001df2:	08d8      	lsrs	r0, r3, #3
 8001df4:	0762      	lsls	r2, r4, #29
 8001df6:	4302      	orrs	r2, r0
 8001df8:	08e4      	lsrs	r4, r4, #3
 8001dfa:	0013      	movs	r3, r2
 8001dfc:	4323      	orrs	r3, r4
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_dsub+0x22a>
 8001e00:	e254      	b.n	80022ac <__aeabi_dsub+0x6d4>
 8001e02:	2580      	movs	r5, #128	@ 0x80
 8001e04:	032d      	lsls	r5, r5, #12
 8001e06:	4325      	orrs	r5, r4
 8001e08:	032d      	lsls	r5, r5, #12
 8001e0a:	4c48      	ldr	r4, [pc, #288]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e0c:	0b2d      	lsrs	r5, r5, #12
 8001e0e:	e78c      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001e10:	4661      	mov	r1, ip
 8001e12:	9b02      	ldr	r3, [sp, #8]
 8001e14:	4319      	orrs	r1, r3
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x242>
 8001e18:	e0cc      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001e1a:	0029      	movs	r1, r5
 8001e1c:	3901      	subs	r1, #1
 8001e1e:	2d01      	cmp	r5, #1
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x24c>
 8001e22:	e188      	b.n	8002136 <__aeabi_dsub+0x55e>
 8001e24:	4295      	cmp	r5, r2
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x252>
 8001e28:	e0aa      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001e2a:	2501      	movs	r5, #1
 8001e2c:	2938      	cmp	r1, #56	@ 0x38
 8001e2e:	dd00      	ble.n	8001e32 <__aeabi_dsub+0x25a>
 8001e30:	e72f      	b.n	8001c92 <__aeabi_dsub+0xba>
 8001e32:	468a      	mov	sl, r1
 8001e34:	e718      	b.n	8001c68 <__aeabi_dsub+0x90>
 8001e36:	2201      	movs	r2, #1
 8001e38:	4051      	eors	r1, r2
 8001e3a:	428e      	cmp	r6, r1
 8001e3c:	d1d0      	bne.n	8001de0 <__aeabi_dsub+0x208>
 8001e3e:	4653      	mov	r3, sl
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d100      	bne.n	8001e46 <__aeabi_dsub+0x26e>
 8001e44:	e0be      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 8001e46:	2f00      	cmp	r7, #0
 8001e48:	d000      	beq.n	8001e4c <__aeabi_dsub+0x274>
 8001e4a:	e138      	b.n	80020be <__aeabi_dsub+0x4e6>
 8001e4c:	46ca      	mov	sl, r9
 8001e4e:	0022      	movs	r2, r4
 8001e50:	4302      	orrs	r2, r0
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x27e>
 8001e54:	e1e2      	b.n	800221c <__aeabi_dsub+0x644>
 8001e56:	4653      	mov	r3, sl
 8001e58:	1e59      	subs	r1, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x288>
 8001e5e:	e20d      	b.n	800227c <__aeabi_dsub+0x6a4>
 8001e60:	4a32      	ldr	r2, [pc, #200]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e62:	4592      	cmp	sl, r2
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x290>
 8001e66:	e1d2      	b.n	800220e <__aeabi_dsub+0x636>
 8001e68:	2701      	movs	r7, #1
 8001e6a:	2938      	cmp	r1, #56	@ 0x38
 8001e6c:	dc13      	bgt.n	8001e96 <__aeabi_dsub+0x2be>
 8001e6e:	291f      	cmp	r1, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0x29c>
 8001e72:	e1ee      	b.n	8002252 <__aeabi_dsub+0x67a>
 8001e74:	2220      	movs	r2, #32
 8001e76:	9b02      	ldr	r3, [sp, #8]
 8001e78:	1a52      	subs	r2, r2, r1
 8001e7a:	0025      	movs	r5, r4
 8001e7c:	0007      	movs	r7, r0
 8001e7e:	469a      	mov	sl, r3
 8001e80:	40cc      	lsrs	r4, r1
 8001e82:	4090      	lsls	r0, r2
 8001e84:	4095      	lsls	r5, r2
 8001e86:	40cf      	lsrs	r7, r1
 8001e88:	44a2      	add	sl, r4
 8001e8a:	1e42      	subs	r2, r0, #1
 8001e8c:	4190      	sbcs	r0, r2
 8001e8e:	4653      	mov	r3, sl
 8001e90:	432f      	orrs	r7, r5
 8001e92:	4307      	orrs	r7, r0
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	003d      	movs	r5, r7
 8001e98:	4465      	add	r5, ip
 8001e9a:	4565      	cmp	r5, ip
 8001e9c:	4192      	sbcs	r2, r2
 8001e9e:	9b02      	ldr	r3, [sp, #8]
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	464f      	mov	r7, r9
 8001ea4:	18d4      	adds	r4, r2, r3
 8001ea6:	e780      	b.n	8001daa <__aeabi_dsub+0x1d2>
 8001ea8:	4a23      	ldr	r2, [pc, #140]	@ (8001f38 <__aeabi_dsub+0x360>)
 8001eaa:	1c7d      	adds	r5, r7, #1
 8001eac:	4215      	tst	r5, r2
 8001eae:	d000      	beq.n	8001eb2 <__aeabi_dsub+0x2da>
 8001eb0:	e0aa      	b.n	8002008 <__aeabi_dsub+0x430>
 8001eb2:	4662      	mov	r2, ip
 8001eb4:	0025      	movs	r5, r4
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4305      	orrs	r5, r0
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	2f00      	cmp	r7, #0
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_dsub+0x2ea>
 8001ec0:	e0f5      	b.n	80020ae <__aeabi_dsub+0x4d6>
 8001ec2:	2d00      	cmp	r5, #0
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x2f0>
 8001ec6:	e16b      	b.n	80021a0 <__aeabi_dsub+0x5c8>
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x2f6>
 8001ecc:	e152      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001ece:	4663      	mov	r3, ip
 8001ed0:	1ac5      	subs	r5, r0, r3
 8001ed2:	9b02      	ldr	r3, [sp, #8]
 8001ed4:	1ae2      	subs	r2, r4, r3
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	419b      	sbcs	r3, r3
 8001eda:	425b      	negs	r3, r3
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	021a      	lsls	r2, r3, #8
 8001ee0:	d400      	bmi.n	8001ee4 <__aeabi_dsub+0x30c>
 8001ee2:	e1d5      	b.n	8002290 <__aeabi_dsub+0x6b8>
 8001ee4:	4663      	mov	r3, ip
 8001ee6:	1a1d      	subs	r5, r3, r0
 8001ee8:	45ac      	cmp	ip, r5
 8001eea:	4192      	sbcs	r2, r2
 8001eec:	2601      	movs	r6, #1
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	1b1c      	subs	r4, r3, r4
 8001ef4:	4688      	mov	r8, r1
 8001ef6:	1aa4      	subs	r4, r4, r2
 8001ef8:	400e      	ands	r6, r1
 8001efa:	e6f6      	b.n	8001cea <__aeabi_dsub+0x112>
 8001efc:	4297      	cmp	r7, r2
 8001efe:	d03f      	beq.n	8001f80 <__aeabi_dsub+0x3a8>
 8001f00:	4652      	mov	r2, sl
 8001f02:	2501      	movs	r5, #1
 8001f04:	2a38      	cmp	r2, #56	@ 0x38
 8001f06:	dd00      	ble.n	8001f0a <__aeabi_dsub+0x332>
 8001f08:	e74a      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8001f0a:	2280      	movs	r2, #128	@ 0x80
 8001f0c:	9b02      	ldr	r3, [sp, #8]
 8001f0e:	0412      	lsls	r2, r2, #16
 8001f10:	4313      	orrs	r3, r2
 8001f12:	9302      	str	r3, [sp, #8]
 8001f14:	e72d      	b.n	8001d72 <__aeabi_dsub+0x19a>
 8001f16:	003c      	movs	r4, r7
 8001f18:	2500      	movs	r5, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	e705      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	402b      	ands	r3, r5
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d000      	beq.n	8001f28 <__aeabi_dsub+0x350>
 8001f26:	e6e2      	b.n	8001cee <__aeabi_dsub+0x116>
 8001f28:	e06b      	b.n	8002002 <__aeabi_dsub+0x42a>
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	ff7fffff 	.word	0xff7fffff
 8001f34:	fffff801 	.word	0xfffff801
 8001f38:	000007fe 	.word	0x000007fe
 8001f3c:	0028      	movs	r0, r5
 8001f3e:	f7fe fab3 	bl	80004a8 <__clzsi2>
 8001f42:	0003      	movs	r3, r0
 8001f44:	3318      	adds	r3, #24
 8001f46:	2b1f      	cmp	r3, #31
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x374>
 8001f4a:	e6b4      	b.n	8001cb6 <__aeabi_dsub+0xde>
 8001f4c:	002a      	movs	r2, r5
 8001f4e:	3808      	subs	r0, #8
 8001f50:	4082      	lsls	r2, r0
 8001f52:	429f      	cmp	r7, r3
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x380>
 8001f56:	e0b9      	b.n	80020cc <__aeabi_dsub+0x4f4>
 8001f58:	1bdb      	subs	r3, r3, r7
 8001f5a:	1c58      	adds	r0, r3, #1
 8001f5c:	281f      	cmp	r0, #31
 8001f5e:	dc00      	bgt.n	8001f62 <__aeabi_dsub+0x38a>
 8001f60:	e1a0      	b.n	80022a4 <__aeabi_dsub+0x6cc>
 8001f62:	0015      	movs	r5, r2
 8001f64:	3b1f      	subs	r3, #31
 8001f66:	40dd      	lsrs	r5, r3
 8001f68:	2820      	cmp	r0, #32
 8001f6a:	d005      	beq.n	8001f78 <__aeabi_dsub+0x3a0>
 8001f6c:	2340      	movs	r3, #64	@ 0x40
 8001f6e:	1a1b      	subs	r3, r3, r0
 8001f70:	409a      	lsls	r2, r3
 8001f72:	1e53      	subs	r3, r2, #1
 8001f74:	419a      	sbcs	r2, r3
 8001f76:	4315      	orrs	r5, r2
 8001f78:	2307      	movs	r3, #7
 8001f7a:	2700      	movs	r7, #0
 8001f7c:	402b      	ands	r3, r5
 8001f7e:	e7d0      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8001f80:	08c0      	lsrs	r0, r0, #3
 8001f82:	0762      	lsls	r2, r4, #29
 8001f84:	4302      	orrs	r2, r0
 8001f86:	08e4      	lsrs	r4, r4, #3
 8001f88:	e737      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f8a:	08ea      	lsrs	r2, r5, #3
 8001f8c:	0763      	lsls	r3, r4, #29
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	4bd3      	ldr	r3, [pc, #844]	@ (80022e0 <__aeabi_dsub+0x708>)
 8001f92:	08e4      	lsrs	r4, r4, #3
 8001f94:	429f      	cmp	r7, r3
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x3c2>
 8001f98:	e72f      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f9a:	0324      	lsls	r4, r4, #12
 8001f9c:	0b25      	lsrs	r5, r4, #12
 8001f9e:	057c      	lsls	r4, r7, #21
 8001fa0:	0d64      	lsrs	r4, r4, #21
 8001fa2:	e6c2      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001fa4:	46ca      	mov	sl, r9
 8001fa6:	0022      	movs	r2, r4
 8001fa8:	4302      	orrs	r2, r0
 8001faa:	d158      	bne.n	800205e <__aeabi_dsub+0x486>
 8001fac:	4663      	mov	r3, ip
 8001fae:	000e      	movs	r6, r1
 8001fb0:	9c02      	ldr	r4, [sp, #8]
 8001fb2:	9303      	str	r3, [sp, #12]
 8001fb4:	9b03      	ldr	r3, [sp, #12]
 8001fb6:	4657      	mov	r7, sl
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	e7e7      	b.n	8001f8c <__aeabi_dsub+0x3b4>
 8001fbc:	4cc9      	ldr	r4, [pc, #804]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001fbe:	1aff      	subs	r7, r7, r3
 8001fc0:	4014      	ands	r4, r2
 8001fc2:	e692      	b.n	8001cea <__aeabi_dsub+0x112>
 8001fc4:	4dc8      	ldr	r5, [pc, #800]	@ (80022e8 <__aeabi_dsub+0x710>)
 8001fc6:	1c7a      	adds	r2, r7, #1
 8001fc8:	422a      	tst	r2, r5
 8001fca:	d000      	beq.n	8001fce <__aeabi_dsub+0x3f6>
 8001fcc:	e084      	b.n	80020d8 <__aeabi_dsub+0x500>
 8001fce:	0022      	movs	r2, r4
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	2f00      	cmp	r7, #0
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x400>
 8001fd6:	e0ef      	b.n	80021b8 <__aeabi_dsub+0x5e0>
 8001fd8:	2a00      	cmp	r2, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x406>
 8001fdc:	e0e5      	b.n	80021aa <__aeabi_dsub+0x5d2>
 8001fde:	4662      	mov	r2, ip
 8001fe0:	9902      	ldr	r1, [sp, #8]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x410>
 8001fe6:	e0c5      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001fe8:	4663      	mov	r3, ip
 8001fea:	18c5      	adds	r5, r0, r3
 8001fec:	468c      	mov	ip, r1
 8001fee:	4285      	cmp	r5, r0
 8001ff0:	4180      	sbcs	r0, r0
 8001ff2:	4464      	add	r4, ip
 8001ff4:	4240      	negs	r0, r0
 8001ff6:	1824      	adds	r4, r4, r0
 8001ff8:	0223      	lsls	r3, r4, #8
 8001ffa:	d502      	bpl.n	8002002 <__aeabi_dsub+0x42a>
 8001ffc:	4bb9      	ldr	r3, [pc, #740]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001ffe:	3701      	adds	r7, #1
 8002000:	401c      	ands	r4, r3
 8002002:	46ba      	mov	sl, r7
 8002004:	9503      	str	r5, [sp, #12]
 8002006:	e7d5      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002008:	4662      	mov	r2, ip
 800200a:	1a85      	subs	r5, r0, r2
 800200c:	42a8      	cmp	r0, r5
 800200e:	4192      	sbcs	r2, r2
 8002010:	4252      	negs	r2, r2
 8002012:	4691      	mov	r9, r2
 8002014:	9b02      	ldr	r3, [sp, #8]
 8002016:	1ae3      	subs	r3, r4, r3
 8002018:	001a      	movs	r2, r3
 800201a:	464b      	mov	r3, r9
 800201c:	1ad2      	subs	r2, r2, r3
 800201e:	0013      	movs	r3, r2
 8002020:	4691      	mov	r9, r2
 8002022:	021a      	lsls	r2, r3, #8
 8002024:	d46c      	bmi.n	8002100 <__aeabi_dsub+0x528>
 8002026:	464a      	mov	r2, r9
 8002028:	464c      	mov	r4, r9
 800202a:	432a      	orrs	r2, r5
 800202c:	d000      	beq.n	8002030 <__aeabi_dsub+0x458>
 800202e:	e63a      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002030:	2600      	movs	r6, #0
 8002032:	2400      	movs	r4, #0
 8002034:	2500      	movs	r5, #0
 8002036:	e678      	b.n	8001d2a <__aeabi_dsub+0x152>
 8002038:	9902      	ldr	r1, [sp, #8]
 800203a:	4653      	mov	r3, sl
 800203c:	000d      	movs	r5, r1
 800203e:	3a20      	subs	r2, #32
 8002040:	40d5      	lsrs	r5, r2
 8002042:	2b20      	cmp	r3, #32
 8002044:	d006      	beq.n	8002054 <__aeabi_dsub+0x47c>
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	1ad2      	subs	r2, r2, r3
 800204a:	000b      	movs	r3, r1
 800204c:	4093      	lsls	r3, r2
 800204e:	4662      	mov	r2, ip
 8002050:	431a      	orrs	r2, r3
 8002052:	4693      	mov	fp, r2
 8002054:	465b      	mov	r3, fp
 8002056:	1e5a      	subs	r2, r3, #1
 8002058:	4193      	sbcs	r3, r2
 800205a:	431d      	orrs	r5, r3
 800205c:	e619      	b.n	8001c92 <__aeabi_dsub+0xba>
 800205e:	4653      	mov	r3, sl
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d100      	bne.n	8002068 <__aeabi_dsub+0x490>
 8002066:	e0c6      	b.n	80021f6 <__aeabi_dsub+0x61e>
 8002068:	4e9d      	ldr	r6, [pc, #628]	@ (80022e0 <__aeabi_dsub+0x708>)
 800206a:	45b2      	cmp	sl, r6
 800206c:	d100      	bne.n	8002070 <__aeabi_dsub+0x498>
 800206e:	e6bd      	b.n	8001dec <__aeabi_dsub+0x214>
 8002070:	4688      	mov	r8, r1
 8002072:	000e      	movs	r6, r1
 8002074:	2501      	movs	r5, #1
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc10      	bgt.n	800209c <__aeabi_dsub+0x4c4>
 800207a:	2a1f      	cmp	r2, #31
 800207c:	dc7f      	bgt.n	800217e <__aeabi_dsub+0x5a6>
 800207e:	2120      	movs	r1, #32
 8002080:	0025      	movs	r5, r4
 8002082:	1a89      	subs	r1, r1, r2
 8002084:	0007      	movs	r7, r0
 8002086:	4088      	lsls	r0, r1
 8002088:	408d      	lsls	r5, r1
 800208a:	40d7      	lsrs	r7, r2
 800208c:	40d4      	lsrs	r4, r2
 800208e:	1e41      	subs	r1, r0, #1
 8002090:	4188      	sbcs	r0, r1
 8002092:	9b02      	ldr	r3, [sp, #8]
 8002094:	433d      	orrs	r5, r7
 8002096:	1b1b      	subs	r3, r3, r4
 8002098:	4305      	orrs	r5, r0
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	4662      	mov	r2, ip
 800209e:	1b55      	subs	r5, r2, r5
 80020a0:	45ac      	cmp	ip, r5
 80020a2:	4192      	sbcs	r2, r2
 80020a4:	9b02      	ldr	r3, [sp, #8]
 80020a6:	4252      	negs	r2, r2
 80020a8:	464f      	mov	r7, r9
 80020aa:	1a9c      	subs	r4, r3, r2
 80020ac:	e5f6      	b.n	8001c9c <__aeabi_dsub+0xc4>
 80020ae:	2d00      	cmp	r5, #0
 80020b0:	d000      	beq.n	80020b4 <__aeabi_dsub+0x4dc>
 80020b2:	e0b7      	b.n	8002224 <__aeabi_dsub+0x64c>
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d100      	bne.n	80020ba <__aeabi_dsub+0x4e2>
 80020b8:	e0f0      	b.n	800229c <__aeabi_dsub+0x6c4>
 80020ba:	2601      	movs	r6, #1
 80020bc:	400e      	ands	r6, r1
 80020be:	4663      	mov	r3, ip
 80020c0:	9802      	ldr	r0, [sp, #8]
 80020c2:	08d9      	lsrs	r1, r3, #3
 80020c4:	0742      	lsls	r2, r0, #29
 80020c6:	430a      	orrs	r2, r1
 80020c8:	08c4      	lsrs	r4, r0, #3
 80020ca:	e696      	b.n	8001dfa <__aeabi_dsub+0x222>
 80020cc:	4c85      	ldr	r4, [pc, #532]	@ (80022e4 <__aeabi_dsub+0x70c>)
 80020ce:	1aff      	subs	r7, r7, r3
 80020d0:	4014      	ands	r4, r2
 80020d2:	0762      	lsls	r2, r4, #29
 80020d4:	08e4      	lsrs	r4, r4, #3
 80020d6:	e760      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80020d8:	4981      	ldr	r1, [pc, #516]	@ (80022e0 <__aeabi_dsub+0x708>)
 80020da:	428a      	cmp	r2, r1
 80020dc:	d100      	bne.n	80020e0 <__aeabi_dsub+0x508>
 80020de:	e0c9      	b.n	8002274 <__aeabi_dsub+0x69c>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c1      	adds	r1, r0, r3
 80020e4:	4281      	cmp	r1, r0
 80020e6:	4180      	sbcs	r0, r0
 80020e8:	9b02      	ldr	r3, [sp, #8]
 80020ea:	4240      	negs	r0, r0
 80020ec:	18e3      	adds	r3, r4, r3
 80020ee:	181b      	adds	r3, r3, r0
 80020f0:	07dd      	lsls	r5, r3, #31
 80020f2:	085c      	lsrs	r4, r3, #1
 80020f4:	2307      	movs	r3, #7
 80020f6:	0849      	lsrs	r1, r1, #1
 80020f8:	430d      	orrs	r5, r1
 80020fa:	0017      	movs	r7, r2
 80020fc:	402b      	ands	r3, r5
 80020fe:	e710      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8002100:	4663      	mov	r3, ip
 8002102:	1a1d      	subs	r5, r3, r0
 8002104:	45ac      	cmp	ip, r5
 8002106:	4192      	sbcs	r2, r2
 8002108:	2601      	movs	r6, #1
 800210a:	9b02      	ldr	r3, [sp, #8]
 800210c:	4252      	negs	r2, r2
 800210e:	1b1c      	subs	r4, r3, r4
 8002110:	4688      	mov	r8, r1
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	400e      	ands	r6, r1
 8002116:	e5c6      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002118:	4663      	mov	r3, ip
 800211a:	18c5      	adds	r5, r0, r3
 800211c:	9b02      	ldr	r3, [sp, #8]
 800211e:	4285      	cmp	r5, r0
 8002120:	4180      	sbcs	r0, r0
 8002122:	469c      	mov	ip, r3
 8002124:	4240      	negs	r0, r0
 8002126:	4464      	add	r4, ip
 8002128:	1824      	adds	r4, r4, r0
 800212a:	2701      	movs	r7, #1
 800212c:	0223      	lsls	r3, r4, #8
 800212e:	d400      	bmi.n	8002132 <__aeabi_dsub+0x55a>
 8002130:	e6f5      	b.n	8001f1e <__aeabi_dsub+0x346>
 8002132:	2702      	movs	r7, #2
 8002134:	e641      	b.n	8001dba <__aeabi_dsub+0x1e2>
 8002136:	4663      	mov	r3, ip
 8002138:	1ac5      	subs	r5, r0, r3
 800213a:	42a8      	cmp	r0, r5
 800213c:	4180      	sbcs	r0, r0
 800213e:	9b02      	ldr	r3, [sp, #8]
 8002140:	4240      	negs	r0, r0
 8002142:	1ae4      	subs	r4, r4, r3
 8002144:	2701      	movs	r7, #1
 8002146:	1a24      	subs	r4, r4, r0
 8002148:	e5a8      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800214a:	9d02      	ldr	r5, [sp, #8]
 800214c:	4652      	mov	r2, sl
 800214e:	002b      	movs	r3, r5
 8002150:	3a20      	subs	r2, #32
 8002152:	40d3      	lsrs	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	4653      	mov	r3, sl
 8002158:	2b20      	cmp	r3, #32
 800215a:	d006      	beq.n	800216a <__aeabi_dsub+0x592>
 800215c:	2240      	movs	r2, #64	@ 0x40
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	002b      	movs	r3, r5
 8002162:	4093      	lsls	r3, r2
 8002164:	4662      	mov	r2, ip
 8002166:	431a      	orrs	r2, r3
 8002168:	4693      	mov	fp, r2
 800216a:	465d      	mov	r5, fp
 800216c:	1e6b      	subs	r3, r5, #1
 800216e:	419d      	sbcs	r5, r3
 8002170:	430d      	orrs	r5, r1
 8002172:	e615      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8002174:	0762      	lsls	r2, r4, #29
 8002176:	08c0      	lsrs	r0, r0, #3
 8002178:	4302      	orrs	r2, r0
 800217a:	08e4      	lsrs	r4, r4, #3
 800217c:	e70d      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 800217e:	0011      	movs	r1, r2
 8002180:	0027      	movs	r7, r4
 8002182:	3920      	subs	r1, #32
 8002184:	40cf      	lsrs	r7, r1
 8002186:	2a20      	cmp	r2, #32
 8002188:	d005      	beq.n	8002196 <__aeabi_dsub+0x5be>
 800218a:	2140      	movs	r1, #64	@ 0x40
 800218c:	1a8a      	subs	r2, r1, r2
 800218e:	4094      	lsls	r4, r2
 8002190:	0025      	movs	r5, r4
 8002192:	4305      	orrs	r5, r0
 8002194:	9503      	str	r5, [sp, #12]
 8002196:	9d03      	ldr	r5, [sp, #12]
 8002198:	1e6a      	subs	r2, r5, #1
 800219a:	4195      	sbcs	r5, r2
 800219c:	433d      	orrs	r5, r7
 800219e:	e77d      	b.n	800209c <__aeabi_dsub+0x4c4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x5ce>
 80021a4:	e744      	b.n	8002030 <__aeabi_dsub+0x458>
 80021a6:	2601      	movs	r6, #1
 80021a8:	400e      	ands	r6, r1
 80021aa:	4663      	mov	r3, ip
 80021ac:	08d9      	lsrs	r1, r3, #3
 80021ae:	9b02      	ldr	r3, [sp, #8]
 80021b0:	075a      	lsls	r2, r3, #29
 80021b2:	430a      	orrs	r2, r1
 80021b4:	08dc      	lsrs	r4, r3, #3
 80021b6:	e6f0      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80021b8:	2a00      	cmp	r2, #0
 80021ba:	d028      	beq.n	800220e <__aeabi_dsub+0x636>
 80021bc:	4662      	mov	r2, ip
 80021be:	9f02      	ldr	r7, [sp, #8]
 80021c0:	08c0      	lsrs	r0, r0, #3
 80021c2:	433a      	orrs	r2, r7
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dsub+0x5f0>
 80021c6:	e6dc      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 80021c8:	0762      	lsls	r2, r4, #29
 80021ca:	4310      	orrs	r0, r2
 80021cc:	2280      	movs	r2, #128	@ 0x80
 80021ce:	08e4      	lsrs	r4, r4, #3
 80021d0:	0312      	lsls	r2, r2, #12
 80021d2:	4214      	tst	r4, r2
 80021d4:	d009      	beq.n	80021ea <__aeabi_dsub+0x612>
 80021d6:	08fd      	lsrs	r5, r7, #3
 80021d8:	4215      	tst	r5, r2
 80021da:	d106      	bne.n	80021ea <__aeabi_dsub+0x612>
 80021dc:	4663      	mov	r3, ip
 80021de:	2601      	movs	r6, #1
 80021e0:	002c      	movs	r4, r5
 80021e2:	08d8      	lsrs	r0, r3, #3
 80021e4:	077b      	lsls	r3, r7, #29
 80021e6:	4318      	orrs	r0, r3
 80021e8:	400e      	ands	r6, r1
 80021ea:	0f42      	lsrs	r2, r0, #29
 80021ec:	00c0      	lsls	r0, r0, #3
 80021ee:	08c0      	lsrs	r0, r0, #3
 80021f0:	0752      	lsls	r2, r2, #29
 80021f2:	4302      	orrs	r2, r0
 80021f4:	e601      	b.n	8001dfa <__aeabi_dsub+0x222>
 80021f6:	4663      	mov	r3, ip
 80021f8:	1a1d      	subs	r5, r3, r0
 80021fa:	45ac      	cmp	ip, r5
 80021fc:	4192      	sbcs	r2, r2
 80021fe:	9b02      	ldr	r3, [sp, #8]
 8002200:	4252      	negs	r2, r2
 8002202:	1b1c      	subs	r4, r3, r4
 8002204:	000e      	movs	r6, r1
 8002206:	4688      	mov	r8, r1
 8002208:	2701      	movs	r7, #1
 800220a:	1aa4      	subs	r4, r4, r2
 800220c:	e546      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800220e:	4663      	mov	r3, ip
 8002210:	08d9      	lsrs	r1, r3, #3
 8002212:	9b02      	ldr	r3, [sp, #8]
 8002214:	075a      	lsls	r2, r3, #29
 8002216:	430a      	orrs	r2, r1
 8002218:	08dc      	lsrs	r4, r3, #3
 800221a:	e5ee      	b.n	8001dfa <__aeabi_dsub+0x222>
 800221c:	4663      	mov	r3, ip
 800221e:	9c02      	ldr	r4, [sp, #8]
 8002220:	9303      	str	r3, [sp, #12]
 8002222:	e6c7      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	2a00      	cmp	r2, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x654>
 800222a:	e6aa      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 800222c:	0762      	lsls	r2, r4, #29
 800222e:	4310      	orrs	r0, r2
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	08e4      	lsrs	r4, r4, #3
 8002234:	0312      	lsls	r2, r2, #12
 8002236:	4214      	tst	r4, r2
 8002238:	d0d7      	beq.n	80021ea <__aeabi_dsub+0x612>
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08fd      	lsrs	r5, r7, #3
 800223e:	4215      	tst	r5, r2
 8002240:	d1d3      	bne.n	80021ea <__aeabi_dsub+0x612>
 8002242:	4663      	mov	r3, ip
 8002244:	2601      	movs	r6, #1
 8002246:	08d8      	lsrs	r0, r3, #3
 8002248:	077b      	lsls	r3, r7, #29
 800224a:	002c      	movs	r4, r5
 800224c:	4318      	orrs	r0, r3
 800224e:	400e      	ands	r6, r1
 8002250:	e7cb      	b.n	80021ea <__aeabi_dsub+0x612>
 8002252:	000a      	movs	r2, r1
 8002254:	0027      	movs	r7, r4
 8002256:	3a20      	subs	r2, #32
 8002258:	40d7      	lsrs	r7, r2
 800225a:	2920      	cmp	r1, #32
 800225c:	d005      	beq.n	800226a <__aeabi_dsub+0x692>
 800225e:	2240      	movs	r2, #64	@ 0x40
 8002260:	1a52      	subs	r2, r2, r1
 8002262:	4094      	lsls	r4, r2
 8002264:	0025      	movs	r5, r4
 8002266:	4305      	orrs	r5, r0
 8002268:	9503      	str	r5, [sp, #12]
 800226a:	9d03      	ldr	r5, [sp, #12]
 800226c:	1e6a      	subs	r2, r5, #1
 800226e:	4195      	sbcs	r5, r2
 8002270:	432f      	orrs	r7, r5
 8002272:	e610      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002274:	0014      	movs	r4, r2
 8002276:	2500      	movs	r5, #0
 8002278:	2200      	movs	r2, #0
 800227a:	e556      	b.n	8001d2a <__aeabi_dsub+0x152>
 800227c:	9b02      	ldr	r3, [sp, #8]
 800227e:	4460      	add	r0, ip
 8002280:	4699      	mov	r9, r3
 8002282:	4560      	cmp	r0, ip
 8002284:	4192      	sbcs	r2, r2
 8002286:	444c      	add	r4, r9
 8002288:	4252      	negs	r2, r2
 800228a:	0005      	movs	r5, r0
 800228c:	18a4      	adds	r4, r4, r2
 800228e:	e74c      	b.n	800212a <__aeabi_dsub+0x552>
 8002290:	001a      	movs	r2, r3
 8002292:	001c      	movs	r4, r3
 8002294:	432a      	orrs	r2, r5
 8002296:	d000      	beq.n	800229a <__aeabi_dsub+0x6c2>
 8002298:	e6b3      	b.n	8002002 <__aeabi_dsub+0x42a>
 800229a:	e6c9      	b.n	8002030 <__aeabi_dsub+0x458>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	2600      	movs	r6, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e5ae      	b.n	8001e02 <__aeabi_dsub+0x22a>
 80022a4:	2120      	movs	r1, #32
 80022a6:	2500      	movs	r5, #0
 80022a8:	1a09      	subs	r1, r1, r0
 80022aa:	e517      	b.n	8001cdc <__aeabi_dsub+0x104>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2500      	movs	r5, #0
 80022b0:	4c0b      	ldr	r4, [pc, #44]	@ (80022e0 <__aeabi_dsub+0x708>)
 80022b2:	e53a      	b.n	8001d2a <__aeabi_dsub+0x152>
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x6e2>
 80022b8:	e5f6      	b.n	8001ea8 <__aeabi_dsub+0x2d0>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bda      	subs	r2, r3, r7
 80022be:	4692      	mov	sl, r2
 80022c0:	2f00      	cmp	r7, #0
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x6ee>
 80022c4:	e66f      	b.n	8001fa6 <__aeabi_dsub+0x3ce>
 80022c6:	2a38      	cmp	r2, #56	@ 0x38
 80022c8:	dc05      	bgt.n	80022d6 <__aeabi_dsub+0x6fe>
 80022ca:	2680      	movs	r6, #128	@ 0x80
 80022cc:	0436      	lsls	r6, r6, #16
 80022ce:	4334      	orrs	r4, r6
 80022d0:	4688      	mov	r8, r1
 80022d2:	000e      	movs	r6, r1
 80022d4:	e6d1      	b.n	800207a <__aeabi_dsub+0x4a2>
 80022d6:	4688      	mov	r8, r1
 80022d8:	000e      	movs	r6, r1
 80022da:	2501      	movs	r5, #1
 80022dc:	e6de      	b.n	800209c <__aeabi_dsub+0x4c4>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2d00      	cmp	r5, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x71a>
 80022f0:	e668      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1bd9      	subs	r1, r3, r7
 80022f6:	2f00      	cmp	r7, #0
 80022f8:	d101      	bne.n	80022fe <__aeabi_dsub+0x726>
 80022fa:	468a      	mov	sl, r1
 80022fc:	e5a7      	b.n	8001e4e <__aeabi_dsub+0x276>
 80022fe:	2701      	movs	r7, #1
 8002300:	2938      	cmp	r1, #56	@ 0x38
 8002302:	dd00      	ble.n	8002306 <__aeabi_dsub+0x72e>
 8002304:	e5c7      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002306:	2280      	movs	r2, #128	@ 0x80
 8002308:	0412      	lsls	r2, r2, #16
 800230a:	4314      	orrs	r4, r2
 800230c:	e5af      	b.n	8001e6e <__aeabi_dsub+0x296>
 800230e:	46c0      	nop			@ (mov r8, r8)

08002310 <__aeabi_dcmpun>:
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	46c6      	mov	lr, r8
 8002314:	031e      	lsls	r6, r3, #12
 8002316:	0b36      	lsrs	r6, r6, #12
 8002318:	46b0      	mov	r8, r6
 800231a:	4e0d      	ldr	r6, [pc, #52]	@ (8002350 <__aeabi_dcmpun+0x40>)
 800231c:	030c      	lsls	r4, r1, #12
 800231e:	004d      	lsls	r5, r1, #1
 8002320:	005f      	lsls	r7, r3, #1
 8002322:	b500      	push	{lr}
 8002324:	0b24      	lsrs	r4, r4, #12
 8002326:	0d6d      	lsrs	r5, r5, #21
 8002328:	0d7f      	lsrs	r7, r7, #21
 800232a:	42b5      	cmp	r5, r6
 800232c:	d00b      	beq.n	8002346 <__aeabi_dcmpun+0x36>
 800232e:	4908      	ldr	r1, [pc, #32]	@ (8002350 <__aeabi_dcmpun+0x40>)
 8002330:	2000      	movs	r0, #0
 8002332:	428f      	cmp	r7, r1
 8002334:	d104      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 8002336:	4646      	mov	r6, r8
 8002338:	4316      	orrs	r6, r2
 800233a:	0030      	movs	r0, r6
 800233c:	1e43      	subs	r3, r0, #1
 800233e:	4198      	sbcs	r0, r3
 8002340:	bc80      	pop	{r7}
 8002342:	46b8      	mov	r8, r7
 8002344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002346:	4304      	orrs	r4, r0
 8002348:	2001      	movs	r0, #1
 800234a:	2c00      	cmp	r4, #0
 800234c:	d1f8      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 800234e:	e7ee      	b.n	800232e <__aeabi_dcmpun+0x1e>
 8002350:	000007ff 	.word	0x000007ff

08002354 <__aeabi_d2iz>:
 8002354:	000b      	movs	r3, r1
 8002356:	0002      	movs	r2, r0
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4d16      	ldr	r5, [pc, #88]	@ (80023b4 <__aeabi_d2iz+0x60>)
 800235c:	030c      	lsls	r4, r1, #12
 800235e:	b082      	sub	sp, #8
 8002360:	0049      	lsls	r1, r1, #1
 8002362:	2000      	movs	r0, #0
 8002364:	9200      	str	r2, [sp, #0]
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	0b24      	lsrs	r4, r4, #12
 800236a:	0d49      	lsrs	r1, r1, #21
 800236c:	0fde      	lsrs	r6, r3, #31
 800236e:	42a9      	cmp	r1, r5
 8002370:	dd04      	ble.n	800237c <__aeabi_d2iz+0x28>
 8002372:	4811      	ldr	r0, [pc, #68]	@ (80023b8 <__aeabi_d2iz+0x64>)
 8002374:	4281      	cmp	r1, r0
 8002376:	dd03      	ble.n	8002380 <__aeabi_d2iz+0x2c>
 8002378:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <__aeabi_d2iz+0x68>)
 800237a:	18f0      	adds	r0, r6, r3
 800237c:	b002      	add	sp, #8
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	2080      	movs	r0, #128	@ 0x80
 8002382:	0340      	lsls	r0, r0, #13
 8002384:	4320      	orrs	r0, r4
 8002386:	4c0e      	ldr	r4, [pc, #56]	@ (80023c0 <__aeabi_d2iz+0x6c>)
 8002388:	1a64      	subs	r4, r4, r1
 800238a:	2c1f      	cmp	r4, #31
 800238c:	dd08      	ble.n	80023a0 <__aeabi_d2iz+0x4c>
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <__aeabi_d2iz+0x70>)
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	40d8      	lsrs	r0, r3
 8002394:	0003      	movs	r3, r0
 8002396:	4258      	negs	r0, r3
 8002398:	2e00      	cmp	r6, #0
 800239a:	d1ef      	bne.n	800237c <__aeabi_d2iz+0x28>
 800239c:	0018      	movs	r0, r3
 800239e:	e7ed      	b.n	800237c <__aeabi_d2iz+0x28>
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <__aeabi_d2iz+0x74>)
 80023a2:	9a00      	ldr	r2, [sp, #0]
 80023a4:	469c      	mov	ip, r3
 80023a6:	0003      	movs	r3, r0
 80023a8:	4461      	add	r1, ip
 80023aa:	408b      	lsls	r3, r1
 80023ac:	40e2      	lsrs	r2, r4
 80023ae:	4313      	orrs	r3, r2
 80023b0:	e7f1      	b.n	8002396 <__aeabi_d2iz+0x42>
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	000003fe 	.word	0x000003fe
 80023b8:	0000041d 	.word	0x0000041d
 80023bc:	7fffffff 	.word	0x7fffffff
 80023c0:	00000433 	.word	0x00000433
 80023c4:	00000413 	.word	0x00000413
 80023c8:	fffffbed 	.word	0xfffffbed

080023cc <__aeabi_i2d>:
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d016      	beq.n	8002400 <__aeabi_i2d+0x34>
 80023d2:	17c3      	asrs	r3, r0, #31
 80023d4:	18c5      	adds	r5, r0, r3
 80023d6:	405d      	eors	r5, r3
 80023d8:	0fc4      	lsrs	r4, r0, #31
 80023da:	0028      	movs	r0, r5
 80023dc:	f7fe f864 	bl	80004a8 <__clzsi2>
 80023e0:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <__aeabi_i2d+0x58>)
 80023e2:	1a1b      	subs	r3, r3, r0
 80023e4:	055b      	lsls	r3, r3, #21
 80023e6:	0d5b      	lsrs	r3, r3, #21
 80023e8:	280a      	cmp	r0, #10
 80023ea:	dc14      	bgt.n	8002416 <__aeabi_i2d+0x4a>
 80023ec:	0002      	movs	r2, r0
 80023ee:	002e      	movs	r6, r5
 80023f0:	3215      	adds	r2, #21
 80023f2:	4096      	lsls	r6, r2
 80023f4:	220b      	movs	r2, #11
 80023f6:	1a12      	subs	r2, r2, r0
 80023f8:	40d5      	lsrs	r5, r2
 80023fa:	032d      	lsls	r5, r5, #12
 80023fc:	0b2d      	lsrs	r5, r5, #12
 80023fe:	e003      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002400:	2400      	movs	r4, #0
 8002402:	2300      	movs	r3, #0
 8002404:	2500      	movs	r5, #0
 8002406:	2600      	movs	r6, #0
 8002408:	051b      	lsls	r3, r3, #20
 800240a:	432b      	orrs	r3, r5
 800240c:	07e4      	lsls	r4, r4, #31
 800240e:	4323      	orrs	r3, r4
 8002410:	0030      	movs	r0, r6
 8002412:	0019      	movs	r1, r3
 8002414:	bd70      	pop	{r4, r5, r6, pc}
 8002416:	380b      	subs	r0, #11
 8002418:	4085      	lsls	r5, r0
 800241a:	032d      	lsls	r5, r5, #12
 800241c:	2600      	movs	r6, #0
 800241e:	0b2d      	lsrs	r5, r5, #12
 8002420:	e7f2      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	0000041e 	.word	0x0000041e

08002428 <__aeabi_ui2d>:
 8002428:	b510      	push	{r4, lr}
 800242a:	1e04      	subs	r4, r0, #0
 800242c:	d010      	beq.n	8002450 <__aeabi_ui2d+0x28>
 800242e:	f7fe f83b 	bl	80004a8 <__clzsi2>
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <__aeabi_ui2d+0x44>)
 8002434:	1a1b      	subs	r3, r3, r0
 8002436:	055b      	lsls	r3, r3, #21
 8002438:	0d5b      	lsrs	r3, r3, #21
 800243a:	280a      	cmp	r0, #10
 800243c:	dc0f      	bgt.n	800245e <__aeabi_ui2d+0x36>
 800243e:	220b      	movs	r2, #11
 8002440:	0021      	movs	r1, r4
 8002442:	1a12      	subs	r2, r2, r0
 8002444:	40d1      	lsrs	r1, r2
 8002446:	3015      	adds	r0, #21
 8002448:	030a      	lsls	r2, r1, #12
 800244a:	4084      	lsls	r4, r0
 800244c:	0b12      	lsrs	r2, r2, #12
 800244e:	e001      	b.n	8002454 <__aeabi_ui2d+0x2c>
 8002450:	2300      	movs	r3, #0
 8002452:	2200      	movs	r2, #0
 8002454:	051b      	lsls	r3, r3, #20
 8002456:	4313      	orrs	r3, r2
 8002458:	0020      	movs	r0, r4
 800245a:	0019      	movs	r1, r3
 800245c:	bd10      	pop	{r4, pc}
 800245e:	0022      	movs	r2, r4
 8002460:	380b      	subs	r0, #11
 8002462:	4082      	lsls	r2, r0
 8002464:	0312      	lsls	r2, r2, #12
 8002466:	2400      	movs	r4, #0
 8002468:	0b12      	lsrs	r2, r2, #12
 800246a:	e7f3      	b.n	8002454 <__aeabi_ui2d+0x2c>
 800246c:	0000041e 	.word	0x0000041e

08002470 <__clzdi2>:
 8002470:	b510      	push	{r4, lr}
 8002472:	2900      	cmp	r1, #0
 8002474:	d103      	bne.n	800247e <__clzdi2+0xe>
 8002476:	f7fe f817 	bl	80004a8 <__clzsi2>
 800247a:	3020      	adds	r0, #32
 800247c:	e002      	b.n	8002484 <__clzdi2+0x14>
 800247e:	0008      	movs	r0, r1
 8002480:	f7fe f812 	bl	80004a8 <__clzsi2>
 8002484:	bd10      	pop	{r4, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)

08002488 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2201      	movs	r2, #1
 8002496:	4013      	ands	r3, r2
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b002      	add	sp, #8
 80024a8:	bd80      	pop	{r7, pc}

080024aa <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2202      	movs	r2, #2
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d101      	bne.n	80024c2 <LL_SPI_IsActiveFlag_TXE+0x18>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}

080024cc <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	330c      	adds	r3, #12
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	b2db      	uxtb	r3, r3
}
 80024dc:	0018      	movs	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	000a      	movs	r2, r1
 80024ee:	1cfb      	adds	r3, r7, #3
 80024f0:	701a      	strb	r2, [r3, #0]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	330c      	adds	r3, #12
 80024f6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1cfa      	adds	r2, r7, #3
 80024fc:	7812      	ldrb	r2, [r2, #0]
 80024fe:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002500:	46c0      	nop			@ (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b004      	add	sp, #16
 8002506:	bd80      	pop	{r7, pc}

08002508 <spi_select_slave>:
 * @brief True if we've set the RTC from the cloud time
 */
// bool timeSet = false;

static inline void spi_select_slave(bool select)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	0002      	movs	r2, r0
 8002510:	1dfb      	adds	r3, r7, #7
 8002512:	701a      	strb	r2, [r3, #0]
    if (select)
 8002514:	1dfb      	adds	r3, r7, #7
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <spi_select_slave+0x1e>
    {
        RTC_H();
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <spi_select_slave+0x30>)
 800251e:	2280      	movs	r2, #128	@ 0x80
 8002520:	01d2      	lsls	r2, r2, #7
 8002522:	619a      	str	r2, [r3, #24]
    }
    else
    {
        RTC_L();
    }
}
 8002524:	e003      	b.n	800252e <spi_select_slave+0x26>
        RTC_L();
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <spi_select_slave+0x30>)
 8002528:	2280      	movs	r2, #128	@ 0x80
 800252a:	05d2      	lsls	r2, r2, #23
 800252c:	619a      	str	r2, [r3, #24]
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b002      	add	sp, #8
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	50000400 	.word	0x50000400

0800253c <resetConfig>:

    return (value & REG_OSC_STATUS_OMODE) != 0;
}

bool resetConfig(uint32_t flags)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
    printf("resetConfig(0x%08lx)\n", flags);
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	4b3f      	ldr	r3, [pc, #252]	@ (8002644 <resetConfig+0x108>)
 8002548:	0011      	movs	r1, r2
 800254a:	0018      	movs	r0, r3
 800254c:	f003 f868 	bl	8005620 <printf_>

    // Reset configuration registers to default values
    write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 8002550:	230f      	movs	r3, #15
 8002552:	2200      	movs	r2, #0
 8002554:	0011      	movs	r1, r2
 8002556:	0018      	movs	r0, r3
 8002558:	f000 fc54 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_CTRL_1, REG_CTRL_1_DEFAULT);
 800255c:	2310      	movs	r3, #16
 800255e:	2212      	movs	r2, #18
 8002560:	0011      	movs	r1, r2
 8002562:	0018      	movs	r0, r3
 8002564:	f000 fc4e 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_CTRL_2, REG_CTRL_2_DEFAULT);
 8002568:	2311      	movs	r3, #17
 800256a:	223c      	movs	r2, #60	@ 0x3c
 800256c:	0011      	movs	r1, r2
 800256e:	0018      	movs	r0, r3
 8002570:	f000 fc48 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_INT_MASK, REG_INT_MASK_DEFAULT);
 8002574:	2312      	movs	r3, #18
 8002576:	22e0      	movs	r2, #224	@ 0xe0
 8002578:	0011      	movs	r1, r2
 800257a:	0018      	movs	r0, r3
 800257c:	f000 fc42 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_SQW, REG_SQW_DEFAULT);
 8002580:	2313      	movs	r3, #19
 8002582:	2226      	movs	r2, #38	@ 0x26
 8002584:	0011      	movs	r1, r2
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fc3c 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_DEFAULT);
 800258c:	2317      	movs	r3, #23
 800258e:	2200      	movs	r2, #0
 8002590:	0011      	movs	r1, r2
 8002592:	0018      	movs	r0, r3
 8002594:	f000 fc36 	bl	8002e04 <write_rtc_register>

    if ((flags & RESET_PRESERVE_REPEATING_TIMER) != 0)
 8002598:	2201      	movs	r2, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4013      	ands	r3, r2
 800259e:	d010      	beq.n	80025c2 <resetConfig+0x86>
    {
        maskRegister(REG_TIMER_CTRL, ~REG_TIMER_CTRL_RPT_MASK, REG_TIMER_CTRL_DEFAULT & ~REG_TIMER_CTRL_RPT_MASK, false);
 80025a0:	2018      	movs	r0, #24
 80025a2:	231c      	movs	r3, #28
 80025a4:	43db      	mvns	r3, r3
 80025a6:	b2d9      	uxtb	r1, r3
 80025a8:	231c      	movs	r3, #28
 80025aa:	b25b      	sxtb	r3, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	2223      	movs	r2, #35	@ 0x23
 80025b2:	b252      	sxtb	r2, r2
 80025b4:	4013      	ands	r3, r2
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	f000 fa54 	bl	8002a68 <maskRegister>
 80025c0:	e005      	b.n	80025ce <resetConfig+0x92>
    }
    else
    {
        write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 80025c2:	2318      	movs	r3, #24
 80025c4:	2223      	movs	r2, #35	@ 0x23
 80025c6:	0011      	movs	r1, r2
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 fc1b 	bl	8002e04 <write_rtc_register>
    }

    write_rtc_register(REG_TIMER, REG_TIMER_DEFAULT);
 80025ce:	2319      	movs	r3, #25
 80025d0:	2200      	movs	r2, #0
 80025d2:	0011      	movs	r1, r2
 80025d4:	0018      	movs	r0, r3
 80025d6:	f000 fc15 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_TIMER_INITIAL, REG_TIMER_INITIAL_DEFAULT);
 80025da:	231a      	movs	r3, #26
 80025dc:	2200      	movs	r2, #0
 80025de:	0011      	movs	r1, r2
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 fc0f 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_WDT, REG_WDT_DEFAULT);
 80025e6:	231b      	movs	r3, #27
 80025e8:	2200      	movs	r2, #0
 80025ea:	0011      	movs	r1, r2
 80025ec:	0018      	movs	r0, r3
 80025ee:	f000 fc09 	bl	8002e04 <write_rtc_register>

    uint8_t oscCtrl = REG_OSC_CTRL_DEFAULT;
 80025f2:	200f      	movs	r0, #15
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]
    if ((flags & RESET_DISABLE_XT) != 0)
 80025fa:	2202      	movs	r2, #2
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4013      	ands	r3, r2
 8002600:	d008      	beq.n	8002614 <resetConfig+0xd8>
    {
        // If disabling XT oscillator, set OSEL to 1 (RC oscillator)
        // Also enable FOS so if the XT oscillator fails, it will switch to RC (just in case)
        // and ACAL to 0 (however REG_OSC_CTRL_DEFAULT already sets ACAL to 0)
        oscCtrl |= REG_OSC_CTRL_OSEL | REG_OSC_CTRL_FOS;
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	2308      	movs	r3, #8
 8002606:	4313      	orrs	r3, r2
 8002608:	b2d9      	uxtb	r1, r3
 800260a:	183b      	adds	r3, r7, r0
 800260c:	183a      	adds	r2, r7, r0
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	701a      	strb	r2, [r3, #0]
    }
    // write_rtc_register(REG_OSC_CTRL, oscCtrl);
    // write_rtc_register(REG_TRICKLE, REG_TRICKLE_DEFAULT);
    write_rtc_register(REG_BREF_CTRL, REG_BREF_CTRL_DEFAULT);
 8002614:	2321      	movs	r3, #33	@ 0x21
 8002616:	22f0      	movs	r2, #240	@ 0xf0
 8002618:	0011      	movs	r1, r2
 800261a:	0018      	movs	r0, r3
 800261c:	f000 fbf2 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_AFCTRL, REG_AFCTRL_DEFAULT);
 8002620:	2326      	movs	r3, #38	@ 0x26
 8002622:	2200      	movs	r2, #0
 8002624:	0011      	movs	r1, r2
 8002626:	0018      	movs	r0, r3
 8002628:	f000 fbec 	bl	8002e04 <write_rtc_register>
    // write_rtc_register(REG_BATMODE_IO, REG_BATMODE_IO_DEFAULT);
    write_rtc_register(REG_OCTRL, REG_OCTRL_DEFAULT);
 800262c:	2330      	movs	r3, #48	@ 0x30
 800262e:	2200      	movs	r2, #0
 8002630:	0011      	movs	r1, r2
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fbe6 	bl	8002e04 <write_rtc_register>

    return true;
 8002638:	2301      	movs	r3, #1
}
 800263a:	0018      	movs	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	b004      	add	sp, #16
 8002640:	bd80      	pop	{r7, pc}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	0800f99c 	.word	0x0800f99c

08002648 <setWDT>:

    return true;
}

bool setWDT(int seconds)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    bool bResult = false;
 8002650:	230f      	movs	r3, #15
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
    // printf("setWDT %d\n", seconds);

    if (seconds < 0)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	da02      	bge.n	8002664 <setWDT+0x1c>
    {
        seconds = watchdogSecs;
 800265e:	4b2d      	ldr	r3, [pc, #180]	@ (8002714 <setWDT+0xcc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	607b      	str	r3, [r7, #4]
    }

    if (seconds == 0)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d112      	bne.n	8002690 <setWDT+0x48>
    {
        // Disable WDT
        bResult = write_rtc_register(REG_WDT, 0x00);
 800266a:	231b      	movs	r3, #27
 800266c:	2100      	movs	r1, #0
 800266e:	0018      	movs	r0, r3
 8002670:	f000 fbc8 	bl	8002e04 <write_rtc_register>
 8002674:	0003      	movs	r3, r0
 8002676:	001a      	movs	r2, r3
 8002678:	230f      	movs	r3, #15
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	1e51      	subs	r1, r2, #1
 800267e:	418a      	sbcs	r2, r1
 8002680:	701a      	strb	r2, [r3, #0]

        watchdogSecs = 0;
 8002682:	4b24      	ldr	r3, [pc, #144]	@ (8002714 <setWDT+0xcc>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
        watchdogUpdatePeriod = 0;
 8002688:	4b23      	ldr	r3, [pc, #140]	@ (8002718 <setWDT+0xd0>)
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e03a      	b.n	8002706 <setWDT+0xbe>
    }
    else
    {
        // Use 1/4 Hz clock
        int fourSecs = seconds / 4;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	da00      	bge.n	8002698 <setWDT+0x50>
 8002696:	3303      	adds	r3, #3
 8002698:	109b      	asrs	r3, r3, #2
 800269a:	60bb      	str	r3, [r7, #8]
        if (fourSecs < 1)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	dc01      	bgt.n	80026a6 <setWDT+0x5e>
        {
            fourSecs = 1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	60bb      	str	r3, [r7, #8]
        }
        if (fourSecs > 31)
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b1f      	cmp	r3, #31
 80026aa:	dd01      	ble.n	80026b0 <setWDT+0x68>
        {
            fourSecs = 31;
 80026ac:	231f      	movs	r3, #31
 80026ae:	60bb      	str	r3, [r7, #8]
        }
        bResult = write_rtc_register(REG_WDT, REG_WDT_RESET | (fourSecs << 2) | REG_WDT_WRB_1_4_HZ);
 80026b0:	201b      	movs	r0, #27
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	b25a      	sxtb	r2, r3
 80026b8:	2380      	movs	r3, #128	@ 0x80
 80026ba:	b25b      	sxtb	r3, r3
 80026bc:	4313      	orrs	r3, r2
 80026be:	b25a      	sxtb	r2, r3
 80026c0:	2303      	movs	r3, #3
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	4313      	orrs	r3, r2
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	0019      	movs	r1, r3
 80026cc:	f000 fb9a 	bl	8002e04 <write_rtc_register>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	200f      	movs	r0, #15
 80026d6:	183b      	adds	r3, r7, r0
 80026d8:	1e51      	subs	r1, r2, #1
 80026da:	418a      	sbcs	r2, r1
 80026dc:	701a      	strb	r2, [r3, #0]

        printf("watchdog set fourSecs=%d bResult=%d\n", fourSecs, bResult);
 80026de:	183b      	adds	r3, r7, r0
 80026e0:	781a      	ldrb	r2, [r3, #0]
 80026e2:	68b9      	ldr	r1, [r7, #8]
 80026e4:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <setWDT+0xd4>)
 80026e6:	0018      	movs	r0, r3
 80026e8:	f002 ff9a 	bl	8005620 <printf_>

        watchdogSecs = seconds;
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <setWDT+0xcc>)
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	601a      	str	r2, [r3, #0]

        // Update watchdog half way through period
        watchdogUpdatePeriod = (fourSecs * 2000);
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	0013      	movs	r3, r2
 80026f6:	015b      	lsls	r3, r3, #5
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	189b      	adds	r3, r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	001a      	movs	r2, r3
 8002702:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <setWDT+0xd0>)
 8002704:	601a      	str	r2, [r3, #0]
    }

    return bResult;
 8002706:	230f      	movs	r3, #15
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	781b      	ldrb	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}
 8002714:	2000035c 	.word	0x2000035c
 8002718:	20000360 	.word	0x20000360
 800271c:	0800f9fc 	.word	0x0800f9fc

08002720 <deepPowerDown>:

    return true;
}

bool deepPowerDown(int seconds)
{
 8002720:	b5b0      	push	{r4, r5, r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    const char *errorMsg = "failure in deepPowerDown %d\n";
 8002728:	4b6e      	ldr	r3, [pc, #440]	@ (80028e4 <deepPowerDown+0x1c4>)
 800272a:	617b      	str	r3, [r7, #20]
    bool bResult;

    printf("deepPowerDown %d\n", seconds);
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4b6e      	ldr	r3, [pc, #440]	@ (80028e8 <deepPowerDown+0x1c8>)
 8002730:	0011      	movs	r1, r2
 8002732:	0018      	movs	r0, r3
 8002734:	f002 ff74 	bl	8005620 <printf_>

    // Disable watchdog
    bResult = setWDT(0);
 8002738:	2513      	movs	r5, #19
 800273a:	197c      	adds	r4, r7, r5
 800273c:	2000      	movs	r0, #0
 800273e:	f7ff ff83 	bl	8002648 <setWDT>
 8002742:	0003      	movs	r3, r0
 8002744:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002746:	197b      	adds	r3, r7, r5
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2201      	movs	r2, #1
 800274c:	4053      	eors	r3, r2
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d009      	beq.n	8002768 <deepPowerDown+0x48>
    {
        printf(errorMsg, __LINE__);
 8002754:	2346      	movs	r3, #70	@ 0x46
 8002756:	33ff      	adds	r3, #255	@ 0xff
 8002758:	001a      	movs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	0011      	movs	r1, r2
 800275e:	0018      	movs	r0, r3
 8002760:	f002 ff5e 	bl	8005620 <printf_>
        return false;
 8002764:	2300      	movs	r3, #0
 8002766:	e0b8      	b.n	80028da <deepPowerDown+0x1ba>
    }

    bResult = setCountdownTimer(seconds, false);
 8002768:	2513      	movs	r5, #19
 800276a:	197c      	adds	r4, r7, r5
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2100      	movs	r1, #0
 8002770:	0018      	movs	r0, r3
 8002772:	f000 f8bf 	bl	80028f4 <setCountdownTimer>
 8002776:	0003      	movs	r3, r0
 8002778:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 800277a:	197b      	adds	r3, r7, r5
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4053      	eors	r3, r2
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <deepPowerDown+0x7a>
    {
        printf(errorMsg, __LINE__);
 8002788:	23a6      	movs	r3, #166	@ 0xa6
 800278a:	005a      	lsls	r2, r3, #1
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f002 ff45 	bl	8005620 <printf_>
        return false;
 8002796:	2300      	movs	r3, #0
 8002798:	e09f      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // Make sure STOP (stop clocking system is 0, otherwise sleep mode cannot be entered)
    // PWR2 = 1 (low resistance power switch)
    // (also would probably work with PWR2 = 0, as nIRQ2 should be high-true for sleep mode)
    bResult = maskRegister(REG_CTRL_1, (uint8_t) ~(REG_CTRL_1_STOP | REG_CTRL_1_RSP), REG_CTRL_1_PWR2, 0);
 800279a:	2010      	movs	r0, #16
 800279c:	2280      	movs	r2, #128	@ 0x80
 800279e:	2308      	movs	r3, #8
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	b2d9      	uxtb	r1, r3
 80027a8:	2202      	movs	r2, #2
 80027aa:	2513      	movs	r5, #19
 80027ac:	197c      	adds	r4, r7, r5
 80027ae:	2300      	movs	r3, #0
 80027b0:	f000 f95a 	bl	8002a68 <maskRegister>
 80027b4:	0003      	movs	r3, r0
 80027b6:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027b8:	197b      	adds	r3, r7, r5
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4053      	eors	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <deepPowerDown+0xb8>
    {
        printf(errorMsg, __LINE__);
 80027c6:	23ab      	movs	r3, #171	@ 0xab
 80027c8:	005a      	lsls	r2, r3, #1
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	0011      	movs	r1, r2
 80027ce:	0018      	movs	r0, r3
 80027d0:	f002 ff26 	bl	8005620 <printf_>
        return false;
 80027d4:	2300      	movs	r3, #0
 80027d6:	e080      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // Disable the I/O interface in sleep
    bResult = setRegisterBit(REG_OSC_CTRL, REG_OSC_CTRL_PWGT, 0);
 80027d8:	231c      	movs	r3, #28
 80027da:	2104      	movs	r1, #4
 80027dc:	2513      	movs	r5, #19
 80027de:	197c      	adds	r4, r7, r5
 80027e0:	2200      	movs	r2, #0
 80027e2:	0018      	movs	r0, r3
 80027e4:	f000 f9a0 	bl	8002b28 <setRegisterBit>
 80027e8:	0003      	movs	r3, r0
 80027ea:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027ec:	197b      	adds	r3, r7, r5
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2201      	movs	r2, #1
 80027f2:	4053      	eors	r3, r2
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <deepPowerDown+0xec>
    {
        printf(errorMsg, __LINE__);
 80027fa:	23af      	movs	r3, #175	@ 0xaf
 80027fc:	005a      	lsls	r2, r3, #1
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	0011      	movs	r1, r2
 8002802:	0018      	movs	r0, r3
 8002804:	f002 ff0c 	bl	8005620 <printf_>
        return false;
 8002808:	2300      	movs	r3, #0
 800280a:	e066      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // OUT2S = 6 to enable sleep mode
    bResult = maskRegister(REG_CTRL_2, (uint8_t)~REG_CTRL_2_OUT2S_MASK, REG_CTRL_2_OUT2S_SLEEP, 0);
 800280c:	2011      	movs	r0, #17
 800280e:	231c      	movs	r3, #28
 8002810:	43db      	mvns	r3, r3
 8002812:	b2d9      	uxtb	r1, r3
 8002814:	2218      	movs	r2, #24
 8002816:	2513      	movs	r5, #19
 8002818:	197c      	adds	r4, r7, r5
 800281a:	2300      	movs	r3, #0
 800281c:	f000 f924 	bl	8002a68 <maskRegister>
 8002820:	0003      	movs	r3, r0
 8002822:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002824:	197b      	adds	r3, r7, r5
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2201      	movs	r2, #1
 800282a:	4053      	eors	r3, r2
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d008      	beq.n	8002844 <deepPowerDown+0x124>
    {
        printf(errorMsg, __LINE__);
 8002832:	23b3      	movs	r3, #179	@ 0xb3
 8002834:	005a      	lsls	r2, r3, #1
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	0011      	movs	r1, r2
 800283a:	0018      	movs	r0, r3
 800283c:	f002 fef0 	bl	8005620 <printf_>
        return false;
 8002840:	2300      	movs	r3, #0
 8002842:	e04a      	b.n	80028da <deepPowerDown+0x1ba>
    }
    //    hex_dump();
    HAL_Delay(1);
 8002844:	2001      	movs	r0, #1
 8002846:	f003 fb87 	bl	8005f58 <HAL_Delay>
    // Enter sleep mode
    bResult = write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_SLP | REG_SLEEP_CTRL_SLRES); // REG_SLEEP_CTRL_SLP | 0x01
 800284a:	2017      	movs	r0, #23
 800284c:	2280      	movs	r2, #128	@ 0x80
 800284e:	2340      	movs	r3, #64	@ 0x40
 8002850:	4313      	orrs	r3, r2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	0019      	movs	r1, r3
 8002856:	f000 fad5 	bl	8002e04 <write_rtc_register>
 800285a:	0003      	movs	r3, r0
 800285c:	001a      	movs	r2, r3
 800285e:	2013      	movs	r0, #19
 8002860:	183b      	adds	r3, r7, r0
 8002862:	1e51      	subs	r1, r2, #1
 8002864:	418a      	sbcs	r2, r1
 8002866:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002868:	183b      	adds	r3, r7, r0
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	4053      	eors	r3, r2
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d009      	beq.n	800288a <deepPowerDown+0x16a>
    {
        printf(errorMsg, __LINE__);
 8002876:	2370      	movs	r3, #112	@ 0x70
 8002878:	33ff      	adds	r3, #255	@ 0xff
 800287a:	001a      	movs	r2, r3
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	0011      	movs	r1, r2
 8002880:	0018      	movs	r0, r3
 8002882:	f002 fecd 	bl	8005620 <printf_>
        return false;
 8002886:	2300      	movs	r3, #0
 8002888:	e027      	b.n	80028da <deepPowerDown+0x1ba>
    }
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0xc2); // enable
    // _log.trace("delay in case we didn't power down");
    uint32_t start = HAL_GetTick();
 800288a:	f003 fb5b 	bl	8005f44 <HAL_GetTick>
 800288e:	0003      	movs	r3, r0
 8002890:	60fb      	str	r3, [r7, #12]
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 8002892:	e00f      	b.n	80028b4 <deepPowerDown+0x194>
    {
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 8002894:	2317      	movs	r3, #23
 8002896:	0018      	movs	r0, r3
 8002898:	f000 fa82 	bl	8002da0 <read_rtc_register>
 800289c:	0003      	movs	r3, r0
 800289e:	001a      	movs	r2, r3
 80028a0:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <deepPowerDown+0x1cc>)
 80028a2:	0011      	movs	r1, r2
 80028a4:	0018      	movs	r0, r3
 80028a6:	f002 febb 	bl	8005620 <printf_>
        HAL_Delay(1000);
 80028aa:	23fa      	movs	r3, #250	@ 0xfa
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	0018      	movs	r0, r3
 80028b0:	f003 fb52 	bl	8005f58 <HAL_Delay>
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80028b4:	f003 fb46 	bl	8005f44 <HAL_GetTick>
 80028b8:	0002      	movs	r2, r0
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	1ad1      	subs	r1, r2, r3
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	0013      	movs	r3, r2
 80028c2:	015b      	lsls	r3, r3, #5
 80028c4:	1a9b      	subs	r3, r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	189b      	adds	r3, r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	4299      	cmp	r1, r3
 80028ce:	d3e1      	bcc.n	8002894 <deepPowerDown+0x174>
    }

    printf("didn't power down\n");
 80028d0:	4b07      	ldr	r3, [pc, #28]	@ (80028f0 <deepPowerDown+0x1d0>)
 80028d2:	0018      	movs	r0, r3
 80028d4:	f002 fea4 	bl	8005620 <printf_>

    return true;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	0018      	movs	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	b006      	add	sp, #24
 80028e0:	bdb0      	pop	{r4, r5, r7, pc}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	0800fa74 	.word	0x0800fa74
 80028e8:	0800fa94 	.word	0x0800fa94
 80028ec:	0800faa8 	.word	0x0800faa8
 80028f0:	0800fac0 	.word	0x0800fac0

080028f4 <setCountdownTimer>:

bool setCountdownTimer(int value, bool minutes)
{
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	000a      	movs	r2, r1
 80028fe:	1cfb      	adds	r3, r7, #3
 8002900:	701a      	strb	r2, [r3, #0]
    const char *errorMsg = "failure in setCountdownTimer %d\n";
 8002902:	4b58      	ldr	r3, [pc, #352]	@ (8002a64 <setCountdownTimer+0x170>)
 8002904:	60fb      	str	r3, [r7, #12]
    bool bResult;

    // Clear any pending interrupts
    bResult = write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 8002906:	230f      	movs	r3, #15
 8002908:	2200      	movs	r2, #0
 800290a:	0011      	movs	r1, r2
 800290c:	0018      	movs	r0, r3
 800290e:	f000 fa79 	bl	8002e04 <write_rtc_register>
 8002912:	0003      	movs	r3, r0
 8002914:	001a      	movs	r2, r3
 8002916:	200b      	movs	r0, #11
 8002918:	183b      	adds	r3, r7, r0
 800291a:	1e51      	subs	r1, r2, #1
 800291c:	418a      	sbcs	r2, r1
 800291e:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002920:	183b      	adds	r3, r7, r0
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2201      	movs	r2, #1
 8002926:	4053      	eors	r3, r2
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <setCountdownTimer+0x4e>
    {
        printf(errorMsg, __LINE__);
 800292e:	238a      	movs	r3, #138	@ 0x8a
 8002930:	33ff      	adds	r3, #255	@ 0xff
 8002932:	001a      	movs	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	0011      	movs	r1, r2
 8002938:	0018      	movs	r0, r3
 800293a:	f002 fe71 	bl	8005620 <printf_>
        return false;
 800293e:	2300      	movs	r3, #0
 8002940:	e08c      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Stop countdown timer if already running since it can't be set while running
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 8002942:	2318      	movs	r3, #24
 8002944:	2223      	movs	r2, #35	@ 0x23
 8002946:	0011      	movs	r1, r2
 8002948:	0018      	movs	r0, r3
 800294a:	f000 fa5b 	bl	8002e04 <write_rtc_register>
 800294e:	0003      	movs	r3, r0
 8002950:	001a      	movs	r2, r3
 8002952:	200b      	movs	r0, #11
 8002954:	183b      	adds	r3, r7, r0
 8002956:	1e51      	subs	r1, r2, #1
 8002958:	418a      	sbcs	r2, r1
 800295a:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 800295c:	183b      	adds	r3, r7, r0
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2201      	movs	r2, #1
 8002962:	4053      	eors	r3, r2
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d009      	beq.n	800297e <setCountdownTimer+0x8a>
    {
        printf(errorMsg, __LINE__);
 800296a:	2392      	movs	r3, #146	@ 0x92
 800296c:	33ff      	adds	r3, #255	@ 0xff
 800296e:	001a      	movs	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	0011      	movs	r1, r2
 8002974:	0018      	movs	r0, r3
 8002976:	f002 fe53 	bl	8005620 <printf_>
        return false;
 800297a:	2300      	movs	r3, #0
 800297c:	e06e      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Set countdown timer duration
    if (value < 1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	dc01      	bgt.n	8002988 <setCountdownTimer+0x94>
    {
        value = 1;
 8002984:	2301      	movs	r3, #1
 8002986:	607b      	str	r3, [r7, #4]
    }
    if (value > 255)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2bff      	cmp	r3, #255	@ 0xff
 800298c:	dd01      	ble.n	8002992 <setCountdownTimer+0x9e>
    {
        value = 255;
 800298e:	23ff      	movs	r3, #255	@ 0xff
 8002990:	607b      	str	r3, [r7, #4]
    }
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 8002992:	2219      	movs	r2, #25
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	b2db      	uxtb	r3, r3
 8002998:	0019      	movs	r1, r3
 800299a:	0010      	movs	r0, r2
 800299c:	f000 fa32 	bl	8002e04 <write_rtc_register>
 80029a0:	0003      	movs	r3, r0
 80029a2:	001a      	movs	r2, r3
 80029a4:	200b      	movs	r0, #11
 80029a6:	183b      	adds	r3, r7, r0
 80029a8:	1e51      	subs	r1, r2, #1
 80029aa:	418a      	sbcs	r2, r1
 80029ac:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80029ae:	183b      	adds	r3, r7, r0
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2201      	movs	r2, #1
 80029b4:	4053      	eors	r3, r2
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d009      	beq.n	80029d0 <setCountdownTimer+0xdc>
    {
        printf(errorMsg, __LINE__);
 80029bc:	23a2      	movs	r3, #162	@ 0xa2
 80029be:	33ff      	adds	r3, #255	@ 0xff
 80029c0:	001a      	movs	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	0011      	movs	r1, r2
 80029c6:	0018      	movs	r0, r3
 80029c8:	f002 fe2a 	bl	8005620 <printf_>
        return false;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e045      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Enable countdown timer interrupt (TIE = 1) in IntMask
    bResult = setRegisterBit(REG_INT_MASK, REG_INT_MASK_TIE, 0);
 80029d0:	2312      	movs	r3, #18
 80029d2:	2108      	movs	r1, #8
 80029d4:	250b      	movs	r5, #11
 80029d6:	197c      	adds	r4, r7, r5
 80029d8:	2200      	movs	r2, #0
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 f8a4 	bl	8002b28 <setRegisterBit>
 80029e0:	0003      	movs	r3, r0
 80029e2:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80029e4:	197b      	adds	r3, r7, r5
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2201      	movs	r2, #1
 80029ea:	4053      	eors	r3, r2
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <setCountdownTimer+0x112>
    {
        printf(errorMsg, __LINE__);
 80029f2:	23aa      	movs	r3, #170	@ 0xaa
 80029f4:	33ff      	adds	r3, #255	@ 0xff
 80029f6:	001a      	movs	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	0011      	movs	r1, r2
 80029fc:	0018      	movs	r0, r3
 80029fe:	f002 fe0f 	bl	8005620 <printf_>
        return false;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e02a      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Set the TFS frequency to 1/60 Hz for minutes or 1 Hz for seconds
    uint8_t tfs = (minutes ? REG_TIMER_CTRL_TFS_1_60 : REG_TIMER_CTRL_TFS_1);
 8002a06:	1cfb      	adds	r3, r7, #3
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <setCountdownTimer+0x11e>
 8002a0e:	2203      	movs	r2, #3
 8002a10:	e000      	b.n	8002a14 <setCountdownTimer+0x120>
 8002a12:	2202      	movs	r2, #2
 8002a14:	210a      	movs	r1, #10
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	701a      	strb	r2, [r3, #0]

    // Enable countdown timer (TE = 1) in countdown timer control register
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_TE | tfs);
 8002a1a:	2018      	movs	r0, #24
 8002a1c:	2280      	movs	r2, #128	@ 0x80
 8002a1e:	187b      	adds	r3, r7, r1
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	0019      	movs	r1, r3
 8002a28:	f000 f9ec 	bl	8002e04 <write_rtc_register>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	001a      	movs	r2, r3
 8002a30:	200b      	movs	r0, #11
 8002a32:	183b      	adds	r3, r7, r0
 8002a34:	1e51      	subs	r1, r2, #1
 8002a36:	418a      	sbcs	r2, r1
 8002a38:	701a      	strb	r2, [r3, #0]
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0x42); // 0xc2

    if (!bResult)
 8002a3a:	183b      	adds	r3, r7, r0
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	4053      	eors	r3, r2
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <setCountdownTimer+0x166>
    {
        printf(errorMsg, __LINE__);
 8002a48:	23db      	movs	r3, #219	@ 0xdb
 8002a4a:	005a      	lsls	r2, r3, #1
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	0011      	movs	r1, r2
 8002a50:	0018      	movs	r0, r3
 8002a52:	f002 fde5 	bl	8005620 <printf_>
        return false;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    return true;
 8002a5a:	2301      	movs	r3, #1
}
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b004      	add	sp, #16
 8002a62:	bdb0      	pop	{r4, r5, r7, pc}
 8002a64:	0800fad4 	.word	0x0800fad4

08002a68 <maskRegister>:

bool maskRegister(uint8_t regAddr, uint8_t andValue, uint8_t orValue, bool lock)
{
 8002a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	0005      	movs	r5, r0
 8002a70:	000c      	movs	r4, r1
 8002a72:	0010      	movs	r0, r2
 8002a74:	0019      	movs	r1, r3
 8002a76:	1dfb      	adds	r3, r7, #7
 8002a78:	1c2a      	adds	r2, r5, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
 8002a7c:	1dbb      	adds	r3, r7, #6
 8002a7e:	1c22      	adds	r2, r4, #0
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	1d7b      	adds	r3, r7, #5
 8002a84:	1c02      	adds	r2, r0, #0
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	1c0a      	adds	r2, r1, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
    bool bResult = false;
 8002a8e:	250f      	movs	r5, #15
 8002a90:	197b      	adds	r3, r7, r5
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]

    uint8_t value;

    value = read_rtc_register(regAddr);
 8002a96:	260e      	movs	r6, #14
 8002a98:	19bc      	adds	r4, r7, r6
 8002a9a:	1dfb      	adds	r3, r7, #7
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 f97e 	bl	8002da0 <read_rtc_register>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	7023      	strb	r3, [r4, #0]

    uint8_t newValue = (value & andValue) | orValue;
 8002aa8:	19bb      	adds	r3, r7, r6
 8002aaa:	1dba      	adds	r2, r7, #6
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	7812      	ldrb	r2, [r2, #0]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	b2d9      	uxtb	r1, r3
 8002ab4:	200d      	movs	r0, #13
 8002ab6:	183b      	adds	r3, r7, r0
 8002ab8:	1d7a      	adds	r2, r7, #5
 8002aba:	7812      	ldrb	r2, [r2, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	701a      	strb	r2, [r3, #0]

    bResult = write_rtc_register(regAddr, newValue);
 8002ac0:	183b      	adds	r3, r7, r0
 8002ac2:	781a      	ldrb	r2, [r3, #0]
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	0011      	movs	r1, r2
 8002aca:	0018      	movs	r0, r3
 8002acc:	f000 f99a 	bl	8002e04 <write_rtc_register>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	001a      	movs	r2, r3
 8002ad4:	197b      	adds	r3, r7, r5
 8002ad6:	1e51      	subs	r1, r2, #1
 8002ad8:	418a      	sbcs	r2, r1
 8002ada:	701a      	strb	r2, [r3, #0]

    return bResult;
 8002adc:	197b      	adds	r3, r7, r5
 8002ade:	781b      	ldrb	r3, [r3, #0]
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	b005      	add	sp, #20
 8002ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ae8 <clearRegisterBit>:

    return bResult && ((value & bitMask) != 0);
}

bool clearRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002ae8:	b590      	push	{r4, r7, lr}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	0004      	movs	r4, r0
 8002af0:	0008      	movs	r0, r1
 8002af2:	0011      	movs	r1, r2
 8002af4:	1dfb      	adds	r3, r7, #7
 8002af6:	1c22      	adds	r2, r4, #0
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	1dbb      	adds	r3, r7, #6
 8002afc:	1c02      	adds	r2, r0, #0
 8002afe:	701a      	strb	r2, [r3, #0]
 8002b00:	1d7b      	adds	r3, r7, #5
 8002b02:	1c0a      	adds	r2, r1, #0
 8002b04:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, ~bitMask, 0x00, lock);
 8002b06:	1dbb      	adds	r3, r7, #6
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	1d7b      	adds	r3, r7, #5
 8002b10:	781a      	ldrb	r2, [r3, #0]
 8002b12:	1dfb      	adds	r3, r7, #7
 8002b14:	7818      	ldrb	r0, [r3, #0]
 8002b16:	0013      	movs	r3, r2
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f7ff ffa5 	bl	8002a68 <maskRegister>
 8002b1e:	0003      	movs	r3, r0
}
 8002b20:	0018      	movs	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b003      	add	sp, #12
 8002b26:	bd90      	pop	{r4, r7, pc}

08002b28 <setRegisterBit>:

bool setRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002b28:	b590      	push	{r4, r7, lr}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	0004      	movs	r4, r0
 8002b30:	0008      	movs	r0, r1
 8002b32:	0011      	movs	r1, r2
 8002b34:	1dfb      	adds	r3, r7, #7
 8002b36:	1c22      	adds	r2, r4, #0
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	1dbb      	adds	r3, r7, #6
 8002b3c:	1c02      	adds	r2, r0, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	1d7b      	adds	r3, r7, #5
 8002b42:	1c0a      	adds	r2, r1, #0
 8002b44:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, 0xff, bitMask, lock);
 8002b46:	1d7b      	adds	r3, r7, #5
 8002b48:	7819      	ldrb	r1, [r3, #0]
 8002b4a:	1dbb      	adds	r3, r7, #6
 8002b4c:	781a      	ldrb	r2, [r3, #0]
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	7818      	ldrb	r0, [r3, #0]
 8002b52:	000b      	movs	r3, r1
 8002b54:	21ff      	movs	r1, #255	@ 0xff
 8002b56:	f7ff ff87 	bl	8002a68 <maskRegister>
 8002b5a:	0003      	movs	r3, r0
}
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b003      	add	sp, #12
 8002b62:	bd90      	pop	{r4, r7, pc}

08002b64 <readRam>:
    }
    return bResult;
}

bool readRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock)
{
 8002b64:	b5b0      	push	{r4, r5, r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	001a      	movs	r2, r3
 8002b72:	1cfb      	adds	r3, r7, #3
 8002b74:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002b76:	231f      	movs	r3, #31
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 8002b7e:	f000 f97d 	bl	8002e7c <utils_enter_critical_section>
 8002b82:	0003      	movs	r3, r0
 8002b84:	617b      	str	r3, [r7, #20]

    while (dataLen > 0)
 8002b86:	e047      	b.n	8002c18 <readRam+0xb4>
    {
        size_t count = dataLen;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	61bb      	str	r3, [r7, #24]
        if (count > 32)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b20      	cmp	r3, #32
 8002b90:	d901      	bls.n	8002b96 <readRam+0x32>
        {
            // Too large for a single I2C operation
            count = 32;
 8002b92:	2320      	movs	r3, #32
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b9a:	d808      	bhi.n	8002bae <readRam+0x4a>
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	18d3      	adds	r3, r2, r3
 8002ba2:	2b80      	cmp	r3, #128	@ 0x80
 8002ba4:	d903      	bls.n	8002bae <readRam+0x4a>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2280      	movs	r2, #128	@ 0x80
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	61bb      	str	r3, [r7, #24]
        }
        if (ramAddr < 128)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bb2:	d806      	bhi.n	8002bc2 <readRam+0x5e>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bb4:	233f      	movs	r3, #63	@ 0x3f
 8002bb6:	2104      	movs	r1, #4
 8002bb8:	2200      	movs	r2, #0
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f7ff ff94 	bl	8002ae8 <clearRegisterBit>
 8002bc0:	e005      	b.n	8002bce <readRam+0x6a>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bc2:	233f      	movs	r3, #63	@ 0x3f
 8002bc4:	2104      	movs	r1, #4
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f7ff ffad 	bl	8002b28 <setRegisterBit>
        }

        bResult = readRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count); // !!!!!!!!!
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	227f      	movs	r2, #127	@ 0x7f
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2280      	movs	r2, #128	@ 0x80
 8002bda:	189b      	adds	r3, r3, r2
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	251f      	movs	r5, #31
 8002be4:	197c      	adds	r4, r7, r5
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f000 f965 	bl	8002eb8 <readRegisters>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	4053      	eors	r3, r2
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d10f      	bne.n	8002c20 <readRam+0xbc>
        {
            break;
        }
        ramAddr += count;
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	18d3      	adds	r3, r2, r3
 8002c06:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	607b      	str	r3, [r7, #4]
        data += count;
 8002c10:	68ba      	ldr	r2, [r7, #8]
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	18d3      	adds	r3, r2, r3
 8002c16:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1b4      	bne.n	8002b88 <readRam+0x24>
 8002c1e:	e000      	b.n	8002c22 <readRam+0xbe>
            break;
 8002c20:	46c0      	nop			@ (mov r8, r8)
    }

    utils_exit_critical_section(primask_bit);
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 f938 	bl	8002e9a <utils_exit_critical_section>

    return bResult;
 8002c2a:	231f      	movs	r3, #31
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	781b      	ldrb	r3, [r3, #0]
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b008      	add	sp, #32
 8002c36:	bdb0      	pop	{r4, r5, r7, pc}

08002c38 <writeRam>:
 * @param data The buffer containing the data to write
 * @param dataLen The number of bytes to write
 * The dataLen can be larger than the maximum I2C write. Multiple writes will be done if necessary.
 */
bool writeRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock) // The initial values of the RAM locations are undefined.
{
 8002c38:	b5b0      	push	{r4, r5, r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
 8002c44:	001a      	movs	r2, r3
 8002c46:	1cfb      	adds	r3, r7, #3
 8002c48:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002c4a:	2317      	movs	r3, #23
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	2201      	movs	r2, #1
 8002c50:	701a      	strb	r2, [r3, #0]

    while (dataLen > 0)
 8002c52:	e047      	b.n	8002ce4 <writeRam+0xac>
    {
        size_t count = dataLen;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	613b      	str	r3, [r7, #16]
        if (count > 31)
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	2b1f      	cmp	r3, #31
 8002c5c:	d901      	bls.n	8002c62 <writeRam+0x2a>
        {
            // Too large for a single I2C operation
            count = 31;
 8002c5e:	231f      	movs	r3, #31
 8002c60:	613b      	str	r3, [r7, #16]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c66:	d808      	bhi.n	8002c7a <writeRam+0x42>
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	18d3      	adds	r3, r2, r3
 8002c6e:	2b80      	cmp	r3, #128	@ 0x80
 8002c70:	d903      	bls.n	8002c7a <writeRam+0x42>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2280      	movs	r2, #128	@ 0x80
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	613b      	str	r3, [r7, #16]
        }
        if (ramAddr < 128)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c7e:	d806      	bhi.n	8002c8e <writeRam+0x56>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c80:	233f      	movs	r3, #63	@ 0x3f
 8002c82:	2104      	movs	r1, #4
 8002c84:	2200      	movs	r2, #0
 8002c86:	0018      	movs	r0, r3
 8002c88:	f7ff ff2e 	bl	8002ae8 <clearRegisterBit>
 8002c8c:	e005      	b.n	8002c9a <writeRam+0x62>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c8e:	233f      	movs	r3, #63	@ 0x3f
 8002c90:	2104      	movs	r1, #4
 8002c92:	2200      	movs	r2, #0
 8002c94:	0018      	movs	r0, r3
 8002c96:	f7ff ff47 	bl	8002b28 <setRegisterBit>
        }

        bResult = writeRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	227f      	movs	r2, #127	@ 0x7f
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2280      	movs	r2, #128	@ 0x80
 8002ca6:	189b      	adds	r3, r3, r2
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	2517      	movs	r5, #23
 8002cb0:	197c      	adds	r4, r7, r5
 8002cb2:	68b9      	ldr	r1, [r7, #8]
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f000 f949 	bl	8002f4c <writeRegisters>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002cbe:	197b      	adds	r3, r7, r5
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	4053      	eors	r3, r2
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10f      	bne.n	8002cec <writeRam+0xb4>
        {
            break;
        }
        ramAddr += count;
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	18d3      	adds	r3, r2, r3
 8002cd2:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	607b      	str	r3, [r7, #4]
        data += count;
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	18d3      	adds	r3, r2, r3
 8002ce2:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1b4      	bne.n	8002c54 <writeRam+0x1c>
 8002cea:	e000      	b.n	8002cee <writeRam+0xb6>
            break;
 8002cec:	46c0      	nop			@ (mov r8, r8)
    }

    return bResult;
 8002cee:	2317      	movs	r3, #23
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	781b      	ldrb	r3, [r3, #0]
}
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b006      	add	sp, #24
 8002cfa:	bdb0      	pop	{r4, r5, r7, pc}

08002cfc <SPI1_SendByte>:
{
    return wakeReason;
};

inline static uint8_t SPI1_SendByte(uint8_t data)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	0002      	movs	r2, r0
 8002d04:	1dfb      	adds	r3, r7, #7
 8002d06:	701a      	strb	r2, [r3, #0]
    uint32_t start_time = HAL_GetTick();
 8002d08:	f003 f91c 	bl	8005f44 <HAL_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d10:	e00e      	b.n	8002d30 <SPI1_SendByte+0x34>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d12:	f003 f917 	bl	8005f44 <HAL_GetTick>
 8002d16:	0002      	movs	r2, r0
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1ad2      	subs	r2, r2, r3
 8002d1c:	23fa      	movs	r3, #250	@ 0xfa
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d905      	bls.n	8002d30 <SPI1_SendByte+0x34>
        {
            print_error(__func__, __LINE__);
 8002d24:	4a1a      	ldr	r2, [pc, #104]	@ (8002d90 <SPI1_SendByte+0x94>)
 8002d26:	4b1b      	ldr	r3, [pc, #108]	@ (8002d94 <SPI1_SendByte+0x98>)
 8002d28:	0011      	movs	r1, r2
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f000 ffec 	bl	8003d08 <print_error>
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d30:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d32:	0018      	movs	r0, r3
 8002d34:	f7ff fbb9 	bl	80024aa <LL_SPI_IsActiveFlag_TXE>
 8002d38:	1e03      	subs	r3, r0, #0
 8002d3a:	d0ea      	beq.n	8002d12 <SPI1_SendByte+0x16>
        }
    }

    LL_SPI_TransmitData8(SPI1, data);
 8002d3c:	1dfb      	adds	r3, r7, #7
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	4a15      	ldr	r2, [pc, #84]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d42:	0019      	movs	r1, r3
 8002d44:	0010      	movs	r0, r2
 8002d46:	f7ff fbcd 	bl	80024e4 <LL_SPI_TransmitData8>

    start_time = HAL_GetTick();
 8002d4a:	f003 f8fb 	bl	8005f44 <HAL_GetTick>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d52:	e00e      	b.n	8002d72 <SPI1_SendByte+0x76>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d54:	f003 f8f6 	bl	8005f44 <HAL_GetTick>
 8002d58:	0002      	movs	r2, r0
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1ad2      	subs	r2, r2, r3
 8002d5e:	23fa      	movs	r3, #250	@ 0xfa
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d905      	bls.n	8002d72 <SPI1_SendByte+0x76>
        {
            print_error(__func__, __LINE__);
 8002d66:	4a0d      	ldr	r2, [pc, #52]	@ (8002d9c <SPI1_SendByte+0xa0>)
 8002d68:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <SPI1_SendByte+0x98>)
 8002d6a:	0011      	movs	r1, r2
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f000 ffcb 	bl	8003d08 <print_error>
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d72:	4b09      	ldr	r3, [pc, #36]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7ff fb87 	bl	8002488 <LL_SPI_IsActiveFlag_RXNE>
 8002d7a:	1e03      	subs	r3, r0, #0
 8002d7c:	d0ea      	beq.n	8002d54 <SPI1_SendByte+0x58>
        }
    }

    return LL_SPI_ReceiveData8(SPI1);
 8002d7e:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7ff fba3 	bl	80024cc <LL_SPI_ReceiveData8>
 8002d86:	0003      	movs	r3, r0
}
 8002d88:	0018      	movs	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b004      	add	sp, #16
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	0000027a 	.word	0x0000027a
 8002d94:	0800fe6c 	.word	0x0800fe6c
 8002d98:	40013000 	.word	0x40013000
 8002d9c:	00000285 	.word	0x00000285

08002da0 <read_rtc_register>:

inline static uint8_t read_rtc_register(uint8_t reg_addr)
{
 8002da0:	b5b0      	push	{r4, r5, r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	0002      	movs	r2, r0
 8002da8:	1dfb      	adds	r3, r7, #7
 8002daa:	701a      	strb	r2, [r3, #0]
    uint8_t val;
    uint32_t primask_bit = utils_enter_critical_section();
 8002dac:	f000 f866 	bl	8002e7c <utils_enter_critical_section>
 8002db0:	0003      	movs	r3, r0
 8002db2:	60fb      	str	r3, [r7, #12]

    // #define AB1815_SPI_READ(offset) (127 & offset)		127 - 0x7F
    // #define AB1815_SPI_WRITE(offset) (128 | offset)  	128 - 0x80
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8002db4:	200b      	movs	r0, #11
 8002db6:	183b      	adds	r3, r7, r0
 8002db8:	1dfa      	adds	r2, r7, #7
 8002dba:	7812      	ldrb	r2, [r2, #0]
 8002dbc:	217f      	movs	r1, #127	@ 0x7f
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]
    RTC_L();
 8002dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <read_rtc_register+0x60>)
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	05d2      	lsls	r2, r2, #23
 8002dc8:	619a      	str	r2, [r3, #24]
    SPI1_SendByte(addr);
 8002dca:	183b      	adds	r3, r7, r0
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f7ff ff94 	bl	8002cfc <SPI1_SendByte>
    val = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002dd4:	250a      	movs	r5, #10
 8002dd6:	197c      	adds	r4, r7, r5
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f7ff ff8f 	bl	8002cfc <SPI1_SendByte>
 8002dde:	0003      	movs	r3, r0
 8002de0:	7023      	strb	r3, [r4, #0]
    RTC_H();
 8002de2:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <read_rtc_register+0x60>)
 8002de4:	2280      	movs	r2, #128	@ 0x80
 8002de6:	01d2      	lsls	r2, r2, #7
 8002de8:	619a      	str	r2, [r3, #24]
    utils_exit_critical_section(primask_bit);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	0018      	movs	r0, r3
 8002dee:	f000 f854 	bl	8002e9a <utils_exit_critical_section>

    return val;
 8002df2:	197b      	adds	r3, r7, r5
 8002df4:	781b      	ldrb	r3, [r3, #0]
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b004      	add	sp, #16
 8002dfc:	bdb0      	pop	{r4, r5, r7, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	50000400 	.word	0x50000400

08002e04 <write_rtc_register>:

inline static uint8_t write_rtc_register(uint8_t offset, uint8_t buf)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	0002      	movs	r2, r0
 8002e0c:	1dfb      	adds	r3, r7, #7
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	1dbb      	adds	r3, r7, #6
 8002e12:	1c0a      	adds	r2, r1, #0
 8002e14:	701a      	strb	r2, [r3, #0]
    // uint8_t address = AB1815_SPI_WRITE(offset);
    uint8_t address = offset | 0x80;
 8002e16:	230f      	movs	r3, #15
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	1dfa      	adds	r2, r7, #7
 8002e1c:	7812      	ldrb	r2, [r2, #0]
 8002e1e:	2180      	movs	r1, #128	@ 0x80
 8002e20:	4249      	negs	r1, r1
 8002e22:	430a      	orrs	r2, r1
 8002e24:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002e26:	f000 f829 	bl	8002e7c <utils_enter_critical_section>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	60bb      	str	r3, [r7, #8]

    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <write_rtc_register+0x74>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2240      	movs	r2, #64	@ 0x40
 8002e34:	4013      	ands	r3, r2
 8002e36:	d105      	bne.n	8002e44 <write_rtc_register+0x40>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002e38:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <write_rtc_register+0x74>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <write_rtc_register+0x74>)
 8002e3e:	2140      	movs	r1, #64	@ 0x40
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]
    }
    spi_select_slave(0);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7ff fb5f 	bl	8002508 <spi_select_slave>
    SPI1_SendByte(address);
 8002e4a:	230f      	movs	r3, #15
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f7ff ff53 	bl	8002cfc <SPI1_SendByte>
    SPI1_SendByte(buf); // Send Data to write
 8002e56:	1dbb      	adds	r3, r7, #6
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f7ff ff4e 	bl	8002cfc <SPI1_SendByte>

    spi_select_slave(1);
 8002e60:	2001      	movs	r0, #1
 8002e62:	f7ff fb51 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f000 f816 	bl	8002e9a <utils_exit_critical_section>
    return 1;
 8002e6e:	2301      	movs	r3, #1
};
 8002e70:	0018      	movs	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b004      	add	sp, #16
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40013000 	.word	0x40013000

08002e7c <utils_enter_critical_section>:
		printf("# 0x%02x: 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\r\n", pos, buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5], buffer[6], buffer[7]);
	}
}

static inline uint32_t utils_enter_critical_section(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002e82:	f3ef 8310 	mrs	r3, PRIMASK
 8002e86:	603b      	str	r3, [r7, #0]
  return(result);
 8002e88:	683b      	ldr	r3, [r7, #0]
    uint32_t primask_bit = __get_PRIMASK();
 8002e8a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e8c:	b672      	cpsid	i
}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    return primask_bit;
 8002e90:	687b      	ldr	r3, [r7, #4]
}
 8002e92:	0018      	movs	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b002      	add	sp, #8
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <utils_exit_critical_section>:

static inline void utils_exit_critical_section(uint32_t primask_bit)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
    __set_PRIMASK(primask_bit);
}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b004      	add	sp, #16
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <readRegisters>:
};

// #########################################################################

bool readRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6039      	str	r1, [r7, #0]
 8002ec0:	0011      	movs	r1, r2
 8002ec2:	1dfb      	adds	r3, r7, #7
 8002ec4:	1c02      	adds	r2, r0, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	1dbb      	adds	r3, r7, #6
 8002eca:	1c0a      	adds	r2, r1, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_READ(offset);
 8002ece:	2313      	movs	r3, #19
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	1dfa      	adds	r2, r7, #7
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	217f      	movs	r1, #127	@ 0x7f
 8002ed8:	400a      	ands	r2, r1
 8002eda:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002edc:	f7ff ffce 	bl	8002e7c <utils_enter_critical_section>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
    spi_select_slave(0);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7ff fb0f 	bl	8002508 <spi_select_slave>

    unsigned int i = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002eee:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <readRegisters+0x90>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2240      	movs	r2, #64	@ 0x40
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d105      	bne.n	8002f04 <readRegisters+0x4c>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002ef8:	4b13      	ldr	r3, [pc, #76]	@ (8002f48 <readRegisters+0x90>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <readRegisters+0x90>)
 8002efe:	2140      	movs	r1, #64	@ 0x40
 8002f00:	430a      	orrs	r2, r1
 8002f02:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8002f04:	2313      	movs	r3, #19
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7ff fef6 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002f10:	e009      	b.n	8002f26 <readRegisters+0x6e>
    {
        buf[i++] = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	1c5a      	adds	r2, r3, #1
 8002f16:	617a      	str	r2, [r7, #20]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	18d4      	adds	r4, r2, r3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7ff feed 	bl	8002cfc <SPI1_SendByte>
 8002f22:	0003      	movs	r3, r0
 8002f24:	7023      	strb	r3, [r4, #0]
    while (i < length)
 8002f26:	1dbb      	adds	r3, r7, #6
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d3f0      	bcc.n	8002f12 <readRegisters+0x5a>
    }

    spi_select_slave(1);
 8002f30:	2001      	movs	r0, #1
 8002f32:	f7ff fae9 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7ff ffae 	bl	8002e9a <utils_exit_critical_section>
    return true;
 8002f3e:	2301      	movs	r3, #1
};
 8002f40:	0018      	movs	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b007      	add	sp, #28
 8002f46:	bd90      	pop	{r4, r7, pc}
 8002f48:	40013000 	.word	0x40013000

08002f4c <writeRegisters>:

// ##########################################################################
bool writeRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6039      	str	r1, [r7, #0]
 8002f54:	0011      	movs	r1, r2
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	1c02      	adds	r2, r0, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
 8002f5c:	1dbb      	adds	r3, r7, #6
 8002f5e:	1c0a      	adds	r2, r1, #0
 8002f60:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_WRITE(offset);
 8002f62:	230e      	movs	r3, #14
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	1dfa      	adds	r2, r7, #7
 8002f68:	7812      	ldrb	r2, [r2, #0]
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	4249      	negs	r1, r1
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 8002f72:	f7ff ff83 	bl	8002e7c <utils_enter_critical_section>
 8002f76:	0003      	movs	r3, r0
 8002f78:	60bb      	str	r3, [r7, #8]
    spi_select_slave(0);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f7ff fac4 	bl	8002508 <spi_select_slave>

    uint8_t i = 0;
 8002f80:	230f      	movs	r3, #15
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002f88:	4b18      	ldr	r3, [pc, #96]	@ (8002fec <writeRegisters+0xa0>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2240      	movs	r2, #64	@ 0x40
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d105      	bne.n	8002f9e <writeRegisters+0x52>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002f92:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <writeRegisters+0xa0>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <writeRegisters+0xa0>)
 8002f98:	2140      	movs	r1, #64	@ 0x40
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8002f9e:	230e      	movs	r3, #14
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7ff fea9 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002faa:	e00c      	b.n	8002fc6 <writeRegisters+0x7a>
    {
        SPI1_SendByte(buf[i++]); // Send Data to write
 8002fac:	220f      	movs	r2, #15
 8002fae:	18bb      	adds	r3, r7, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	18ba      	adds	r2, r7, r2
 8002fb4:	1c59      	adds	r1, r3, #1
 8002fb6:	7011      	strb	r1, [r2, #0]
 8002fb8:	001a      	movs	r2, r3
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	189b      	adds	r3, r3, r2
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7ff fe9b 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	18fa      	adds	r2, r7, r3
 8002fca:	1dbb      	adds	r3, r7, #6
 8002fcc:	7812      	ldrb	r2, [r2, #0]
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d3eb      	bcc.n	8002fac <writeRegisters+0x60>
    }

    spi_select_slave(1); // set 1
 8002fd4:	2001      	movs	r0, #1
 8002fd6:	f7ff fa97 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7ff ff5c 	bl	8002e9a <utils_exit_critical_section>
    return true;
 8002fe2:	2301      	movs	r3, #1
};
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b004      	add	sp, #16
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40013000 	.word	0x40013000

08002ff0 <read>:
{
    return setWDT(-1);
}

uint8_t read(uint8_t reg)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	1dfb      	adds	r3, r7, #7
 8002ffa:	701a      	strb	r2, [r3, #0]
    return read_rtc_register(reg);
 8002ffc:	1dfb      	adds	r3, r7, #7
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	0018      	movs	r0, r3
 8003002:	f7ff fecd 	bl	8002da0 <read_rtc_register>
 8003006:	0003      	movs	r3, r0
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}

08003010 <write>:

uint8_t write(uint8_t reg, uint8_t value)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	0002      	movs	r2, r0
 8003018:	1dfb      	adds	r3, r7, #7
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	1dbb      	adds	r3, r7, #6
 800301e:	1c0a      	adds	r2, r1, #0
 8003020:	701a      	strb	r2, [r3, #0]
    return write_rtc_register(reg, value);
 8003022:	1dbb      	adds	r3, r7, #6
 8003024:	781a      	ldrb	r2, [r3, #0]
 8003026:	1dfb      	adds	r3, r7, #7
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	0011      	movs	r1, r2
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff fee9 	bl	8002e04 <write_rtc_register>
 8003032:	0003      	movs	r3, r0
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b002      	add	sp, #8
 800303a:	bd80      	pop	{r7, pc}

0800303c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4a05      	ldr	r2, [pc, #20]	@ (8003060 <LL_ADC_EnableInternalRegulator+0x24>)
 800304a:	4013      	ands	r3, r2
 800304c:	2280      	movs	r2, #128	@ 0x80
 800304e:	0552      	lsls	r2, r2, #21
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	b002      	add	sp, #8
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	6fffffe8 	.word	0x6fffffe8

08003064 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	4a04      	ldr	r2, [pc, #16]	@ (8003084 <LL_ADC_Enable+0x20>)
 8003072:	4013      	ands	r3, r2
 8003074:	2201      	movs	r2, #1
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800307c:	46c0      	nop			@ (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	b002      	add	sp, #8
 8003082:	bd80      	pop	{r7, pc}
 8003084:	7fffffe8 	.word	0x7fffffe8

08003088 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	2201      	movs	r2, #1
 8003096:	4013      	ands	r3, r2
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <LL_ADC_IsEnabled+0x18>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <LL_ADC_IsEnabled+0x1a>
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	0018      	movs	r0, r3
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b002      	add	sp, #8
 80030a8:	bd80      	pop	{r7, pc}

080030aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2202      	movs	r2, #2
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d101      	bne.n	80030c2 <LL_ADC_IsDisableOngoing+0x18>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <LL_ADC_IsDisableOngoing+0x1a>
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b002      	add	sp, #8
 80030ca:	bd80      	pop	{r7, pc}

080030cc <LL_ADC_StartCalibration>:
  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <LL_ADC_StartCalibration+0x24>)
 80030da:	4013      	ands	r3, r2
 80030dc:	2280      	movs	r2, #128	@ 0x80
 80030de:	0612      	lsls	r2, r2, #24
 80030e0:	431a      	orrs	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL);
}
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			@ (mov r8, r8)
 80030f0:	7fffffe8 	.word	0x7fffffe8

080030f4 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	0fdb      	lsrs	r3, r3, #31
 8003102:	07da      	lsls	r2, r3, #31
 8003104:	2380      	movs	r3, #128	@ 0x80
 8003106:	061b      	lsls	r3, r3, #24
 8003108:	429a      	cmp	r2, r3
 800310a:	d101      	bne.n	8003110 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800310c:	2301      	movs	r3, #1
 800310e:	e000      	b.n	8003112 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8003110:	2300      	movs	r3, #0
}
 8003112:	0018      	movs	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	b002      	add	sp, #8
 8003118:	bd80      	pop	{r7, pc}
	...

0800311c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <LL_ADC_REG_StartConversion+0x20>)
 800312a:	4013      	ands	r3, r2
 800312c:	2204      	movs	r2, #4
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}
 800313c:	7fffffe8 	.word	0x7fffffe8

08003140 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2204      	movs	r2, #4
 800314e:	4013      	ands	r3, r2
 8003150:	2b04      	cmp	r3, #4
 8003152:	d101      	bne.n	8003158 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003158:	2300      	movs	r3, #0
}
 800315a:	0018      	movs	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	b002      	add	sp, #8
 8003160:	bd80      	pop	{r7, pc}

08003162 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b082      	sub	sp, #8
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	b29b      	uxth	r3, r3
 8003170:	051b      	lsls	r3, r3, #20
 8003172:	0d1b      	lsrs	r3, r3, #20
 8003174:	b29b      	uxth	r3, r3
}
 8003176:	0018      	movs	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	b002      	add	sp, #8
 800317c:	bd80      	pop	{r7, pc}

0800317e <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2201      	movs	r2, #1
 800318c:	4013      	ands	r3, r2
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8003192:	2301      	movs	r3, #1
 8003194:	e000      	b.n	8003198 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8003196:	2300      	movs	r3, #0
}
 8003198:	0018      	movs	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	b002      	add	sp, #8
 800319e:	bd80      	pop	{r7, pc}

080031a0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2204      	movs	r2, #4
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d101      	bne.n	80031b8 <LL_ADC_IsActiveFlag_EOC+0x18>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <LL_ADC_IsActiveFlag_EOC+0x1a>
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	0018      	movs	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	b002      	add	sp, #8
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b082      	sub	sp, #8
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2204      	movs	r2, #4
 80031ce:	601a      	str	r2, [r3, #0]
}
 80031d0:	46c0      	nop			@ (mov r8, r8)
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b002      	add	sp, #8
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031de:	1d3b      	adds	r3, r7, #4
 80031e0:	0018      	movs	r0, r3
 80031e2:	230c      	movs	r3, #12
 80031e4:	001a      	movs	r2, r3
 80031e6:	2100      	movs	r1, #0
 80031e8:	f00a fc94 	bl	800db14 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80031ec:	4b32      	ldr	r3, [pc, #200]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031ee:	4a33      	ldr	r2, [pc, #204]	@ (80032bc <MX_ADC1_Init+0xe4>)
 80031f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80031f2:	4b31      	ldr	r3, [pc, #196]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031f4:	22c0      	movs	r2, #192	@ 0xc0
 80031f6:	0612      	lsls	r2, r2, #24
 80031f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031fa:	4b2f      	ldr	r3, [pc, #188]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003200:	4b2d      	ldr	r3, [pc, #180]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003202:	2200      	movs	r2, #0
 8003204:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003206:	4b2c      	ldr	r3, [pc, #176]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003208:	2200      	movs	r2, #0
 800320a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800320c:	4b2a      	ldr	r3, [pc, #168]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800320e:	2204      	movs	r2, #4
 8003210:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003212:	4b29      	ldr	r3, [pc, #164]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003214:	2200      	movs	r2, #0
 8003216:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003218:	4b27      	ldr	r3, [pc, #156]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800321a:	2200      	movs	r2, #0
 800321c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800321e:	4b26      	ldr	r3, [pc, #152]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003220:	2200      	movs	r2, #0
 8003222:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003224:	4b24      	ldr	r3, [pc, #144]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003226:	2201      	movs	r2, #1
 8003228:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800322a:	4b23      	ldr	r3, [pc, #140]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800322c:	2220      	movs	r2, #32
 800322e:	2100      	movs	r1, #0
 8003230:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003232:	4b21      	ldr	r3, [pc, #132]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003234:	2200      	movs	r2, #0
 8003236:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003238:	4b1f      	ldr	r3, [pc, #124]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800323a:	2200      	movs	r2, #0
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800323e:	4b1e      	ldr	r3, [pc, #120]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003240:	222c      	movs	r2, #44	@ 0x2c
 8003242:	2100      	movs	r1, #0
 8003244:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003246:	4b1c      	ldr	r3, [pc, #112]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 800324c:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800324e:	2204      	movs	r2, #4
 8003250:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8003252:	4b19      	ldr	r3, [pc, #100]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003254:	2206      	movs	r2, #6
 8003256:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8003258:	4b17      	ldr	r3, [pc, #92]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800325a:	223c      	movs	r2, #60	@ 0x3c
 800325c:	2101      	movs	r1, #1
 800325e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8003260:	4b15      	ldr	r3, [pc, #84]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003262:	2208      	movs	r2, #8
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8003266:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003268:	2260      	movs	r2, #96	@ 0x60
 800326a:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800326c:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800326e:	2200      	movs	r2, #0
 8003270:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003272:	4b11      	ldr	r3, [pc, #68]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003274:	2200      	movs	r2, #0
 8003276:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003278:	4b0f      	ldr	r3, [pc, #60]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800327a:	0018      	movs	r0, r3
 800327c:	f002 ffa8 	bl	80061d0 <HAL_ADC_Init>
 8003280:	1e03      	subs	r3, r0, #0
 8003282:	d001      	beq.n	8003288 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8003284:	f000 fdbc 	bl	8003e00 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003288:	1d3b      	adds	r3, r7, #4
 800328a:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <MX_ADC1_Init+0xe8>)
 800328c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	2200      	movs	r2, #0
 8003292:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003294:	1d3b      	adds	r3, r7, #4
 8003296:	2200      	movs	r2, #0
 8003298:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800329a:	1d3a      	adds	r2, r7, #4
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800329e:	0011      	movs	r1, r2
 80032a0:	0018      	movs	r0, r3
 80032a2:	f003 f93d 	bl	8006520 <HAL_ADC_ConfigChannel>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d001      	beq.n	80032ae <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80032aa:	f000 fda9 	bl	8003e00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80032ae:	46c0      	nop			@ (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	20000364 	.word	0x20000364
 80032bc:	40012400 	.word	0x40012400
 80032c0:	b0001000 	.word	0xb0001000

080032c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 80032c4:	b590      	push	{r4, r7, lr}
 80032c6:	b095      	sub	sp, #84	@ 0x54
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032cc:	240c      	movs	r4, #12
 80032ce:	193b      	adds	r3, r7, r4
 80032d0:	0018      	movs	r0, r3
 80032d2:	2344      	movs	r3, #68	@ 0x44
 80032d4:	001a      	movs	r2, r3
 80032d6:	2100      	movs	r1, #0
 80032d8:	f00a fc1c 	bl	800db14 <memset>
  if (adcHandle->Instance == ADC1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a11      	ldr	r2, [pc, #68]	@ (8003328 <HAL_ADC_MspInit+0x64>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d11c      	bne.n	8003320 <HAL_ADC_MspInit+0x5c>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clocks
     */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80032e6:	193b      	adds	r3, r7, r4
 80032e8:	2280      	movs	r2, #128	@ 0x80
 80032ea:	01d2      	lsls	r2, r2, #7
 80032ec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80032ee:	193b      	adds	r3, r7, r4
 80032f0:	2200      	movs	r2, #0
 80032f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032f4:	193b      	adds	r3, r7, r4
 80032f6:	0018      	movs	r0, r3
 80032f8:	f004 fb9a 	bl	8007a30 <HAL_RCCEx_PeriphCLKConfig>
 80032fc:	1e03      	subs	r3, r0, #0
 80032fe:	d001      	beq.n	8003304 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8003300:	f000 fd7e 	bl	8003e00 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003304:	4b09      	ldr	r3, [pc, #36]	@ (800332c <HAL_ADC_MspInit+0x68>)
 8003306:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003308:	4b08      	ldr	r3, [pc, #32]	@ (800332c <HAL_ADC_MspInit+0x68>)
 800330a:	2180      	movs	r1, #128	@ 0x80
 800330c:	0349      	lsls	r1, r1, #13
 800330e:	430a      	orrs	r2, r1
 8003310:	661a      	str	r2, [r3, #96]	@ 0x60
 8003312:	4b06      	ldr	r3, [pc, #24]	@ (800332c <HAL_ADC_MspInit+0x68>)
 8003314:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	035b      	lsls	r3, r3, #13
 800331a:	4013      	ands	r3, r2
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	68bb      	ldr	r3, [r7, #8]
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	b015      	add	sp, #84	@ 0x54
 8003326:	bd90      	pop	{r4, r7, pc}
 8003328:	40012400 	.word	0x40012400
 800332c:	40021000 	.word	0x40021000

08003330 <get_vbat>:
/* USER CODE BEGIN 1 */

// >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

uint32_t get_vbat(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
  // printf("get_vbat\n");
  uint32_t Vdda;

  if (ubAdcGrpRegularUnitaryConvStatus != 0)
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <get_vbat+0x5c>)
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <get_vbat+0x18>
  {
    ubAdcGrpRegularUnitaryConvStatus = 0;
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <get_vbat+0x5c>)
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	e001      	b.n	800334c <get_vbat+0x1c>
  }
  else
  {
    Error_Handler();
 8003348:	f000 fd5a 	bl	8003e00 <Error_Handler>
  }

  /* Init variable containing ADC conversion data */
  uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; // VAR_CONVERTED_DATA_INIT_VALUE
 800334c:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <get_vbat+0x60>)
 800334e:	2280      	movs	r2, #128	@ 0x80
 8003350:	0152      	lsls	r2, r2, #5
 8003352:	801a      	strh	r2, [r3, #0]

  /* Perform ADC group regular conversion start, poll for conversion        */
  /* completion.                                                            */
  ConversionStartPoll_ADC_GrpRegular();
 8003354:	f000 f874 	bl	8003440 <ConversionStartPoll_ADC_GrpRegular>

  /* Retrieve ADC conversion data */
  /* (data scale corresponds to ADC resolution: 12 bits) */
  uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 8003358:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <get_vbat+0x64>)
 800335a:	0018      	movs	r0, r3
 800335c:	f7ff ff01 	bl	8003162 <LL_ADC_REG_ReadConversionData12>
 8003360:	0003      	movs	r3, r0
 8003362:	001a      	movs	r2, r3
 8003364:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <get_vbat+0x60>)
 8003366:	801a      	strh	r2, [r3, #0]

  /* Update status variable of ADC unitary conversion */
  ubAdcGrpRegularUnitaryConvStatus = 1;
 8003368:	4b08      	ldr	r3, [pc, #32]	@ (800338c <get_vbat+0x5c>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]

  /* Computation of ADC conversions raw data to physical values           */
  /* using LL ADC driver helper macro.                                    */
  // printf("uhADCxConvertedData:  %d\n", uhADCxConvertedData);

  Vdda = 1220 * 4096 / uhADCxConvertedData;
 800336e:	4b08      	ldr	r3, [pc, #32]	@ (8003390 <get_vbat+0x60>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	0019      	movs	r1, r3
 8003376:	4808      	ldr	r0, [pc, #32]	@ (8003398 <get_vbat+0x68>)
 8003378:	f7fc ff6c 	bl	8000254 <__divsi3>
 800337c:	0003      	movs	r3, r0
 800337e:	607b      	str	r3, [r7, #4]
  // printf("Vdda = %d\n", Vdda);
  return Vdda;
 8003380:	687b      	ldr	r3, [r7, #4]
}
 8003382:	0018      	movs	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	b002      	add	sp, #8
 8003388:	bd80      	pop	{r7, pc}
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	20000002 	.word	0x20000002
 8003390:	20000000 	.word	0x20000000
 8003394:	40012400 	.word	0x40012400
 8003398:	004c4000 	.word	0x004c4000

0800339c <Activate_ADC>:
 *                 after this function
 * @param  None
 * @retval None
 */
void Activate_ADC(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	607b      	str	r3, [r7, #4]
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if (LL_ADC_IsEnabled(ADC1) == 0)
 80033a6:	4b23      	ldr	r3, [pc, #140]	@ (8003434 <Activate_ADC+0x98>)
 80033a8:	0018      	movs	r0, r3
 80033aa:	f7ff fe6d 	bl	8003088 <LL_ADC_IsEnabled>
 80033ae:	1e03      	subs	r3, r0, #0
 80033b0:	d13b      	bne.n	800342a <Activate_ADC+0x8e>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    // LL_ADC_DisableDeepPowerDown(ADC1);

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC1);
 80033b2:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <Activate_ADC+0x98>)
 80033b4:	0018      	movs	r0, r3
 80033b6:	f7ff fe41 	bl	800303c <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80033ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <Activate_ADC+0x9c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	491f      	ldr	r1, [pc, #124]	@ (800343c <Activate_ADC+0xa0>)
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fc febd 	bl	8000140 <__udivsi3>
 80033c6:	0003      	movs	r3, r0
 80033c8:	001a      	movs	r2, r3
 80033ca:	0013      	movs	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	189b      	adds	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	210a      	movs	r1, #10
 80033d4:	0018      	movs	r0, r3
 80033d6:	f7fc feb3 	bl	8000140 <__udivsi3>
 80033da:	0003      	movs	r3, r0
 80033dc:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80033de:	e002      	b.n	80033e6 <Activate_ADC+0x4a>
    {
      wait_loop_index--;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1f9      	bne.n	80033e0 <Activate_ADC+0x44>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1);
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <Activate_ADC+0x98>)
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7ff fe6c 	bl	80030cc <LL_ADC_StartCalibration>
/* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_CALIBRATION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 80033f4:	46c0      	nop			@ (mov r8, r8)
 80033f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003434 <Activate_ADC+0x98>)
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7ff fe7b 	bl	80030f4 <LL_ADC_IsCalibrationOnGoing>
 80033fe:	1e03      	subs	r3, r0, #0
 8003400:	d1f9      	bne.n	80033f6 <Activate_ADC+0x5a>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 8003402:	2320      	movs	r3, #32
 8003404:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 8003406:	e002      	b.n	800340e <Activate_ADC+0x72>
    {
      wait_loop_index--;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1f9      	bne.n	8003408 <Activate_ADC+0x6c>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC1);
 8003414:	4b07      	ldr	r3, [pc, #28]	@ (8003434 <Activate_ADC+0x98>)
 8003416:	0018      	movs	r0, r3
 8003418:	f7ff fe24 	bl	8003064 <LL_ADC_Enable>
/* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_ENABLE_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)
 800341c:	46c0      	nop			@ (mov r8, r8)
 800341e:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <Activate_ADC+0x98>)
 8003420:	0018      	movs	r0, r3
 8003422:	f7ff feac 	bl	800317e <LL_ADC_IsActiveFlag_ADRDY>
 8003426:	1e03      	subs	r3, r0, #0
 8003428:	d0f9      	beq.n	800341e <Activate_ADC+0x82>
  /*## Operation on ADC hierarchical scope: ADC group injected ###############*/
  /* Note: No operation on ADC group injected performed here.                 */
  /*       ADC group injected conversions to be performed after this function */
  /*       using function:                                                    */
  /*   																		*/
}
 800342a:	46c0      	nop			@ (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b002      	add	sp, #8
 8003430:	bd80      	pop	{r7, pc}
 8003432:	46c0      	nop			@ (mov r8, r8)
 8003434:	40012400 	.word	0x40012400
 8003438:	20000004 	.word	0x20000004
 800343c:	00030d40 	.word	0x00030d40

08003440 <ConversionStartPoll_ADC_GrpRegular>:
 *         external trigger, ADC group regular conversion stop must be added.
 * @param  None
 * @retval None
 */
void ConversionStartPoll_ADC_GrpRegular(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 8003444:	4b13      	ldr	r3, [pc, #76]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003446:	0018      	movs	r0, r3
 8003448:	f7ff fe1e 	bl	8003088 <LL_ADC_IsEnabled>
 800344c:	0003      	movs	r3, r0
 800344e:	2b01      	cmp	r3, #1
 8003450:	d110      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003452:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003454:	0018      	movs	r0, r3
 8003456:	f7ff fe28 	bl	80030aa <LL_ADC_IsDisableOngoing>
 800345a:	1e03      	subs	r3, r0, #0
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 800345c:	d10a      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_REG_IsConversionOngoing(ADC1) == 0))
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff fe6d 	bl	8003140 <LL_ADC_REG_IsConversionOngoing>
 8003466:	1e03      	subs	r3, r0, #0
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003468:	d104      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
  {
    LL_ADC_REG_StartConversion(ADC1);
 800346a:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800346c:	0018      	movs	r0, r3
 800346e:	f7ff fe55 	bl	800311c <LL_ADC_REG_StartConversion>
 8003472:	e001      	b.n	8003478 <ConversionStartPoll_ADC_GrpRegular+0x38>
  }
  else
  {
    /* Error: ADC conversion start could not be performed */
    Error_Handler();
 8003474:	f000 fcc4 	bl	8003e00 <Error_Handler>

#if (USE_TIMEOUT == 1)
  Timeout = ADC_UNITARY_CONVERSION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

  while (LL_ADC_IsActiveFlag_EOC(ADC1) == 0)
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800347c:	0018      	movs	r0, r3
 800347e:	f7ff fe8f 	bl	80031a0 <LL_ADC_IsActiveFlag_EOC>
 8003482:	1e03      	subs	r3, r0, #0
 8003484:	d0f9      	beq.n	800347a <ConversionStartPoll_ADC_GrpRegular+0x3a>
      }
    }
#endif /* USE_TIMEOUT */
  }

  LL_ADC_ClearFlag_EOC(ADC1);
 8003486:	4b03      	ldr	r3, [pc, #12]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003488:	0018      	movs	r0, r3
 800348a:	f7ff fe9a 	bl	80031c2 <LL_ADC_ClearFlag_EOC>
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40012400 	.word	0x40012400

08003498 <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b08b      	sub	sp, #44	@ 0x2c
 800349c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349e:	2414      	movs	r4, #20
 80034a0:	193b      	adds	r3, r7, r4
 80034a2:	0018      	movs	r0, r3
 80034a4:	2314      	movs	r3, #20
 80034a6:	001a      	movs	r2, r3
 80034a8:	2100      	movs	r1, #0
 80034aa:	f00a fb33 	bl	800db14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ae:	4b78      	ldr	r3, [pc, #480]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034b2:	4b77      	ldr	r3, [pc, #476]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034b4:	2104      	movs	r1, #4
 80034b6:	430a      	orrs	r2, r1
 80034b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034ba:	4b75      	ldr	r3, [pc, #468]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034be:	2204      	movs	r2, #4
 80034c0:	4013      	ands	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034c6:	4b72      	ldr	r3, [pc, #456]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034ca:	4b71      	ldr	r3, [pc, #452]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034cc:	2120      	movs	r1, #32
 80034ce:	430a      	orrs	r2, r1
 80034d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d6:	2220      	movs	r2, #32
 80034d8:	4013      	ands	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
 80034dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034de:	4b6c      	ldr	r3, [pc, #432]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034e2:	4b6b      	ldr	r3, [pc, #428]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034e4:	2101      	movs	r1, #1
 80034e6:	430a      	orrs	r2, r1
 80034e8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034ea:	4b69      	ldr	r3, [pc, #420]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	2201      	movs	r2, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	4b66      	ldr	r3, [pc, #408]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034fa:	4b65      	ldr	r3, [pc, #404]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034fc:	2102      	movs	r1, #2
 80034fe:	430a      	orrs	r2, r1
 8003500:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003502:	4b63      	ldr	r3, [pc, #396]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003506:	2202      	movs	r2, #2
 8003508:	4013      	ands	r3, r2
 800350a:	607b      	str	r3, [r7, #4]
 800350c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin, GPIO_PIN_RESET);
 800350e:	4961      	ldr	r1, [pc, #388]	@ (8003694 <MX_GPIO_Init+0x1fc>)
 8003510:	4b61      	ldr	r3, [pc, #388]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003512:	2200      	movs	r2, #0
 8003514:	0018      	movs	r0, r3
 8003516:	f003 fbc1 	bl	8006c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);
 800351a:	2380      	movs	r3, #128	@ 0x80
 800351c:	01db      	lsls	r3, r3, #7
 800351e:	485e      	ldr	r0, [pc, #376]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003520:	2201      	movs	r2, #1
 8003522:	0019      	movs	r1, r3
 8003524:	f003 fbba 	bl	8006c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 8003528:	2390      	movs	r3, #144	@ 0x90
 800352a:	0119      	lsls	r1, r3, #4
 800352c:	23a0      	movs	r3, #160	@ 0xa0
 800352e:	05db      	lsls	r3, r3, #23
 8003530:	2200      	movs	r2, #0
 8003532:	0018      	movs	r0, r3
 8003534:	f003 fbb2 	bl	8006c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);
 8003538:	23a0      	movs	r3, #160	@ 0xa0
 800353a:	0159      	lsls	r1, r3, #5
 800353c:	23a0      	movs	r3, #160	@ 0xa0
 800353e:	05db      	lsls	r3, r3, #23
 8003540:	2201      	movs	r2, #1
 8003542:	0018      	movs	r0, r3
 8003544:	f003 fbaa 	bl	8006c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003548:	193b      	adds	r3, r7, r4
 800354a:	22e0      	movs	r2, #224	@ 0xe0
 800354c:	0212      	lsls	r2, r2, #8
 800354e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003550:	193b      	adds	r3, r7, r4
 8003552:	2203      	movs	r2, #3
 8003554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	193b      	adds	r3, r7, r4
 8003558:	2200      	movs	r2, #0
 800355a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800355c:	193b      	adds	r3, r7, r4
 800355e:	4a4f      	ldr	r2, [pc, #316]	@ (800369c <MX_GPIO_Init+0x204>)
 8003560:	0019      	movs	r1, r3
 8003562:	0010      	movs	r0, r2
 8003564:	f003 fa26 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003568:	193b      	adds	r3, r7, r4
 800356a:	220f      	movs	r2, #15
 800356c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800356e:	193b      	adds	r3, r7, r4
 8003570:	2203      	movs	r2, #3
 8003572:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	193b      	adds	r3, r7, r4
 8003576:	2200      	movs	r2, #0
 8003578:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800357a:	193b      	adds	r3, r7, r4
 800357c:	4a48      	ldr	r2, [pc, #288]	@ (80036a0 <MX_GPIO_Init+0x208>)
 800357e:	0019      	movs	r1, r3
 8003580:	0010      	movs	r0, r2
 8003582:	f003 fa17 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 8003586:	193b      	adds	r3, r7, r4
 8003588:	4a46      	ldr	r2, [pc, #280]	@ (80036a4 <MX_GPIO_Init+0x20c>)
 800358a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800358c:	193b      	adds	r3, r7, r4
 800358e:	2203      	movs	r2, #3
 8003590:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	193b      	adds	r3, r7, r4
 8003594:	2200      	movs	r2, #0
 8003596:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003598:	193a      	adds	r2, r7, r4
 800359a:	23a0      	movs	r3, #160	@ 0xa0
 800359c:	05db      	lsls	r3, r3, #23
 800359e:	0011      	movs	r1, r2
 80035a0:	0018      	movs	r0, r3
 80035a2:	f003 fa07 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 80035a6:	193b      	adds	r3, r7, r4
 80035a8:	4a3f      	ldr	r2, [pc, #252]	@ (80036a8 <MX_GPIO_Init+0x210>)
 80035aa:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035ac:	193b      	adds	r3, r7, r4
 80035ae:	2203      	movs	r2, #3
 80035b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	193b      	adds	r3, r7, r4
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b8:	193b      	adds	r3, r7, r4
 80035ba:	4a37      	ldr	r2, [pc, #220]	@ (8003698 <MX_GPIO_Init+0x200>)
 80035bc:	0019      	movs	r1, r3
 80035be:	0010      	movs	r0, r2
 80035c0:	f003 f9f8 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin;
 80035c4:	193b      	adds	r3, r7, r4
 80035c6:	4a33      	ldr	r2, [pc, #204]	@ (8003694 <MX_GPIO_Init+0x1fc>)
 80035c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	2201      	movs	r2, #1
 80035ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d0:	193b      	adds	r3, r7, r4
 80035d2:	2200      	movs	r2, #0
 80035d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d6:	193b      	adds	r3, r7, r4
 80035d8:	2200      	movs	r2, #0
 80035da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035dc:	193b      	adds	r3, r7, r4
 80035de:	4a2e      	ldr	r2, [pc, #184]	@ (8003698 <MX_GPIO_Init+0x200>)
 80035e0:	0019      	movs	r1, r3
 80035e2:	0010      	movs	r0, r2
 80035e4:	f003 f9e6 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 80035e8:	0021      	movs	r1, r4
 80035ea:	187b      	adds	r3, r7, r1
 80035ec:	2280      	movs	r2, #128	@ 0x80
 80035ee:	0152      	lsls	r2, r2, #5
 80035f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035f2:	000c      	movs	r4, r1
 80035f4:	193b      	adds	r3, r7, r4
 80035f6:	2200      	movs	r2, #0
 80035f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	2200      	movs	r2, #0
 80035fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 8003600:	193b      	adds	r3, r7, r4
 8003602:	4a25      	ldr	r2, [pc, #148]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003604:	0019      	movs	r1, r3
 8003606:	0010      	movs	r0, r2
 8003608:	f003 f9d4 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 800360c:	0021      	movs	r1, r4
 800360e:	187b      	adds	r3, r7, r1
 8003610:	2280      	movs	r2, #128	@ 0x80
 8003612:	01d2      	lsls	r2, r2, #7
 8003614:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003616:	000c      	movs	r4, r1
 8003618:	193b      	adds	r3, r7, r4
 800361a:	2201      	movs	r2, #1
 800361c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361e:	193b      	adds	r3, r7, r4
 8003620:	2200      	movs	r2, #0
 8003622:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003624:	193b      	adds	r3, r7, r4
 8003626:	2201      	movs	r2, #1
 8003628:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 800362a:	193b      	adds	r3, r7, r4
 800362c:	4a1a      	ldr	r2, [pc, #104]	@ (8003698 <MX_GPIO_Init+0x200>)
 800362e:	0019      	movs	r1, r3
 8003630:	0010      	movs	r0, r2
 8003632:	f003 f9bf 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 8003636:	0021      	movs	r1, r4
 8003638:	187b      	adds	r3, r7, r1
 800363a:	22e8      	movs	r2, #232	@ 0xe8
 800363c:	0152      	lsls	r2, r2, #5
 800363e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003640:	000c      	movs	r4, r1
 8003642:	193b      	adds	r3, r7, r4
 8003644:	2201      	movs	r2, #1
 8003646:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003648:	193b      	adds	r3, r7, r4
 800364a:	2200      	movs	r2, #0
 800364c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364e:	193b      	adds	r3, r7, r4
 8003650:	2200      	movs	r2, #0
 8003652:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003654:	193a      	adds	r2, r7, r4
 8003656:	23a0      	movs	r3, #160	@ 0xa0
 8003658:	05db      	lsls	r3, r3, #23
 800365a:	0011      	movs	r1, r2
 800365c:	0018      	movs	r0, r3
 800365e:	f003 f9a9 	bl	80069b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 8003662:	0021      	movs	r1, r4
 8003664:	187b      	adds	r3, r7, r1
 8003666:	2280      	movs	r2, #128	@ 0x80
 8003668:	0092      	lsls	r2, r2, #2
 800366a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366c:	187b      	adds	r3, r7, r1
 800366e:	2200      	movs	r2, #0
 8003670:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	187b      	adds	r3, r7, r1
 8003674:	2200      	movs	r2, #0
 8003676:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8003678:	187a      	adds	r2, r7, r1
 800367a:	23a0      	movs	r3, #160	@ 0xa0
 800367c:	05db      	lsls	r3, r3, #23
 800367e:	0011      	movs	r1, r2
 8003680:	0018      	movs	r0, r3
 8003682:	f003 f997 	bl	80069b4 <HAL_GPIO_Init>

}
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	46bd      	mov	sp, r7
 800368a:	b00b      	add	sp, #44	@ 0x2c
 800368c:	bd90      	pop	{r4, r7, pc}
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	40021000 	.word	0x40021000
 8003694:	0000a002 	.word	0x0000a002
 8003698:	50000400 	.word	0x50000400
 800369c:	50000800 	.word	0x50000800
 80036a0:	50001400 	.word	0x50001400
 80036a4:	00008013 	.word	0x00008013
 80036a8:	00000ffd 	.word	0x00000ffd

080036ac <enter_stop2>:
 * @param  None
 * @retval None
 */

void enter_stop2(uint32_t sleep_time, uint32_t wakeup_clock)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
	//	uint32_t Timeout = 0; /* Variable used for Timeout management */

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, sleep_time, wakeup_clock, 0) != HAL_OK)
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	6879      	ldr	r1, [r7, #4]
 80036ba:	4816      	ldr	r0, [pc, #88]	@ (8003714 <enter_stop2+0x68>)
 80036bc:	2300      	movs	r3, #0
 80036be:	f005 fadf 	bl	8008c80 <HAL_RTCEx_SetWakeUpTimer_IT>
 80036c2:	1e03      	subs	r3, r0, #0
 80036c4:	d001      	beq.n	80036ca <enter_stop2+0x1e>
	{
		Error_Handler();
 80036c6:	f000 fb9b 	bl	8003e00 <Error_Handler>
	}

	//gpio_before_stop2();
	LED1_OFF();
 80036ca:	4b13      	ldr	r3, [pc, #76]	@ (8003718 <enter_stop2+0x6c>)
 80036cc:	2280      	movs	r2, #128	@ 0x80
 80036ce:	0292      	lsls	r2, r2, #10
 80036d0:	619a      	str	r2, [r3, #24]
	HAL_SuspendTick();
 80036d2:	f002 fc63 	bl	8005f9c <HAL_SuspendTick>

	/* Set Standby mode */
	// Configure MCU low-power mode for CPU deep sleep mode
	PWR->CR1 |= LL_PWR_MODE_STOP2; // PWR_CR1_LPMS_SHUTDOWN
 80036d6:	4b11      	ldr	r3, [pc, #68]	@ (800371c <enter_stop2+0x70>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	4b10      	ldr	r3, [pc, #64]	@ (800371c <enter_stop2+0x70>)
 80036dc:	2102      	movs	r1, #2
 80036de:	430a      	orrs	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]
	(void)PWR->CR1;				   // Ensure that the previous PWR register operations have been completed
 80036e2:	4b0e      	ldr	r3, [pc, #56]	@ (800371c <enter_stop2+0x70>)
 80036e4:	681b      	ldr	r3, [r3, #0]

	// Configure CPU core
	SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; // Enable CPU deep sleep mode
 80036e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003720 <enter_stop2+0x74>)
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003720 <enter_stop2+0x74>)
 80036ec:	2104      	movs	r1, #4
 80036ee:	430a      	orrs	r2, r1
 80036f0:	611a      	str	r2, [r3, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80036f2:	f3bf 8f4f 	dsb	sy
}
 80036f6:	46c0      	nop			@ (mov r8, r8)
	DBGMCU->CR = 0; // Disable debug, trace and IWDG in low-power modes
#endif

	// Enter low-power mode
	__DSB();
	__WFI();
 80036f8:	bf30      	wfi

	HAL_ResumeTick();
 80036fa:	f002 fc5d 	bl	8005fb8 <HAL_ResumeTick>
	LED1_ON();
 80036fe:	4b06      	ldr	r3, [pc, #24]	@ (8003718 <enter_stop2+0x6c>)
 8003700:	2202      	movs	r2, #2
 8003702:	619a      	str	r2, [r3, #24]
	//gpio_from_stop2();
	printf("Exit from STOP2");
 8003704:	4b07      	ldr	r3, [pc, #28]	@ (8003724 <enter_stop2+0x78>)
 8003706:	0018      	movs	r0, r3
 8003708:	f001 ff8a 	bl	8005620 <printf_>
}
 800370c:	46c0      	nop			@ (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b002      	add	sp, #8
 8003712:	bd80      	pop	{r7, pc}
 8003714:	20000420 	.word	0x20000420
 8003718:	50000400 	.word	0x50000400
 800371c:	40007000 	.word	0x40007000
 8003720:	e000ed00 	.word	0xe000ed00
 8003724:	0800fb54 	.word	0x0800fb54

08003728 <LL_SPI_Enable>:
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2240      	movs	r2, #64	@ 0x40
 8003736:	431a      	orrs	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	601a      	str	r2, [r3, #0]
}
 800373c:	46c0      	nop			@ (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}

08003744 <LL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003748:	4b04      	ldr	r3, [pc, #16]	@ (800375c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	4b03      	ldr	r3, [pc, #12]	@ (800375c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800374e:	2102      	movs	r1, #2
 8003750:	438a      	bics	r2, r1
 8003752:	605a      	str	r2, [r3, #4]
}
 8003754:	46c0      	nop			@ (mov r8, r8)
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	40015800 	.word	0x40015800

08003760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003760:	b5b0      	push	{r4, r5, r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

  volatile int8_t rslt;
  uint8_t dev_addr = 0;
 8003766:	1cbb      	adds	r3, r7, #2
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  dev.intf_ptr = &dev_addr;
 800376c:	4bd9      	ldr	r3, [pc, #868]	@ (8003ad4 <main+0x374>)
 800376e:	1cba      	adds	r2, r7, #2
 8003770:	605a      	str	r2, [r3, #4]
  dev.intf = BME280_SPI_INTF;
 8003772:	4bd8      	ldr	r3, [pc, #864]	@ (8003ad4 <main+0x374>)
 8003774:	2200      	movs	r2, #0
 8003776:	721a      	strb	r2, [r3, #8]
  dev.read = user_spi_read;
 8003778:	4bd6      	ldr	r3, [pc, #856]	@ (8003ad4 <main+0x374>)
 800377a:	4ad7      	ldr	r2, [pc, #860]	@ (8003ad8 <main+0x378>)
 800377c:	60da      	str	r2, [r3, #12]
  dev.write = user_spi_write;
 800377e:	4bd5      	ldr	r3, [pc, #852]	@ (8003ad4 <main+0x374>)
 8003780:	4ad6      	ldr	r2, [pc, #856]	@ (8003adc <main+0x37c>)
 8003782:	611a      	str	r2, [r3, #16]
  dev.delay_us = user_delay_us;
 8003784:	4bd3      	ldr	r3, [pc, #844]	@ (8003ad4 <main+0x374>)
 8003786:	4ad6      	ldr	r2, [pc, #856]	@ (8003ae0 <main+0x380>)
 8003788:	615a      	str	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800378a:	f002 fb6a 	bl	8005e62 <HAL_Init>
  /* USER CODE BEGIN Init */
  uint16_t h_;
  uint16_t t_;
  uint16_t vbat_output_flag;

  uint8_t temperature_new = 0;
 800378e:	230f      	movs	r3, #15
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	2200      	movs	r2, #0
 8003794:	701a      	strb	r2, [r3, #0]
  uint8_t battery_new = 0;
 8003796:	2317      	movs	r3, #23
 8003798:	18fb      	adds	r3, r7, r3
 800379a:	2200      	movs	r2, #0
 800379c:	701a      	strb	r2, [r3, #0]
  uint8_t humidity_new = 0;
 800379e:	2316      	movs	r3, #22
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	2200      	movs	r2, #0
 80037a4:	701a      	strb	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037a6:	f000 fa0b 	bl	8003bc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037aa:	f7ff fe75 	bl	8003498 <MX_GPIO_Init>
  MX_ADC1_Init();
 80037ae:	f7ff fd13 	bl	80031d8 <MX_ADC1_Init>
  MX_RTC_Init();
 80037b2:	f002 f831 	bl	8005818 <MX_RTC_Init>
  MX_SPI1_Init();
 80037b6:	f002 f8c3 	bl	8005940 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80037ba:	f002 fa7b 	bl	8005cb4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_DBGMCU_DisableDBGStopMode(); // !!!__ Disable debug in stop mode __!!!
 80037be:	f7ff ffc1 	bl	8003744 <LL_DBGMCU_DisableDBGStopMode>
                                  //	LL_DBGMCU_EnableDBGStopMode();
  LED1_ON();
 80037c2:	4bc8      	ldr	r3, [pc, #800]	@ (8003ae4 <main+0x384>)
 80037c4:	2202      	movs	r2, #2
 80037c6:	619a      	str	r2, [r3, #24]

  LL_SPI_Enable(SPI1);
 80037c8:	4bc7      	ldr	r3, [pc, #796]	@ (8003ae8 <main+0x388>)
 80037ca:	0018      	movs	r0, r3
 80037cc:	f7ff ffac 	bl	8003728 <LL_SPI_Enable>

  //  ==============___ Power ON __=======================

  uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM  0x0e;
 80037d0:	4bc6      	ldr	r3, [pc, #792]	@ (8003aec <main+0x38c>)
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	250e      	movs	r5, #14
 80037d6:	197c      	adds	r4, r7, r5
 80037d8:	0018      	movs	r0, r3
 80037da:	f7ff fc09 	bl	8002ff0 <read>
 80037de:	0003      	movs	r3, r0
 80037e0:	7023      	strb	r3, [r4, #0]
  if ((wdalarm & 0xf8) != 0xa0)              // ********    Startup from power up.   ******** ((wdalarm & 0xf8) != 0xa0)
 80037e2:	197b      	adds	r3, r7, r5
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	22f8      	movs	r2, #248	@ 0xf8
 80037e8:	4013      	ands	r3, r2
 80037ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80037ec:	d038      	beq.n	8003860 <main+0x100>
  {
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 80037ee:	f003 fff5 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 80037f2:	0003      	movs	r3, r0
 80037f4:	60bb      	str	r3, [r7, #8]
    printf("\nMAIN. First power ON.   %d\n", clk);
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	4bbd      	ldr	r3, [pc, #756]	@ (8003af0 <main+0x390>)
 80037fa:	0011      	movs	r1, r2
 80037fc:	0018      	movs	r0, r3
 80037fe:	f001 ff0f 	bl	8005620 <printf_>
    HAL_Delay(3000);  	// AB1805 self initializtion time
 8003802:	4bbc      	ldr	r3, [pc, #752]	@ (8003af4 <main+0x394>)
 8003804:	0018      	movs	r0, r3
 8003806:	f002 fba7 	bl	8005f58 <HAL_Delay>

    vbat_output_flag = (BAT_OUTPUT_PERIOD); // For first time output must be bigger 15
 800380a:	003b      	movs	r3, r7
 800380c:	2210      	movs	r2, #16
 800380e:	801a      	strh	r2, [r3, #0]
    resetConfig(0);
 8003810:	2000      	movs	r0, #0
 8003812:	f7fe fe93 	bl	800253c <resetConfig>
    write(REG_WEEKDAY_ALARM, 0xa0); // Magic 0xa0
 8003816:	4bb5      	ldr	r3, [pc, #724]	@ (8003aec <main+0x38c>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	21a0      	movs	r1, #160	@ 0xa0
 800381c:	0018      	movs	r0, r3
 800381e:	f7ff fbf7 	bl	8003010 <write>
    printf("wdalarm = 0x%x\n",read(REG_WEEKDAY_ALARM));
 8003822:	4bb2      	ldr	r3, [pc, #712]	@ (8003aec <main+0x38c>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	0018      	movs	r0, r3
 8003828:	f7ff fbe2 	bl	8002ff0 <read>
 800382c:	0003      	movs	r3, r0
 800382e:	001a      	movs	r2, r3
 8003830:	4bb1      	ldr	r3, [pc, #708]	@ (8003af8 <main+0x398>)
 8003832:	0011      	movs	r1, r2
 8003834:	0018      	movs	r0, r3
 8003836:	f001 fef3 	bl	8005620 <printf_>

 //   return writeRam(address, (uint8_t *)data, sizeof(data), lock);
    writeRam(H_old_RAM_address, 0, 1, 0);
 800383a:	2300      	movs	r3, #0
 800383c:	2201      	movs	r2, #1
 800383e:	2100      	movs	r1, #0
 8003840:	2040      	movs	r0, #64	@ 0x40
 8003842:	f7ff f9f9 	bl	8002c38 <writeRam>
    writeRam(T_old_RAM_address, 0, 1, 0);
 8003846:	2300      	movs	r3, #0
 8003848:	2201      	movs	r2, #1
 800384a:	2100      	movs	r1, #0
 800384c:	2042      	movs	r0, #66	@ 0x42
 800384e:	f7ff f9f3 	bl	8002c38 <writeRam>
    writeRam(vbat_old_RAM_address, 0, 1, 0);
 8003852:	2300      	movs	r3, #0
 8003854:	2201      	movs	r2, #1
 8003856:	2100      	movs	r1, #0
 8003858:	2044      	movs	r0, #68	@ 0x44
 800385a:	f7ff f9ed 	bl	8002c38 <writeRam>
 800385e:	e028      	b.n	80038b2 <main+0x152>

  }
  else
  {
    read_RTCRam(vbat_output_flag_address, &vbat_output_flag, 1); // Read vbat_output_flag from RTC RAM
 8003860:	003b      	movs	r3, r7
 8003862:	2201      	movs	r2, #1
 8003864:	0019      	movs	r1, r3
 8003866:	2046      	movs	r0, #70	@ 0x46
 8003868:	f000 f9f5 	bl	8003c56 <read_RTCRam>
    vbat_output_flag++;
 800386c:	003b      	movs	r3, r7
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	3301      	adds	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	003b      	movs	r3, r7
 8003876:	801a      	strh	r2, [r3, #0]
    printf("\nMAIN. Startup from RTC\n");
 8003878:	4ba0      	ldr	r3, [pc, #640]	@ (8003afc <main+0x39c>)
 800387a:	0018      	movs	r0, r3
 800387c:	f001 fed0 	bl	8005620 <printf_>
    //hex_dump();

    read_RTCRam(H_old_RAM_address, &H_old, 0);
 8003880:	4b9f      	ldr	r3, [pc, #636]	@ (8003b00 <main+0x3a0>)
 8003882:	2200      	movs	r2, #0
 8003884:	0019      	movs	r1, r3
 8003886:	2040      	movs	r0, #64	@ 0x40
 8003888:	f000 f9e5 	bl	8003c56 <read_RTCRam>
    read_RTCRam(T_old_RAM_address, &T_old, 0);
 800388c:	4b9d      	ldr	r3, [pc, #628]	@ (8003b04 <main+0x3a4>)
 800388e:	2200      	movs	r2, #0
 8003890:	0019      	movs	r1, r3
 8003892:	2042      	movs	r0, #66	@ 0x42
 8003894:	f000 f9df 	bl	8003c56 <read_RTCRam>
    read_RTCRam(vbat_old_RAM_address, &vbat_old, 0);
 8003898:	4b9b      	ldr	r3, [pc, #620]	@ (8003b08 <main+0x3a8>)
 800389a:	2200      	movs	r2, #0
 800389c:	0019      	movs	r1, r3
 800389e:	2044      	movs	r0, #68	@ 0x44
 80038a0:	f000 f9d9 	bl	8003c56 <read_RTCRam>
    initialized_flag = read(initialized_flag_address); // uint8_t
 80038a4:	2048      	movs	r0, #72	@ 0x48
 80038a6:	f7ff fba3 	bl	8002ff0 <read>
 80038aa:	0003      	movs	r3, r0
 80038ac:	001a      	movs	r2, r3
 80038ae:	4b97      	ldr	r3, [pc, #604]	@ (8003b0c <main+0x3ac>)
 80038b0:	701a      	strb	r2, [r3, #0]
  }

  // ##################________measureME280_________#########################

  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80038b2:	4b88      	ldr	r3, [pc, #544]	@ (8003ad4 <main+0x374>)
 80038b4:	2242      	movs	r2, #66	@ 0x42
 80038b6:	2101      	movs	r1, #1
 80038b8:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 80038ba:	4b86      	ldr	r3, [pc, #536]	@ (8003ad4 <main+0x374>)
 80038bc:	2240      	movs	r2, #64	@ 0x40
 80038be:	2100      	movs	r1, #0
 80038c0:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80038c2:	4b84      	ldr	r3, [pc, #528]	@ (8003ad4 <main+0x374>)
 80038c4:	2241      	movs	r2, #65	@ 0x41
 80038c6:	2102      	movs	r1, #2
 80038c8:	5499      	strb	r1, [r3, r2]
  dev.settings.filter = BME280_FILTER_COEFF_OFF;
 80038ca:	4b82      	ldr	r3, [pc, #520]	@ (8003ad4 <main+0x374>)
 80038cc:	2243      	movs	r2, #67	@ 0x43
 80038ce:	2100      	movs	r1, #0
 80038d0:	5499      	strb	r1, [r3, r2]

  rslt = bme280_init(&dev);
 80038d2:	4b80      	ldr	r3, [pc, #512]	@ (8003ad4 <main+0x374>)
 80038d4:	0018      	movs	r0, r3
 80038d6:	f006 f8bb 	bl	8009a50 <bme280_init>
 80038da:	0003      	movs	r3, r0
 80038dc:	001a      	movs	r2, r3
 80038de:	1cfb      	adds	r3, r7, #3
 80038e0:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK) // OK = 0
 80038e2:	1cfb      	adds	r3, r7, #3
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b25b      	sxtb	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00a      	beq.n	8003902 <main+0x1a2>
  {
    printf("Failed to initialize the device (code %+d).\n", rslt);
 80038ec:	1cfb      	adds	r3, r7, #3
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	b25b      	sxtb	r3, r3
 80038f2:	001a      	movs	r2, r3
 80038f4:	4b86      	ldr	r3, [pc, #536]	@ (8003b10 <main+0x3b0>)
 80038f6:	0011      	movs	r1, r2
 80038f8:	0018      	movs	r0, r3
 80038fa:	f001 fe91 	bl	8005620 <printf_>
    Error_Handler();
 80038fe:	f000 fa7f 	bl	8003e00 <Error_Handler>
  }

  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8003902:	4b74      	ldr	r3, [pc, #464]	@ (8003ad4 <main+0x374>)
 8003904:	0019      	movs	r1, r3
 8003906:	200f      	movs	r0, #15
 8003908:	f006 fa04 	bl	8009d14 <bme280_set_sensor_settings>
 800390c:	0003      	movs	r3, r0
 800390e:	001a      	movs	r2, r3
 8003910:	1cfb      	adds	r3, r7, #3
 8003912:	701a      	strb	r2, [r3, #0]
  /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor enabled
   *  and the oversampling configuration. */
  req_delay = bme280_cal_meas_delay(&dev.settings);
 8003914:	4b7f      	ldr	r3, [pc, #508]	@ (8003b14 <main+0x3b4>)
 8003916:	0018      	movs	r0, r3
 8003918:	f006 fc40 	bl	800a19c <bme280_cal_meas_delay>
 800391c:	0002      	movs	r2, r0
 800391e:	4b7e      	ldr	r3, [pc, #504]	@ (8003b18 <main+0x3b8>)
 8003920:	601a      	str	r2, [r3, #0]
  // printf("req_delay = %d\n", req_delay);

  rslt = stream_sensor_data_forced_mode(&dev); // working time = 0.8 sec
 8003922:	4b6c      	ldr	r3, [pc, #432]	@ (8003ad4 <main+0x374>)
 8003924:	0018      	movs	r0, r3
 8003926:	f000 fa25 	bl	8003d74 <stream_sensor_data_forced_mode>
 800392a:	0003      	movs	r3, r0
 800392c:	001a      	movs	r2, r3
 800392e:	1cfb      	adds	r3, r7, #3
 8003930:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK)
 8003932:	1cfb      	adds	r3, r7, #3
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	b25b      	sxtb	r3, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00c      	beq.n	8003956 <main+0x1f6>
  {
    fprintf(stderr, "Failed to stream sensor data (code %+d).", rslt);
 800393c:	4b77      	ldr	r3, [pc, #476]	@ (8003b1c <main+0x3bc>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68d8      	ldr	r0, [r3, #12]
 8003942:	1cfb      	adds	r3, r7, #3
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	b25b      	sxtb	r3, r3
 8003948:	001a      	movs	r2, r3
 800394a:	4b75      	ldr	r3, [pc, #468]	@ (8003b20 <main+0x3c0>)
 800394c:	0019      	movs	r1, r3
 800394e:	f00a f869 	bl	800da24 <fiprintf>
    Error_Handler();
 8003952:	f000 fa55 	bl	8003e00 <Error_Handler>
  }
  // h_ = comp_data.humidity / 1000.0;
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 8003956:	4b73      	ldr	r3, [pc, #460]	@ (8003b24 <main+0x3c4>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	b29b      	uxth	r3, r3
 800395c:	001a      	movs	r2, r3
 800395e:	0013      	movs	r3, r2
 8003960:	019b      	lsls	r3, r3, #6
 8003962:	189b      	adds	r3, r3, r2
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	189b      	adds	r3, r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	189b      	adds	r3, r3, r2
 800396c:	33f5      	adds	r3, #245	@ 0xf5
 800396e:	33ff      	adds	r3, #255	@ 0xff
 8003970:	151a      	asrs	r2, r3, #20
 8003972:	1dbb      	adds	r3, r7, #6
 8003974:	801a      	strh	r2, [r3, #0]

  // t_ = comp_data.temperature / 10.0;
  t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 8003976:	4b6b      	ldr	r3, [pc, #428]	@ (8003b24 <main+0x3c4>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	b29b      	uxth	r3, r3
 800397c:	001a      	movs	r2, r3
 800397e:	4b6a      	ldr	r3, [pc, #424]	@ (8003b28 <main+0x3c8>)
 8003980:	4353      	muls	r3, r2
 8003982:	3302      	adds	r3, #2
 8003984:	141a      	asrs	r2, r3, #16
 8003986:	1d3b      	adds	r3, r7, #4
 8003988:	801a      	strh	r2, [r3, #0]

  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 800398a:	1dbb      	adds	r3, r7, #6
 800398c:	8819      	ldrh	r1, [r3, #0]
 800398e:	4b5c      	ldr	r3, [pc, #368]	@ (8003b00 <main+0x3a0>)
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	001c      	movs	r4, r3
 8003994:	1d3b      	adds	r3, r7, #4
 8003996:	881a      	ldrh	r2, [r3, #0]
 8003998:	4b5a      	ldr	r3, [pc, #360]	@ (8003b04 <main+0x3a4>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	4863      	ldr	r0, [pc, #396]	@ (8003b2c <main+0x3cc>)
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	0013      	movs	r3, r2
 80039a2:	0022      	movs	r2, r4
 80039a4:	f001 fe3c 	bl	8005620 <printf_>

  // ============================_____END____===================================

  if ((t_ != T_old) | (vbat_output_flag > BAT_OUTPUT_MAX_PERIOD))
 80039a8:	4b56      	ldr	r3, [pc, #344]	@ (8003b04 <main+0x3a4>)
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	1d3a      	adds	r2, r7, #4
 80039ae:	8812      	ldrh	r2, [r2, #0]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	1e5a      	subs	r2, r3, #1
 80039b4:	4193      	sbcs	r3, r2
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	003b      	movs	r3, r7
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	211e      	movs	r1, #30
 80039be:	4299      	cmp	r1, r3
 80039c0:	419b      	sbcs	r3, r3
 80039c2:	425b      	negs	r3, r3
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	4313      	orrs	r3, r2
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d100      	bne.n	80039d0 <main+0x270>
 80039ce:	e0e0      	b.n	8003b92 <main+0x432>
  {
	  int32_t vBat;
	  // Temperature need output
	  write_ToRTCRam(T_old_RAM_address, t_, 1);
 80039d0:	1d3b      	adds	r3, r7, #4
 80039d2:	881b      	ldrh	r3, [r3, #0]
 80039d4:	2201      	movs	r2, #1
 80039d6:	0019      	movs	r1, r3
 80039d8:	2042      	movs	r0, #66	@ 0x42
 80039da:	f000 f96b 	bl	8003cb4 <write_ToRTCRam>
	  temperature_new = 1;
 80039de:	230f      	movs	r3, #15
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	2201      	movs	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]

    if (vbat_output_flag > 15) // output Vbat and Hum after every 10 min; (vbat_output_flag >= 10)
 80039e6:	003b      	movs	r3, r7
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	2b0f      	cmp	r3, #15
 80039ec:	d94c      	bls.n	8003a88 <main+0x328>
    {
      vbat_output_flag = 0;
 80039ee:	003b      	movs	r3, r7
 80039f0:	2200      	movs	r2, #0
 80039f2:	801a      	strh	r2, [r3, #0]
      write_ToRTCRam(vbat_output_flag_address, vbat_output_flag, 1); // save vbat_output_flag
 80039f4:	003b      	movs	r3, r7
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	2201      	movs	r2, #1
 80039fa:	0019      	movs	r1, r3
 80039fc:	2046      	movs	r0, #70	@ 0x46
 80039fe:	f000 f959 	bl	8003cb4 <write_ToRTCRam>

      Activate_ADC();
 8003a02:	f7ff fccb 	bl	800339c <Activate_ADC>
      vBat = get_vbat();
 8003a06:	f7ff fc93 	bl	8003330 <get_vbat>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	613b      	str	r3, [r7, #16]

      // vBat = vBat / 10.0; // go with 3 digits
      vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4a45      	ldr	r2, [pc, #276]	@ (8003b28 <main+0x3c8>)
 8003a12:	4353      	muls	r3, r2
 8003a14:	3302      	adds	r3, #2
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	613b      	str	r3, [r7, #16]
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 8003a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b08 <main+0x3a8>)
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	001a      	movs	r2, r3
 8003a20:	6939      	ldr	r1, [r7, #16]
 8003a22:	4b43      	ldr	r3, [pc, #268]	@ (8003b30 <main+0x3d0>)
 8003a24:	0018      	movs	r0, r3
 8003a26:	f001 fdfb 	bl	8005620 <printf_>

      if (vBat < UNDERVOLTAGE) // #define UNDERVOLTAGE 220
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2bdb      	cmp	r3, #219	@ 0xdb
 8003a2e:	dc09      	bgt.n	8003a44 <main+0x2e4>
      {
        final_message(vBat);
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	0018      	movs	r0, r3
 8003a36:	f008 ffc7 	bl	800c9c8 <final_message>
        go_down(vBat); // shutdown forever  ****  R E W R I T E !!!   *****
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	0018      	movs	r0, r3
 8003a40:	f000 f9c2 	bl	8003dc8 <go_down>
      }

      if (!(vBat == vbat_old)) // it's going to output
 8003a44:	4b30      	ldr	r3, [pc, #192]	@ (8003b08 <main+0x3a8>)
 8003a46:	881b      	ldrh	r3, [r3, #0]
 8003a48:	001a      	movs	r2, r3
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d00a      	beq.n	8003a66 <main+0x306>
      {
        write_ToRTCRam(vbat_old_RAM_address, vBat, 1); // write vbat_old = vBat
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	2201      	movs	r2, #1
 8003a56:	0019      	movs	r1, r3
 8003a58:	2044      	movs	r0, #68	@ 0x44
 8003a5a:	f000 f92b 	bl	8003cb4 <write_ToRTCRam>

        battery_new = 1;
 8003a5e:	2317      	movs	r3, #23
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
      }

      if (h_ != H_old)
 8003a66:	4b26      	ldr	r3, [pc, #152]	@ (8003b00 <main+0x3a0>)
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	1dba      	adds	r2, r7, #6
 8003a6c:	8812      	ldrh	r2, [r2, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d00a      	beq.n	8003a88 <main+0x328>
      {
    	write_ToRTCRam(H_old_RAM_address, h_, 1);
 8003a72:	1dbb      	adds	r3, r7, #6
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	2201      	movs	r2, #1
 8003a78:	0019      	movs	r1, r3
 8003a7a:	2040      	movs	r0, #64	@ 0x40
 8003a7c:	f000 f91a 	bl	8003cb4 <write_ToRTCRam>
        humidity_new = 1;
 8003a80:	2316      	movs	r3, #22
 8003a82:	18fb      	adds	r3, r7, r3
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]
      }
    }

    PAPER_ON_H();
 8003a88:	4b16      	ldr	r3, [pc, #88]	@ (8003ae4 <main+0x384>)
 8003a8a:	2280      	movs	r2, #128	@ 0x80
 8003a8c:	0212      	lsls	r2, r2, #8
 8003a8e:	619a      	str	r2, [r3, #24]
    printf("initialized_flag5 = 0x%x\n",initialized_flag);
 8003a90:	4b1e      	ldr	r3, [pc, #120]	@ (8003b0c <main+0x3ac>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	001a      	movs	r2, r3
 8003a96:	4b27      	ldr	r3, [pc, #156]	@ (8003b34 <main+0x3d4>)
 8003a98:	0011      	movs	r1, r2
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f001 fdc0 	bl	8005620 <printf_>
    if(initialized_flag == 0){
 8003aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b0c <main+0x3ac>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d149      	bne.n	8003b3c <main+0x3dc>
    	ESP_Init();
 8003aa8:	f008 ff36 	bl	800c918 <ESP_Init>
        initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 8003aac:	4b17      	ldr	r3, [pc, #92]	@ (8003b0c <main+0x3ac>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	701a      	strb	r2, [r3, #0]
        write(initialized_flag_address, initialized_flag);
 8003ab2:	4b16      	ldr	r3, [pc, #88]	@ (8003b0c <main+0x3ac>)
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	0019      	movs	r1, r3
 8003ab8:	2048      	movs	r0, #72	@ 0x48
 8003aba:	f7ff faa9 	bl	8003010 <write>
        printf("initialized_flag = 0x%x\n",read(initialized_flag_address));
 8003abe:	2048      	movs	r0, #72	@ 0x48
 8003ac0:	f7ff fa96 	bl	8002ff0 <read>
 8003ac4:	0003      	movs	r3, r0
 8003ac6:	001a      	movs	r2, r3
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <main+0x3d8>)
 8003aca:	0011      	movs	r1, r2
 8003acc:	0018      	movs	r0, r3
 8003ace:	f001 fda7 	bl	8005620 <printf_>
 8003ad2:	e037      	b.n	8003b44 <main+0x3e4>
 8003ad4:	200003c8 	.word	0x200003c8
 8003ad8:	0800aff9 	.word	0x0800aff9
 8003adc:	0800b081 	.word	0x0800b081
 8003ae0:	0800af93 	.word	0x0800af93
 8003ae4:	50000400 	.word	0x50000400
 8003ae8:	40013000 	.word	0x40013000
 8003aec:	0800fe68 	.word	0x0800fe68
 8003af0:	0800fb64 	.word	0x0800fb64
 8003af4:	00000bb8 	.word	0x00000bb8
 8003af8:	0800fb84 	.word	0x0800fb84
 8003afc:	0800fb94 	.word	0x0800fb94
 8003b00:	20000418 	.word	0x20000418
 8003b04:	2000041a 	.word	0x2000041a
 8003b08:	2000041c 	.word	0x2000041c
 8003b0c:	2000041e 	.word	0x2000041e
 8003b10:	0800fbb0 	.word	0x0800fbb0
 8003b14:	20000408 	.word	0x20000408
 8003b18:	20000414 	.word	0x20000414
 8003b1c:	20000184 	.word	0x20000184
 8003b20:	0800fbe0 	.word	0x0800fbe0
 8003b24:	20000550 	.word	0x20000550
 8003b28:	0000199a 	.word	0x0000199a
 8003b2c:	0800fc0c 	.word	0x0800fc0c
 8003b30:	0800fc3c 	.word	0x0800fc3c
 8003b34:	0800fc58 	.word	0x0800fc58
 8003b38:	0800fc74 	.word	0x0800fc74
    }else
    {
        EPD_1IN54_V2_Reset();
 8003b3c:	f007 fb79 	bl	800b232 <EPD_1IN54_V2_Reset>
        ESP_Init_standby();
 8003b40:	f009 f89c 	bl	800cc7c <ESP_Init_standby>
    }

    if(temperature_new){
 8003b44:	230f      	movs	r3, #15
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <main+0x3f8>
    	temperature_out(t_);
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	0018      	movs	r0, r3
 8003b54:	f008 fe38 	bl	800c7c8 <temperature_out>
    }
    if(battery_new){
 8003b58:	2317      	movs	r3, #23
 8003b5a:	18fb      	adds	r3, r7, r3
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d004      	beq.n	8003b6c <main+0x40c>
    	battery_out(vBat);
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	0018      	movs	r0, r3
 8003b68:	f008 fdc4 	bl	800c6f4 <battery_out>
    }
    if(humidity_new){
 8003b6c:	2316      	movs	r3, #22
 8003b6e:	18fb      	adds	r3, r7, r3
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d004      	beq.n	8003b80 <main+0x420>
    	humidity_out(h_);
 8003b76:	1dbb      	adds	r3, r7, #6
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f008 fe82 	bl	800c884 <humidity_out>
    }

    EPD_1IN54_V2_DisplayPart(BlackImage);
 8003b80:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb8 <main+0x458>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	0018      	movs	r0, r3
 8003b86:	f007 fe28 	bl	800b7da <EPD_1IN54_V2_DisplayPart>
// EPD_1IN54_V2_Sleep(); // Deep sleep mode ????
    PAPER_ON_L();         // e-Paper OFF
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003bbc <main+0x45c>)
 8003b8c:	2280      	movs	r2, #128	@ 0x80
 8003b8e:	0612      	lsls	r2, r2, #24
 8003b90:	619a      	str	r2, [r3, #24]
                          //  hex_dump();
                          //  HAL_Delay(1);
  }

  deepPowerDown(30);                                             // 30 seconds deep power down
 8003b92:	201e      	movs	r0, #30
 8003b94:	f7fe fdc4 	bl	8002720 <deepPowerDown>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Never be here
    LED1_ON();
 8003b98:	4b08      	ldr	r3, [pc, #32]	@ (8003bbc <main+0x45c>)
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003b9e:	2064      	movs	r0, #100	@ 0x64
 8003ba0:	f002 f9da 	bl	8005f58 <HAL_Delay>
    LED1_OFF();
 8003ba4:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <main+0x45c>)
 8003ba6:	2280      	movs	r2, #128	@ 0x80
 8003ba8:	0292      	lsls	r2, r2, #10
 8003baa:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003bac:	2064      	movs	r0, #100	@ 0x64
 8003bae:	f002 f9d3 	bl	8005f58 <HAL_Delay>
    LED1_ON();
 8003bb2:	46c0      	nop			@ (mov r8, r8)
 8003bb4:	e7f0      	b.n	8003b98 <main+0x438>
 8003bb6:	46c0      	nop			@ (mov r8, r8)
 8003bb8:	2000059c 	.word	0x2000059c
 8003bbc:	50000400 	.word	0x50000400

08003bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b099      	sub	sp, #100	@ 0x64
 8003bc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bc6:	2414      	movs	r4, #20
 8003bc8:	193b      	adds	r3, r7, r4
 8003bca:	0018      	movs	r0, r3
 8003bcc:	234c      	movs	r3, #76	@ 0x4c
 8003bce:	001a      	movs	r2, r3
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	f009 ff9f 	bl	800db14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	0018      	movs	r0, r3
 8003bda:	2310      	movs	r3, #16
 8003bdc:	001a      	movs	r2, r3
 8003bde:	2100      	movs	r1, #0
 8003be0:	f009 ff98 	bl	800db14 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003be4:	2380      	movs	r3, #128	@ 0x80
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	0018      	movs	r0, r3
 8003bea:	f003 f875 	bl	8006cd8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003bee:	0021      	movs	r1, r4
 8003bf0:	187b      	adds	r3, r7, r1
 8003bf2:	2218      	movs	r2, #24
 8003bf4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003bf6:	187b      	adds	r3, r7, r1
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003bfc:	187b      	adds	r3, r7, r1
 8003bfe:	2201      	movs	r2, #1
 8003c00:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003c02:	187b      	adds	r3, r7, r1
 8003c04:	2200      	movs	r2, #0
 8003c06:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 8003c08:	187b      	adds	r3, r7, r1
 8003c0a:	2280      	movs	r2, #128	@ 0x80
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003c0e:	187b      	adds	r3, r7, r1
 8003c10:	2200      	movs	r2, #0
 8003c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	0018      	movs	r0, r3
 8003c18:	f003 f8ca 	bl	8006db0 <HAL_RCC_OscConfig>
 8003c1c:	1e03      	subs	r3, r0, #0
 8003c1e:	d001      	beq.n	8003c24 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8003c20:	f000 f8ee 	bl	8003e00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c24:	1d3b      	adds	r3, r7, #4
 8003c26:	2207      	movs	r2, #7
 8003c28:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c30:	1d3b      	adds	r3, r7, #4
 8003c32:	2200      	movs	r2, #0
 8003c34:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c36:	1d3b      	adds	r3, r7, #4
 8003c38:	2200      	movs	r2, #0
 8003c3a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003c3c:	1d3b      	adds	r3, r7, #4
 8003c3e:	2101      	movs	r1, #1
 8003c40:	0018      	movs	r0, r3
 8003c42:	f003 fcdf 	bl	8007604 <HAL_RCC_ClockConfig>
 8003c46:	1e03      	subs	r3, r0, #0
 8003c48:	d001      	beq.n	8003c4e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8003c4a:	f000 f8d9 	bl	8003e00 <Error_Handler>
  }
}
 8003c4e:	46c0      	nop			@ (mov r8, r8)
 8003c50:	46bd      	mov	sp, r7
 8003c52:	b019      	add	sp, #100	@ 0x64
 8003c54:	bd90      	pop	{r4, r7, pc}

08003c56 <read_RTCRam>:

/* USER CODE BEGIN 4 */

// Function to read a uint16_t value from RTC RAM
bool read_RTCRam(uint8_t address, uint16_t *read_data, bool lock)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6039      	str	r1, [r7, #0]
 8003c5e:	0011      	movs	r1, r2
 8003c60:	1dfb      	adds	r3, r7, #7
 8003c62:	1c02      	adds	r2, r0, #0
 8003c64:	701a      	strb	r2, [r3, #0]
 8003c66:	1dbb      	adds	r3, r7, #6
 8003c68:	1c0a      	adds	r2, r1, #0
 8003c6a:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be read
  uint8_t data[sizeof(uint16_t)];

  // Call the driver's readRam function
  if (!readRam(address, (uint8_t *)data, sizeof(data), lock))
 8003c6c:	1dfb      	adds	r3, r7, #7
 8003c6e:	7818      	ldrb	r0, [r3, #0]
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	220c      	movs	r2, #12
 8003c76:	18b9      	adds	r1, r7, r2
 8003c78:	2202      	movs	r2, #2
 8003c7a:	f7fe ff73 	bl	8002b64 <readRam>
 8003c7e:	0003      	movs	r3, r0
 8003c80:	001a      	movs	r2, r3
 8003c82:	2301      	movs	r3, #1
 8003c84:	4053      	eors	r3, r2
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <read_RTCRam+0x3a>
  {
    // If the read operation fails, return false
    return false;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	e00d      	b.n	8003cac <read_RTCRam+0x56>
  }

  // Combine the two bytes into a uint16_t value
  *read_data = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 8003c90:	210c      	movs	r1, #12
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	b21a      	sxth	r2, r3
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	785b      	ldrb	r3, [r3, #1]
 8003c9c:	021b      	lsls	r3, r3, #8
 8003c9e:	b21b      	sxth	r3, r3
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	b21b      	sxth	r3, r3
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	801a      	strh	r2, [r3, #0]

  return true;
 8003caa:	2301      	movs	r3, #1
}
 8003cac:	0018      	movs	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	b004      	add	sp, #16
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <write_ToRTCRam>:

// Function to write a uint16_t value to RTC RAM
bool write_ToRTCRam(uint8_t address, uint16_t write_data, bool lock)
{
 8003cb4:	b590      	push	{r4, r7, lr}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	0004      	movs	r4, r0
 8003cbc:	0008      	movs	r0, r1
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	1dfb      	adds	r3, r7, #7
 8003cc2:	1c22      	adds	r2, r4, #0
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	1d3b      	adds	r3, r7, #4
 8003cc8:	1c02      	adds	r2, r0, #0
 8003cca:	801a      	strh	r2, [r3, #0]
 8003ccc:	1dbb      	adds	r3, r7, #6
 8003cce:	1c0a      	adds	r2, r1, #0
 8003cd0:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be written
  uint8_t data[sizeof(uint16_t)];

  // Split the uint16_t value into two bytes
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8003cd2:	1d3b      	adds	r3, r7, #4
 8003cd4:	881b      	ldrh	r3, [r3, #0]
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	210c      	movs	r1, #12
 8003cda:	187b      	adds	r3, r7, r1
 8003cdc:	701a      	strb	r2, [r3, #0]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 8003cde:	1d3b      	adds	r3, r7, #4
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	0a1b      	lsrs	r3, r3, #8
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	187b      	adds	r3, r7, r1
 8003cea:	705a      	strb	r2, [r3, #1]

  // Call the driver's writeRam function
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 8003cec:	1dfb      	adds	r3, r7, #7
 8003cee:	7818      	ldrb	r0, [r3, #0]
 8003cf0:	1dbb      	adds	r3, r7, #6
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	1879      	adds	r1, r7, r1
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	f7fe ff9e 	bl	8002c38 <writeRam>
 8003cfc:	0003      	movs	r3, r0
}
 8003cfe:	0018      	movs	r0, r3
 8003d00:	46bd      	mov	sp, r7
 8003d02:	b005      	add	sp, #20
 8003d04:	bd90      	pop	{r4, r7, pc}
	...

08003d08 <print_error>:

void print_error(const char *func, uint32_t line)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  printf(" *** Error:  %s ,   %d\n", func, line);
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	6879      	ldr	r1, [r7, #4]
 8003d16:	4b09      	ldr	r3, [pc, #36]	@ (8003d3c <print_error+0x34>)
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f001 fc81 	bl	8005620 <printf_>
  HAL_Delay(100);
 8003d1e:	2064      	movs	r0, #100	@ 0x64
 8003d20:	f002 f91a 	bl	8005f58 <HAL_Delay>
  timeout_reset(__func__, __LINE__);
 8003d24:	23c5      	movs	r3, #197	@ 0xc5
 8003d26:	005a      	lsls	r2, r3, #1
 8003d28:	4b05      	ldr	r3, [pc, #20]	@ (8003d40 <print_error+0x38>)
 8003d2a:	0011      	movs	r1, r2
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f000 f809 	bl	8003d44 <timeout_reset>
}
 8003d32:	46c0      	nop			@ (mov r8, r8)
 8003d34:	46bd      	mov	sp, r7
 8003d36:	b002      	add	sp, #8
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	0800fc90 	.word	0x0800fc90
 8003d40:	0800fe7c 	.word	0x0800fe7c

08003d44 <timeout_reset>:

void timeout_reset(const char *func, uint32_t line)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4b07      	ldr	r3, [pc, #28]	@ (8003d70 <timeout_reset+0x2c>)
 8003d54:	0018      	movs	r0, r3
 8003d56:	f001 fc63 	bl	8005620 <printf_>
  HAL_Delay(10);
 8003d5a:	200a      	movs	r0, #10
 8003d5c:	f002 f8fc 	bl	8005f58 <HAL_Delay>
  deepPowerDown(10);
 8003d60:	200a      	movs	r0, #10
 8003d62:	f7fe fcdd 	bl	8002720 <deepPowerDown>
}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b002      	add	sp, #8
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	46c0      	nop			@ (mov r8, r8)
 8003d70:	0800fca8 	.word	0x0800fca8

08003d74 <stream_sensor_data_forced_mode>:

// Read BME280 data
int8_t stream_sensor_data_forced_mode(struct bme280_dev *dev)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	0019      	movs	r1, r3
 8003d80:	2001      	movs	r0, #1
 8003d82:	f006 f832 	bl	8009dea <bme280_set_sensor_mode>
 8003d86:	0003      	movs	r3, r0
 8003d88:	001a      	movs	r2, r3
 8003d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003dbc <stream_sensor_data_forced_mode+0x48>)
 8003d8c:	701a      	strb	r2, [r3, #0]
  /* Wait for the measurement to complete and print data  */

  HAL_Delay(req_delay); // 9 ms !!!
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc0 <stream_sensor_data_forced_mode+0x4c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	0018      	movs	r0, r3
 8003d94:	f002 f8e0 	bl	8005f58 <HAL_Delay>
  reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <stream_sensor_data_forced_mode+0x50>)
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	2006      	movs	r0, #6
 8003da0:	f006 f905 	bl	8009fae <bme280_get_sensor_data>
 8003da4:	0003      	movs	r3, r0
 8003da6:	001a      	movs	r2, r3
 8003da8:	4b04      	ldr	r3, [pc, #16]	@ (8003dbc <stream_sensor_data_forced_mode+0x48>)
 8003daa:	701a      	strb	r2, [r3, #0]
  return reslt;
 8003dac:	4b03      	ldr	r3, [pc, #12]	@ (8003dbc <stream_sensor_data_forced_mode+0x48>)
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	b25b      	sxtb	r3, r3
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b002      	add	sp, #8
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	20000410 	.word	0x20000410
 8003dc0:	20000414 	.word	0x20000414
 8003dc4:	20000550 	.word	0x20000550

08003dc8 <go_down>:
  }
  return true;
}

void go_down(uint16_t vBat)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	0002      	movs	r2, r0
 8003dd0:	1dbb      	adds	r3, r7, #6
 8003dd2:	801a      	strh	r2, [r3, #0]
  /* S H U T   D O W N */

  printf("Go down\n");
 8003dd4:	4b08      	ldr	r3, [pc, #32]	@ (8003df8 <go_down+0x30>)
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	f001 fc22 	bl	8005620 <printf_>
  printf("Clear...\r\n");
 8003ddc:	4b07      	ldr	r3, [pc, #28]	@ (8003dfc <go_down+0x34>)
 8003dde:	0018      	movs	r0, r3
 8003de0:	f001 fc1e 	bl	8005620 <printf_>
  final_message(vBat);
 8003de4:	1dbb      	adds	r3, r7, #6
 8003de6:	881b      	ldrh	r3, [r3, #0]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f008 fded 	bl	800c9c8 <final_message>
  // Code must be inserted here !
  // write RTC_Register Magic2
  // First at main check Magic2, if true  deepPowerDown
  // deepPowerDown(255); // need minutes

}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b002      	add	sp, #8
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			@ (mov r8, r8)
 8003df8:	0800fcc8 	.word	0x0800fcc8
 8003dfc:	0800fcd4 	.word	0x0800fcd4

08003e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003e04:	b672      	cpsid	i
}
 8003e06:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e08:	46c0      	nop			@ (mov r8, r8)
 8003e0a:	e7fd      	b.n	8003e08 <Error_Handler+0x8>

08003e0c <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60b9      	str	r1, [r7, #8]
 8003e14:	607a      	str	r2, [r7, #4]
 8003e16:	603b      	str	r3, [r7, #0]
 8003e18:	210f      	movs	r1, #15
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	1c02      	adds	r2, r0, #0
 8003e1e:	701a      	strb	r2, [r3, #0]
  if (idx < maxlen) {
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d205      	bcs.n	8003e34 <_out_buffer+0x28>
    ((char*)buffer)[idx] = character;
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	18d3      	adds	r3, r2, r3
 8003e2e:	187a      	adds	r2, r7, r1
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
  }
}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	46bd      	mov	sp, r7
 8003e38:	b004      	add	sp, #16
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	230f      	movs	r3, #15
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	1c02      	adds	r2, r0, #0
 8003e4e:	701a      	strb	r2, [r3, #0]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003e50:	46c0      	nop			@ (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b004      	add	sp, #16
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	210f      	movs	r1, #15
 8003e66:	187b      	adds	r3, r7, r1
 8003e68:	1c02      	adds	r2, r0, #0
 8003e6a:	701a      	strb	r2, [r3, #0]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003e6c:	000a      	movs	r2, r1
 8003e6e:	18bb      	adds	r3, r7, r2
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d004      	beq.n	8003e80 <_out_char+0x28>
    _putchar(character);
 8003e76:	18bb      	adds	r3, r7, r2
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f001 fc0c 	bl	8005698 <_putchar>
  }
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b004      	add	sp, #16
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e002      	b.n	8003e9e <_strnlen_s+0x16>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <_strnlen_s+0x28>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	1e5a      	subs	r2, r3, #1
 8003eaa:	603a      	str	r2, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f3      	bne.n	8003e98 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	1ad3      	subs	r3, r2, r3
}
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b004      	add	sp, #16
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	0002      	movs	r2, r0
 8003ec6:	1dfb      	adds	r3, r7, #7
 8003ec8:	701a      	strb	r2, [r3, #0]
  return (ch >= '0') && (ch <= '9');
 8003eca:	1dfb      	adds	r3, r7, #7
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2b2f      	cmp	r3, #47	@ 0x2f
 8003ed0:	d905      	bls.n	8003ede <_is_digit+0x20>
 8003ed2:	1dfb      	adds	r3, r7, #7
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	2b39      	cmp	r3, #57	@ 0x39
 8003ed8:	d801      	bhi.n	8003ede <_is_digit+0x20>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <_is_digit+0x22>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	1c1a      	adds	r2, r3, #0
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	b2db      	uxtb	r3, r3
}
 8003ee8:	0018      	movs	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	b002      	add	sp, #8
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003efc:	e00e      	b.n	8003f1c <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003efe:	68fa      	ldr	r2, [r7, #12]
 8003f00:	0013      	movs	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	189b      	adds	r3, r3, r2
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	0018      	movs	r0, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	1c59      	adds	r1, r3, #1
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6011      	str	r1, [r2, #0]
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	18c3      	adds	r3, r0, r3
 8003f18:	3b30      	subs	r3, #48	@ 0x30
 8003f1a:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7ff ffcb 	bl	8003ebe <_is_digit>
 8003f28:	1e03      	subs	r3, r0, #0
 8003f2a:	d1e8      	bne.n	8003efe <_atoi+0xe>
  }
  return i;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
}
 8003f2e:	0018      	movs	r0, r3
 8003f30:	46bd      	mov	sp, r7
 8003f32:	b004      	add	sp, #16
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8003f36:	b590      	push	{r4, r7, lr}
 8003f38:	b087      	sub	sp, #28
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	607a      	str	r2, [r7, #4]
 8003f42:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8003f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d124      	bne.n	8003f9a <_out_rev+0x64>
 8003f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f52:	2201      	movs	r2, #1
 8003f54:	4013      	ands	r3, r2
 8003f56:	d120      	bne.n	8003f9a <_out_rev+0x64>
    for (size_t i = len; i < width; i++) {
 8003f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	e00a      	b.n	8003f74 <_out_rev+0x3e>
      out(' ', buffer, idx++, maxlen);
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	1c53      	adds	r3, r2, #1
 8003f62:	607b      	str	r3, [r7, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	68fc      	ldr	r4, [r7, #12]
 8003f6a:	2020      	movs	r0, #32
 8003f6c:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	3301      	adds	r3, #1
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d3f0      	bcc.n	8003f5e <_out_rev+0x28>
    }
  }

  // reverse string
  while (len) {
 8003f7c:	e00d      	b.n	8003f9a <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
 8003f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f80:	3b01      	subs	r3, #1
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f88:	18d3      	adds	r3, r2, r3
 8003f8a:	7818      	ldrb	r0, [r3, #0]
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	1c53      	adds	r3, r2, #1
 8003f90:	607b      	str	r3, [r7, #4]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	68fc      	ldr	r4, [r7, #12]
 8003f98:	47a0      	blx	r4
  while (len) {
 8003f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1ee      	bne.n	8003f7e <_out_rev+0x48>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d00e      	beq.n	8003fc6 <_out_rev+0x90>
    while (idx - start_idx < width) {
 8003fa8:	e007      	b.n	8003fba <_out_rev+0x84>
      out(' ', buffer, idx++, maxlen);
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	1c53      	adds	r3, r2, #1
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68b9      	ldr	r1, [r7, #8]
 8003fb4:	68fc      	ldr	r4, [r7, #12]
 8003fb6:	2020      	movs	r0, #32
 8003fb8:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d8f1      	bhi.n	8003faa <_out_rev+0x74>
    }
  }

  return idx;
 8003fc6:	687b      	ldr	r3, [r7, #4]
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b007      	add	sp, #28
 8003fce:	bd90      	pop	{r4, r7, pc}

08003fd0 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003fd0:	b590      	push	{r4, r7, lr}
 8003fd2:	b089      	sub	sp, #36	@ 0x24
 8003fd4:	af04      	add	r7, sp, #16
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	d134      	bne.n	8004050 <_ntoa_format+0x80>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d017      	beq.n	800401c <_ntoa_format+0x4c>
 8003fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fee:	2201      	movs	r2, #1
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	d013      	beq.n	800401c <_ntoa_format+0x4c>
 8003ff4:	2328      	movs	r3, #40	@ 0x28
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d103      	bne.n	8004006 <_ntoa_format+0x36>
 8003ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004000:	220c      	movs	r2, #12
 8004002:	4013      	ands	r3, r2
 8004004:	d00a      	beq.n	800401c <_ntoa_format+0x4c>
      width--;
 8004006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004008:	3b01      	subs	r3, #1
 800400a:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800400c:	e006      	b.n	800401c <_ntoa_format+0x4c>
      buf[len++] = '0';
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	627a      	str	r2, [r7, #36]	@ 0x24
 8004014:	6a3a      	ldr	r2, [r7, #32]
 8004016:	18d3      	adds	r3, r2, r3
 8004018:	2230      	movs	r2, #48	@ 0x30
 800401a:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800401c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800401e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004020:	429a      	cmp	r2, r3
 8004022:	d20a      	bcs.n	800403a <_ntoa_format+0x6a>
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004026:	2b1f      	cmp	r3, #31
 8004028:	d9f1      	bls.n	800400e <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800402a:	e006      	b.n	800403a <_ntoa_format+0x6a>
      buf[len++] = '0';
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	627a      	str	r2, [r7, #36]	@ 0x24
 8004032:	6a3a      	ldr	r2, [r7, #32]
 8004034:	18d3      	adds	r3, r2, r3
 8004036:	2230      	movs	r2, #48	@ 0x30
 8004038:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800403a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800403c:	2201      	movs	r2, #1
 800403e:	4013      	ands	r3, r2
 8004040:	d006      	beq.n	8004050 <_ntoa_format+0x80>
 8004042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004046:	429a      	cmp	r2, r3
 8004048:	d202      	bcs.n	8004050 <_ntoa_format+0x80>
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	2b1f      	cmp	r3, #31
 800404e:	d9ed      	bls.n	800402c <_ntoa_format+0x5c>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	2210      	movs	r2, #16
 8004054:	4013      	ands	r3, r2
 8004056:	d056      	beq.n	8004106 <_ntoa_format+0x136>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8004058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800405a:	2380      	movs	r3, #128	@ 0x80
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4013      	ands	r3, r2
 8004060:	d116      	bne.n	8004090 <_ntoa_format+0xc0>
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	2b00      	cmp	r3, #0
 8004066:	d013      	beq.n	8004090 <_ntoa_format+0xc0>
 8004068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406c:	429a      	cmp	r2, r3
 800406e:	d003      	beq.n	8004078 <_ntoa_format+0xa8>
 8004070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004074:	429a      	cmp	r2, r3
 8004076:	d10b      	bne.n	8004090 <_ntoa_format+0xc0>
      len--;
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	3b01      	subs	r3, #1
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (len && (base == 16U)) {
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	2b00      	cmp	r3, #0
 8004082:	d005      	beq.n	8004090 <_ntoa_format+0xc0>
 8004084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004086:	2b10      	cmp	r3, #16
 8004088:	d102      	bne.n	8004090 <_ntoa_format+0xc0>
        len--;
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	3b01      	subs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004092:	2b10      	cmp	r3, #16
 8004094:	d10e      	bne.n	80040b4 <_ntoa_format+0xe4>
 8004096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004098:	2220      	movs	r2, #32
 800409a:	4013      	ands	r3, r2
 800409c:	d10a      	bne.n	80040b4 <_ntoa_format+0xe4>
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	2b1f      	cmp	r3, #31
 80040a2:	d807      	bhi.n	80040b4 <_ntoa_format+0xe4>
      buf[len++] = 'x';
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80040aa:	6a3a      	ldr	r2, [r7, #32]
 80040ac:	18d3      	adds	r3, r2, r3
 80040ae:	2278      	movs	r2, #120	@ 0x78
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	e01e      	b.n	80040f2 <_ntoa_format+0x122>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b6:	2b10      	cmp	r3, #16
 80040b8:	d10e      	bne.n	80040d8 <_ntoa_format+0x108>
 80040ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040bc:	2220      	movs	r2, #32
 80040be:	4013      	ands	r3, r2
 80040c0:	d00a      	beq.n	80040d8 <_ntoa_format+0x108>
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	2b1f      	cmp	r3, #31
 80040c6:	d807      	bhi.n	80040d8 <_ntoa_format+0x108>
      buf[len++] = 'X';
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	1c5a      	adds	r2, r3, #1
 80040cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80040ce:	6a3a      	ldr	r2, [r7, #32]
 80040d0:	18d3      	adds	r3, r2, r3
 80040d2:	2258      	movs	r2, #88	@ 0x58
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	e00c      	b.n	80040f2 <_ntoa_format+0x122>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d109      	bne.n	80040f2 <_ntoa_format+0x122>
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	2b1f      	cmp	r3, #31
 80040e2:	d806      	bhi.n	80040f2 <_ntoa_format+0x122>
      buf[len++] = 'b';
 80040e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e6:	1c5a      	adds	r2, r3, #1
 80040e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80040ea:	6a3a      	ldr	r2, [r7, #32]
 80040ec:	18d3      	adds	r3, r2, r3
 80040ee:	2262      	movs	r2, #98	@ 0x62
 80040f0:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80040f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f4:	2b1f      	cmp	r3, #31
 80040f6:	d806      	bhi.n	8004106 <_ntoa_format+0x136>
      buf[len++] = '0';
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80040fe:	6a3a      	ldr	r2, [r7, #32]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	2230      	movs	r2, #48	@ 0x30
 8004104:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	2b1f      	cmp	r3, #31
 800410a:	d823      	bhi.n	8004154 <_ntoa_format+0x184>
    if (negative) {
 800410c:	2328      	movs	r3, #40	@ 0x28
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <_ntoa_format+0x156>
      buf[len++] = '-';
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	1c5a      	adds	r2, r3, #1
 800411a:	627a      	str	r2, [r7, #36]	@ 0x24
 800411c:	6a3a      	ldr	r2, [r7, #32]
 800411e:	18d3      	adds	r3, r2, r3
 8004120:	222d      	movs	r2, #45	@ 0x2d
 8004122:	701a      	strb	r2, [r3, #0]
 8004124:	e016      	b.n	8004154 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_PLUS) {
 8004126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004128:	2204      	movs	r2, #4
 800412a:	4013      	ands	r3, r2
 800412c:	d007      	beq.n	800413e <_ntoa_format+0x16e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	627a      	str	r2, [r7, #36]	@ 0x24
 8004134:	6a3a      	ldr	r2, [r7, #32]
 8004136:	18d3      	adds	r3, r2, r3
 8004138:	222b      	movs	r2, #43	@ 0x2b
 800413a:	701a      	strb	r2, [r3, #0]
 800413c:	e00a      	b.n	8004154 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_SPACE) {
 800413e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004140:	2208      	movs	r2, #8
 8004142:	4013      	ands	r3, r2
 8004144:	d006      	beq.n	8004154 <_ntoa_format+0x184>
      buf[len++] = ' ';
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	627a      	str	r2, [r7, #36]	@ 0x24
 800414c:	6a3a      	ldr	r2, [r7, #32]
 800414e:	18d3      	adds	r3, r2, r3
 8004150:	2220      	movs	r2, #32
 8004152:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004154:	683c      	ldr	r4, [r7, #0]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68b9      	ldr	r1, [r7, #8]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415e:	9303      	str	r3, [sp, #12]
 8004160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004162:	9302      	str	r3, [sp, #8]
 8004164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	6a3b      	ldr	r3, [r7, #32]
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	0023      	movs	r3, r4
 800416e:	f7ff fee2 	bl	8003f36 <_out_rev>
 8004172:	0003      	movs	r3, r0
}
 8004174:	0018      	movs	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	b005      	add	sp, #20
 800417a:	bd90      	pop	{r4, r7, pc}

0800417c <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b097      	sub	sp, #92	@ 0x5c
 8004180:	af08      	add	r7, sp, #32
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 800418e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004190:	2b00      	cmp	r3, #0
 8004192:	d103      	bne.n	800419c <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8004194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004196:	2210      	movs	r2, #16
 8004198:	4393      	bics	r3, r2
 800419a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800419c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800419e:	2380      	movs	r3, #128	@ 0x80
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	4013      	ands	r3, r2
 80041a4:	d002      	beq.n	80041ac <_ntoa_long+0x30>
 80041a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d033      	beq.n	8004214 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 80041ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80041b0:	0018      	movs	r0, r3
 80041b2:	f7fc f84b 	bl	800024c <__aeabi_uidivmod>
 80041b6:	000b      	movs	r3, r1
 80041b8:	001a      	movs	r2, r3
 80041ba:	2133      	movs	r1, #51	@ 0x33
 80041bc:	187b      	adds	r3, r7, r1
 80041be:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 80041c0:	000a      	movs	r2, r1
 80041c2:	18bb      	adds	r3, r7, r2
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b09      	cmp	r3, #9
 80041c8:	d804      	bhi.n	80041d4 <_ntoa_long+0x58>
 80041ca:	18bb      	adds	r3, r7, r2
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	3330      	adds	r3, #48	@ 0x30
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	e00d      	b.n	80041f0 <_ntoa_long+0x74>
 80041d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041d6:	2220      	movs	r2, #32
 80041d8:	4013      	ands	r3, r2
 80041da:	d001      	beq.n	80041e0 <_ntoa_long+0x64>
 80041dc:	2341      	movs	r3, #65	@ 0x41
 80041de:	e000      	b.n	80041e2 <_ntoa_long+0x66>
 80041e0:	2361      	movs	r3, #97	@ 0x61
 80041e2:	2233      	movs	r2, #51	@ 0x33
 80041e4:	18ba      	adds	r2, r7, r2
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	189b      	adds	r3, r3, r2
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	3b0a      	subs	r3, #10
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041f2:	1c59      	adds	r1, r3, #1
 80041f4:	6379      	str	r1, [r7, #52]	@ 0x34
 80041f6:	2110      	movs	r1, #16
 80041f8:	1879      	adds	r1, r7, r1
 80041fa:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80041fc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80041fe:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004200:	f7fb ff9e 	bl	8000140 <__udivsi3>
 8004204:	0003      	movs	r3, r0
 8004206:	64bb      	str	r3, [r7, #72]	@ 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8004208:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <_ntoa_long+0x98>
 800420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004210:	2b1f      	cmp	r3, #31
 8004212:	d9cb      	bls.n	80041ac <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8004214:	683c      	ldr	r4, [r7, #0]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800421e:	9306      	str	r3, [sp, #24]
 8004220:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004222:	9305      	str	r3, [sp, #20]
 8004224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004226:	9304      	str	r3, [sp, #16]
 8004228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800422a:	9303      	str	r3, [sp, #12]
 800422c:	234c      	movs	r3, #76	@ 0x4c
 800422e:	18fb      	adds	r3, r7, r3
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	9302      	str	r3, [sp, #8]
 8004234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	2310      	movs	r3, #16
 800423a:	18fb      	adds	r3, r7, r3
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	0023      	movs	r3, r4
 8004240:	f7ff fec6 	bl	8003fd0 <_ntoa_format>
 8004244:	0003      	movs	r3, r0
}
 8004246:	0018      	movs	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	b00f      	add	sp, #60	@ 0x3c
 800424c:	bd90      	pop	{r4, r7, pc}

0800424e <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800424e:	b5b0      	push	{r4, r5, r7, lr}
 8004250:	b096      	sub	sp, #88	@ 0x58
 8004252:	af08      	add	r7, sp, #32
 8004254:	60f8      	str	r0, [r7, #12]
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 8004260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004264:	4313      	orrs	r3, r2
 8004266:	d103      	bne.n	8004270 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8004268:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800426a:	2210      	movs	r2, #16
 800426c:	4393      	bics	r3, r2
 800426e:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004270:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004272:	2380      	movs	r3, #128	@ 0x80
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	4013      	ands	r3, r2
 8004278:	d003      	beq.n	8004282 <_ntoa_long_long+0x34>
 800427a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800427c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800427e:	4313      	orrs	r3, r2
 8004280:	d03a      	beq.n	80042f8 <_ntoa_long_long+0xaa>
    do {
      const char digit = (char)(value % base);
 8004282:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004284:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004286:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800428a:	f7fc f92b 	bl	80004e4 <__aeabi_uldivmod>
 800428e:	0010      	movs	r0, r2
 8004290:	0019      	movs	r1, r3
 8004292:	2433      	movs	r4, #51	@ 0x33
 8004294:	193b      	adds	r3, r7, r4
 8004296:	1c02      	adds	r2, r0, #0
 8004298:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800429a:	0022      	movs	r2, r4
 800429c:	18bb      	adds	r3, r7, r2
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b09      	cmp	r3, #9
 80042a2:	d804      	bhi.n	80042ae <_ntoa_long_long+0x60>
 80042a4:	18bb      	adds	r3, r7, r2
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	3330      	adds	r3, #48	@ 0x30
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	e00d      	b.n	80042ca <_ntoa_long_long+0x7c>
 80042ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042b0:	2220      	movs	r2, #32
 80042b2:	4013      	ands	r3, r2
 80042b4:	d001      	beq.n	80042ba <_ntoa_long_long+0x6c>
 80042b6:	2341      	movs	r3, #65	@ 0x41
 80042b8:	e000      	b.n	80042bc <_ntoa_long_long+0x6e>
 80042ba:	2361      	movs	r3, #97	@ 0x61
 80042bc:	2233      	movs	r2, #51	@ 0x33
 80042be:	18ba      	adds	r2, r7, r2
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	189b      	adds	r3, r3, r2
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	3b0a      	subs	r3, #10
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042cc:	1c59      	adds	r1, r3, #1
 80042ce:	6379      	str	r1, [r7, #52]	@ 0x34
 80042d0:	2110      	movs	r1, #16
 80042d2:	1879      	adds	r1, r7, r1
 80042d4:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80042d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042da:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80042dc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80042de:	f7fc f901 	bl	80004e4 <__aeabi_uldivmod>
 80042e2:	0002      	movs	r2, r0
 80042e4:	000b      	movs	r3, r1
 80042e6:	64ba      	str	r2, [r7, #72]	@ 0x48
 80042e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80042ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042ee:	4313      	orrs	r3, r2
 80042f0:	d002      	beq.n	80042f8 <_ntoa_long_long+0xaa>
 80042f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f4:	2b1f      	cmp	r3, #31
 80042f6:	d9c4      	bls.n	8004282 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80042f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042fa:	683d      	ldr	r5, [r7, #0]
 80042fc:	687c      	ldr	r4, [r7, #4]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004304:	9206      	str	r2, [sp, #24]
 8004306:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004308:	9205      	str	r2, [sp, #20]
 800430a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800430c:	9204      	str	r2, [sp, #16]
 800430e:	9303      	str	r3, [sp, #12]
 8004310:	2350      	movs	r3, #80	@ 0x50
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	9302      	str	r3, [sp, #8]
 8004318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800431a:	9301      	str	r3, [sp, #4]
 800431c:	2310      	movs	r3, #16
 800431e:	18fb      	adds	r3, r7, r3
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	002b      	movs	r3, r5
 8004324:	0022      	movs	r2, r4
 8004326:	f7ff fe53 	bl	8003fd0 <_ntoa_format>
 800432a:	0003      	movs	r3, r0
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b00e      	add	sp, #56	@ 0x38
 8004332:	bdb0      	pop	{r4, r5, r7, pc}

08004334 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004336:	b09d      	sub	sp, #116	@ 0x74
 8004338:	af06      	add	r7, sp, #24
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8004342:	2300      	movs	r3, #0
 8004344:	657b      	str	r3, [r7, #84]	@ 0x54
  double diff = 0.0;
 8004346:	2200      	movs	r2, #0
 8004348:	2300      	movs	r3, #0
 800434a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800434c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800434e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004350:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004352:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004354:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004356:	f7fc f879 	bl	800044c <__aeabi_dcmpeq>
 800435a:	1e03      	subs	r3, r0, #0
 800435c:	d112      	bne.n	8004384 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800435e:	683c      	ldr	r4, [r7, #0]
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	2380      	movs	r3, #128	@ 0x80
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	9303      	str	r3, [sp, #12]
 800436e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004370:	9302      	str	r3, [sp, #8]
 8004372:	2303      	movs	r3, #3
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	4bbf      	ldr	r3, [pc, #764]	@ (8004674 <_ftoa+0x340>)
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	0023      	movs	r3, r4
 800437c:	f7ff fddb 	bl	8003f36 <_out_rev>
 8004380:	0003      	movs	r3, r0
 8004382:	e211      	b.n	80047a8 <_ftoa+0x474>
  if (value < -DBL_MAX)
 8004384:	2201      	movs	r2, #1
 8004386:	4252      	negs	r2, r2
 8004388:	4bbb      	ldr	r3, [pc, #748]	@ (8004678 <_ftoa+0x344>)
 800438a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800438c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800438e:	f7fc f863 	bl	8000458 <__aeabi_dcmplt>
 8004392:	1e03      	subs	r3, r0, #0
 8004394:	d012      	beq.n	80043bc <_ftoa+0x88>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004396:	683c      	ldr	r4, [r7, #0]
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	68b9      	ldr	r1, [r7, #8]
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	9303      	str	r3, [sp, #12]
 80043a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043a8:	9302      	str	r3, [sp, #8]
 80043aa:	2304      	movs	r3, #4
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	4bb3      	ldr	r3, [pc, #716]	@ (800467c <_ftoa+0x348>)
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	0023      	movs	r3, r4
 80043b4:	f7ff fdbf 	bl	8003f36 <_out_rev>
 80043b8:	0003      	movs	r3, r0
 80043ba:	e1f5      	b.n	80047a8 <_ftoa+0x474>
  if (value > DBL_MAX)
 80043bc:	2201      	movs	r2, #1
 80043be:	4252      	negs	r2, r2
 80043c0:	4baf      	ldr	r3, [pc, #700]	@ (8004680 <_ftoa+0x34c>)
 80043c2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80043c4:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80043c6:	f7fc f85b 	bl	8000480 <__aeabi_dcmpgt>
 80043ca:	1e03      	subs	r3, r0, #0
 80043cc:	d024      	beq.n	8004418 <_ftoa+0xe4>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 80043ce:	2380      	movs	r3, #128	@ 0x80
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2204      	movs	r2, #4
 80043d6:	4013      	ands	r3, r2
 80043d8:	d001      	beq.n	80043de <_ftoa+0xaa>
 80043da:	4baa      	ldr	r3, [pc, #680]	@ (8004684 <_ftoa+0x350>)
 80043dc:	e000      	b.n	80043e0 <_ftoa+0xac>
 80043de:	4baa      	ldr	r3, [pc, #680]	@ (8004688 <_ftoa+0x354>)
 80043e0:	2280      	movs	r2, #128	@ 0x80
 80043e2:	18ba      	adds	r2, r7, r2
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	2104      	movs	r1, #4
 80043e8:	400a      	ands	r2, r1
 80043ea:	d001      	beq.n	80043f0 <_ftoa+0xbc>
 80043ec:	2204      	movs	r2, #4
 80043ee:	e000      	b.n	80043f2 <_ftoa+0xbe>
 80043f0:	2203      	movs	r2, #3
 80043f2:	683e      	ldr	r6, [r7, #0]
 80043f4:	687d      	ldr	r5, [r7, #4]
 80043f6:	68bc      	ldr	r4, [r7, #8]
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	2180      	movs	r1, #128	@ 0x80
 80043fc:	1879      	adds	r1, r7, r1
 80043fe:	6809      	ldr	r1, [r1, #0]
 8004400:	9103      	str	r1, [sp, #12]
 8004402:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004404:	9102      	str	r1, [sp, #8]
 8004406:	9201      	str	r2, [sp, #4]
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	0033      	movs	r3, r6
 800440c:	002a      	movs	r2, r5
 800440e:	0021      	movs	r1, r4
 8004410:	f7ff fd91 	bl	8003f36 <_out_rev>
 8004414:	0003      	movs	r3, r0
 8004416:	e1c7      	b.n	80047a8 <_ftoa+0x474>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8004418:	2200      	movs	r2, #0
 800441a:	4b9c      	ldr	r3, [pc, #624]	@ (800468c <_ftoa+0x358>)
 800441c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800441e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004420:	f7fc f82e 	bl	8000480 <__aeabi_dcmpgt>
 8004424:	1e03      	subs	r3, r0, #0
 8004426:	d107      	bne.n	8004438 <_ftoa+0x104>
 8004428:	2200      	movs	r2, #0
 800442a:	4b99      	ldr	r3, [pc, #612]	@ (8004690 <_ftoa+0x35c>)
 800442c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800442e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004430:	f7fc f812 	bl	8000458 <__aeabi_dcmplt>
 8004434:	1e03      	subs	r3, r0, #0
 8004436:	d015      	beq.n	8004464 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004438:	683d      	ldr	r5, [r7, #0]
 800443a:	687c      	ldr	r4, [r7, #4]
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	2380      	movs	r3, #128	@ 0x80
 8004442:	18fb      	adds	r3, r7, r3
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	9304      	str	r3, [sp, #16]
 8004448:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800444a:	9303      	str	r3, [sp, #12]
 800444c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800444e:	9302      	str	r3, [sp, #8]
 8004450:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004454:	9200      	str	r2, [sp, #0]
 8004456:	9301      	str	r3, [sp, #4]
 8004458:	002b      	movs	r3, r5
 800445a:	0022      	movs	r2, r4
 800445c:	f000 f9a8 	bl	80047b0 <_etoa>
 8004460:	0003      	movs	r3, r0
 8004462:	e1a1      	b.n	80047a8 <_ftoa+0x474>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8004464:	2453      	movs	r4, #83	@ 0x53
 8004466:	193b      	adds	r3, r7, r4
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
  if (value < 0) {
 800446c:	2200      	movs	r2, #0
 800446e:	2300      	movs	r3, #0
 8004470:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004472:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004474:	f7fb fff0 	bl	8000458 <__aeabi_dcmplt>
 8004478:	1e03      	subs	r3, r0, #0
 800447a:	d00c      	beq.n	8004496 <_ftoa+0x162>
    negative = true;
 800447c:	193b      	adds	r3, r7, r4
 800447e:	2201      	movs	r2, #1
 8004480:	701a      	strb	r2, [r3, #0]
    value = 0 - value;
 8004482:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004484:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004486:	2000      	movs	r0, #0
 8004488:	2100      	movs	r1, #0
 800448a:	f7fd fba5 	bl	8001bd8 <__aeabi_dsub>
 800448e:	0002      	movs	r2, r0
 8004490:	000b      	movs	r3, r1
 8004492:	673a      	str	r2, [r7, #112]	@ 0x70
 8004494:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8004496:	2380      	movs	r3, #128	@ 0x80
 8004498:	18fb      	adds	r3, r7, r3
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	2380      	movs	r3, #128	@ 0x80
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4013      	ands	r3, r2
 80044a2:	d10c      	bne.n	80044be <_ftoa+0x18a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80044a4:	2306      	movs	r3, #6
 80044a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80044a8:	e009      	b.n	80044be <_ftoa+0x18a>
    buf[len++] = '0';
 80044aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	657a      	str	r2, [r7, #84]	@ 0x54
 80044b0:	2210      	movs	r2, #16
 80044b2:	18ba      	adds	r2, r7, r2
 80044b4:	2130      	movs	r1, #48	@ 0x30
 80044b6:	54d1      	strb	r1, [r2, r3]
    prec--;
 80044b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044ba:	3b01      	subs	r3, #1
 80044bc:	67bb      	str	r3, [r7, #120]	@ 0x78
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80044be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044c0:	2b1f      	cmp	r3, #31
 80044c2:	d802      	bhi.n	80044ca <_ftoa+0x196>
 80044c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044c6:	2b09      	cmp	r3, #9
 80044c8:	d8ef      	bhi.n	80044aa <_ftoa+0x176>
  }

  int whole = (int)value;
 80044ca:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044cc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044ce:	f7fd ff41 	bl	8002354 <__aeabi_d2iz>
 80044d2:	0003      	movs	r3, r0
 80044d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  double tmp = (value - whole) * pow10[prec];
 80044d6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80044d8:	f7fd ff78 	bl	80023cc <__aeabi_i2d>
 80044dc:	0002      	movs	r2, r0
 80044de:	000b      	movs	r3, r1
 80044e0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044e2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044e4:	f7fd fb78 	bl	8001bd8 <__aeabi_dsub>
 80044e8:	0002      	movs	r2, r0
 80044ea:	000b      	movs	r3, r1
 80044ec:	0010      	movs	r0, r2
 80044ee:	0019      	movs	r1, r3
 80044f0:	4a68      	ldr	r2, [pc, #416]	@ (8004694 <_ftoa+0x360>)
 80044f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	18d3      	adds	r3, r2, r3
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f7fd f8a4 	bl	8001648 <__aeabi_dmul>
 8004500:	0002      	movs	r2, r0
 8004502:	000b      	movs	r3, r1
 8004504:	633a      	str	r2, [r7, #48]	@ 0x30
 8004506:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned long frac = (unsigned long)tmp;
 8004508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800450a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800450c:	f7fc f80a 	bl	8000524 <__aeabi_d2uiz>
 8004510:	0003      	movs	r3, r0
 8004512:	64bb      	str	r3, [r7, #72]	@ 0x48
  diff = tmp - frac;
 8004514:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004516:	f7fd ff87 	bl	8002428 <__aeabi_ui2d>
 800451a:	0002      	movs	r2, r0
 800451c:	000b      	movs	r3, r1
 800451e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004520:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004522:	f7fd fb59 	bl	8001bd8 <__aeabi_dsub>
 8004526:	0002      	movs	r2, r0
 8004528:	000b      	movs	r3, r1
 800452a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800452c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (diff > 0.5) {
 800452e:	2200      	movs	r2, #0
 8004530:	4b59      	ldr	r3, [pc, #356]	@ (8004698 <_ftoa+0x364>)
 8004532:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004534:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004536:	f7fb ffa3 	bl	8000480 <__aeabi_dcmpgt>
 800453a:	1e03      	subs	r3, r0, #0
 800453c:	d015      	beq.n	800456a <_ftoa+0x236>
    ++frac;
 800453e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004540:	3301      	adds	r3, #1
 8004542:	64bb      	str	r3, [r7, #72]	@ 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8004544:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004546:	f7fd ff6f 	bl	8002428 <__aeabi_ui2d>
 800454a:	4a52      	ldr	r2, [pc, #328]	@ (8004694 <_ftoa+0x360>)
 800454c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	18d3      	adds	r3, r2, r3
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f7fb ff9d 	bl	8000494 <__aeabi_dcmpge>
 800455a:	1e03      	subs	r3, r0, #0
 800455c:	d017      	beq.n	800458e <_ftoa+0x25a>
      frac = 0;
 800455e:	2300      	movs	r3, #0
 8004560:	64bb      	str	r3, [r7, #72]	@ 0x48
      ++whole;
 8004562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004564:	3301      	adds	r3, #1
 8004566:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004568:	e011      	b.n	800458e <_ftoa+0x25a>
    }
  }
  else if (diff < 0.5) {
 800456a:	2200      	movs	r2, #0
 800456c:	4b4a      	ldr	r3, [pc, #296]	@ (8004698 <_ftoa+0x364>)
 800456e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004570:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004572:	f7fb ff71 	bl	8000458 <__aeabi_dcmplt>
 8004576:	1e03      	subs	r3, r0, #0
 8004578:	d109      	bne.n	800458e <_ftoa+0x25a>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 800457a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800457c:	2b00      	cmp	r3, #0
 800457e:	d003      	beq.n	8004588 <_ftoa+0x254>
 8004580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004582:	2201      	movs	r2, #1
 8004584:	4013      	ands	r3, r2
 8004586:	d002      	beq.n	800458e <_ftoa+0x25a>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800458a:	3301      	adds	r3, #1
 800458c:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  if (prec == 0U) {
 800458e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004590:	2b00      	cmp	r3, #0
 8004592:	d12f      	bne.n	80045f4 <_ftoa+0x2c0>
    diff = value - (double)whole;
 8004594:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004596:	f7fd ff19 	bl	80023cc <__aeabi_i2d>
 800459a:	0002      	movs	r2, r0
 800459c:	000b      	movs	r3, r1
 800459e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80045a0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80045a2:	f7fd fb19 	bl	8001bd8 <__aeabi_dsub>
 80045a6:	0002      	movs	r2, r0
 80045a8:	000b      	movs	r3, r1
 80045aa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80045ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 80045ae:	2301      	movs	r3, #1
 80045b0:	1c1c      	adds	r4, r3, #0
 80045b2:	2200      	movs	r2, #0
 80045b4:	4b38      	ldr	r3, [pc, #224]	@ (8004698 <_ftoa+0x364>)
 80045b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045ba:	f7fb ff4d 	bl	8000458 <__aeabi_dcmplt>
 80045be:	1e03      	subs	r3, r0, #0
 80045c0:	d101      	bne.n	80045c6 <_ftoa+0x292>
 80045c2:	2300      	movs	r3, #0
 80045c4:	1c1c      	adds	r4, r3, #0
 80045c6:	b2e3      	uxtb	r3, r4
 80045c8:	2201      	movs	r2, #1
 80045ca:	4053      	eors	r3, r2
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d107      	bne.n	80045e2 <_ftoa+0x2ae>
 80045d2:	2200      	movs	r2, #0
 80045d4:	4b30      	ldr	r3, [pc, #192]	@ (8004698 <_ftoa+0x364>)
 80045d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045da:	f7fb ff51 	bl	8000480 <__aeabi_dcmpgt>
 80045de:	1e03      	subs	r3, r0, #0
 80045e0:	d046      	beq.n	8004670 <_ftoa+0x33c>
 80045e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e4:	2201      	movs	r2, #1
 80045e6:	4013      	ands	r3, r2
 80045e8:	d100      	bne.n	80045ec <_ftoa+0x2b8>
 80045ea:	e070      	b.n	80046ce <_ftoa+0x39a>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80045ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ee:	3301      	adds	r3, #1
 80045f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045f2:	e06c      	b.n	80046ce <_ftoa+0x39a>
    }
  }
  else {
    unsigned int count = prec;
 80045f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045f6:	647b      	str	r3, [r7, #68]	@ 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80045f8:	e01b      	b.n	8004632 <_ftoa+0x2fe>
      --count;
 80045fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045fc:	3b01      	subs	r3, #1
 80045fe:	647b      	str	r3, [r7, #68]	@ 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 8004600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004602:	210a      	movs	r1, #10
 8004604:	0018      	movs	r0, r3
 8004606:	f7fb fe21 	bl	800024c <__aeabi_uidivmod>
 800460a:	000b      	movs	r3, r1
 800460c:	b2da      	uxtb	r2, r3
 800460e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004610:	1c59      	adds	r1, r3, #1
 8004612:	6579      	str	r1, [r7, #84]	@ 0x54
 8004614:	3230      	adds	r2, #48	@ 0x30
 8004616:	b2d1      	uxtb	r1, r2
 8004618:	2210      	movs	r2, #16
 800461a:	18ba      	adds	r2, r7, r2
 800461c:	54d1      	strb	r1, [r2, r3]
      if (!(frac /= 10U)) {
 800461e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004620:	210a      	movs	r1, #10
 8004622:	0018      	movs	r0, r3
 8004624:	f7fb fd8c 	bl	8000140 <__udivsi3>
 8004628:	0003      	movs	r3, r0
 800462a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800462c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <_ftoa+0x306>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	2b1f      	cmp	r3, #31
 8004636:	d9e0      	bls.n	80045fa <_ftoa+0x2c6>
 8004638:	e008      	b.n	800464c <_ftoa+0x318>
        break;
 800463a:	46c0      	nop			@ (mov r8, r8)
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800463c:	e006      	b.n	800464c <_ftoa+0x318>
      buf[len++] = '0';
 800463e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	657a      	str	r2, [r7, #84]	@ 0x54
 8004644:	2210      	movs	r2, #16
 8004646:	18ba      	adds	r2, r7, r2
 8004648:	2130      	movs	r1, #48	@ 0x30
 800464a:	54d1      	strb	r1, [r2, r3]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800464c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800464e:	2b1f      	cmp	r3, #31
 8004650:	d804      	bhi.n	800465c <_ftoa+0x328>
 8004652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004654:	1e5a      	subs	r2, r3, #1
 8004656:	647a      	str	r2, [r7, #68]	@ 0x44
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1f0      	bne.n	800463e <_ftoa+0x30a>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800465c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465e:	2b1f      	cmp	r3, #31
 8004660:	d835      	bhi.n	80046ce <_ftoa+0x39a>
      // add decimal
      buf[len++] = '.';
 8004662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	657a      	str	r2, [r7, #84]	@ 0x54
 8004668:	2210      	movs	r2, #16
 800466a:	18ba      	adds	r2, r7, r2
 800466c:	212e      	movs	r1, #46	@ 0x2e
 800466e:	54d1      	strb	r1, [r2, r3]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004670:	e02d      	b.n	80046ce <_ftoa+0x39a>
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	0800fce0 	.word	0x0800fce0
 8004678:	ffefffff 	.word	0xffefffff
 800467c:	0800fce4 	.word	0x0800fce4
 8004680:	7fefffff 	.word	0x7fefffff
 8004684:	0800fcec 	.word	0x0800fcec
 8004688:	0800fcf4 	.word	0x0800fcf4
 800468c:	41cdcd65 	.word	0x41cdcd65
 8004690:	c1cdcd65 	.word	0xc1cdcd65
 8004694:	08010028 	.word	0x08010028
 8004698:	3fe00000 	.word	0x3fe00000
    buf[len++] = (char)(48 + (whole % 10));
 800469c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800469e:	210a      	movs	r1, #10
 80046a0:	0018      	movs	r0, r3
 80046a2:	f7fb febd 	bl	8000420 <__aeabi_idivmod>
 80046a6:	000b      	movs	r3, r1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046ac:	1c59      	adds	r1, r3, #1
 80046ae:	6579      	str	r1, [r7, #84]	@ 0x54
 80046b0:	3230      	adds	r2, #48	@ 0x30
 80046b2:	b2d1      	uxtb	r1, r2
 80046b4:	2210      	movs	r2, #16
 80046b6:	18ba      	adds	r2, r7, r2
 80046b8:	54d1      	strb	r1, [r2, r3]
    if (!(whole /= 10)) {
 80046ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046bc:	210a      	movs	r1, #10
 80046be:	0018      	movs	r0, r3
 80046c0:	f7fb fdc8 	bl	8000254 <__divsi3>
 80046c4:	0003      	movs	r3, r0
 80046c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <_ftoa+0x3a2>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80046ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046d0:	2b1f      	cmp	r3, #31
 80046d2:	d9e3      	bls.n	800469c <_ftoa+0x368>
 80046d4:	e000      	b.n	80046d8 <_ftoa+0x3a4>
      break;
 80046d6:	46c0      	nop			@ (mov r8, r8)
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80046d8:	2180      	movs	r1, #128	@ 0x80
 80046da:	187b      	adds	r3, r7, r1
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2202      	movs	r2, #2
 80046e0:	4013      	ands	r3, r2
 80046e2:	d123      	bne.n	800472c <_ftoa+0x3f8>
 80046e4:	187b      	adds	r3, r7, r1
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2201      	movs	r2, #1
 80046ea:	4013      	ands	r3, r2
 80046ec:	d01e      	beq.n	800472c <_ftoa+0x3f8>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80046ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d014      	beq.n	800471e <_ftoa+0x3ea>
 80046f4:	2353      	movs	r3, #83	@ 0x53
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d104      	bne.n	8004708 <_ftoa+0x3d4>
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	220c      	movs	r2, #12
 8004704:	4013      	ands	r3, r2
 8004706:	d00a      	beq.n	800471e <_ftoa+0x3ea>
      width--;
 8004708:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800470a:	3b01      	subs	r3, #1
 800470c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800470e:	e006      	b.n	800471e <_ftoa+0x3ea>
      buf[len++] = '0';
 8004710:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004712:	1c5a      	adds	r2, r3, #1
 8004714:	657a      	str	r2, [r7, #84]	@ 0x54
 8004716:	2210      	movs	r2, #16
 8004718:	18ba      	adds	r2, r7, r2
 800471a:	2130      	movs	r1, #48	@ 0x30
 800471c:	54d1      	strb	r1, [r2, r3]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 800471e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004720:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004722:	429a      	cmp	r2, r3
 8004724:	d202      	bcs.n	800472c <_ftoa+0x3f8>
 8004726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004728:	2b1f      	cmp	r3, #31
 800472a:	d9f1      	bls.n	8004710 <_ftoa+0x3dc>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800472c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800472e:	2b1f      	cmp	r3, #31
 8004730:	d827      	bhi.n	8004782 <_ftoa+0x44e>
    if (negative) {
 8004732:	2353      	movs	r3, #83	@ 0x53
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d007      	beq.n	800474c <_ftoa+0x418>
      buf[len++] = '-';
 800473c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	657a      	str	r2, [r7, #84]	@ 0x54
 8004742:	2210      	movs	r2, #16
 8004744:	18ba      	adds	r2, r7, r2
 8004746:	212d      	movs	r1, #45	@ 0x2d
 8004748:	54d1      	strb	r1, [r2, r3]
 800474a:	e01a      	b.n	8004782 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_PLUS) {
 800474c:	2380      	movs	r3, #128	@ 0x80
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2204      	movs	r2, #4
 8004754:	4013      	ands	r3, r2
 8004756:	d007      	beq.n	8004768 <_ftoa+0x434>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8004758:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800475a:	1c5a      	adds	r2, r3, #1
 800475c:	657a      	str	r2, [r7, #84]	@ 0x54
 800475e:	2210      	movs	r2, #16
 8004760:	18ba      	adds	r2, r7, r2
 8004762:	212b      	movs	r1, #43	@ 0x2b
 8004764:	54d1      	strb	r1, [r2, r3]
 8004766:	e00c      	b.n	8004782 <_ftoa+0x44e>
    }
    else if (flags & FLAGS_SPACE) {
 8004768:	2380      	movs	r3, #128	@ 0x80
 800476a:	18fb      	adds	r3, r7, r3
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2208      	movs	r2, #8
 8004770:	4013      	ands	r3, r2
 8004772:	d006      	beq.n	8004782 <_ftoa+0x44e>
      buf[len++] = ' ';
 8004774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	657a      	str	r2, [r7, #84]	@ 0x54
 800477a:	2210      	movs	r2, #16
 800477c:	18ba      	adds	r2, r7, r2
 800477e:	2120      	movs	r1, #32
 8004780:	54d1      	strb	r1, [r2, r3]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004782:	683c      	ldr	r4, [r7, #0]
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	68b9      	ldr	r1, [r7, #8]
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	2380      	movs	r3, #128	@ 0x80
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	9303      	str	r3, [sp, #12]
 8004792:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004794:	9302      	str	r3, [sp, #8]
 8004796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004798:	9301      	str	r3, [sp, #4]
 800479a:	2310      	movs	r3, #16
 800479c:	18fb      	adds	r3, r7, r3
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	0023      	movs	r3, r4
 80047a2:	f7ff fbc8 	bl	8003f36 <_out_rev>
 80047a6:	0003      	movs	r3, r0
}
 80047a8:	0018      	movs	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	b017      	add	sp, #92	@ 0x5c
 80047ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047b0 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80047b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047b2:	b0a7      	sub	sp, #156	@ 0x9c
 80047b4:	af06      	add	r7, sp, #24
 80047b6:	6478      	str	r0, [r7, #68]	@ 0x44
 80047b8:	6439      	str	r1, [r7, #64]	@ 0x40
 80047ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80047be:	2698      	movs	r6, #152	@ 0x98
 80047c0:	19bb      	adds	r3, r7, r6
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	19b9      	adds	r1, r7, r6
 80047c8:	6808      	ldr	r0, [r1, #0]
 80047ca:	6849      	ldr	r1, [r1, #4]
 80047cc:	f7fb fe3e 	bl	800044c <__aeabi_dcmpeq>
 80047d0:	1e03      	subs	r3, r0, #0
 80047d2:	d013      	beq.n	80047fc <_etoa+0x4c>
 80047d4:	2201      	movs	r2, #1
 80047d6:	4252      	negs	r2, r2
 80047d8:	4bda      	ldr	r3, [pc, #872]	@ (8004b44 <_etoa+0x394>)
 80047da:	19b9      	adds	r1, r7, r6
 80047dc:	6808      	ldr	r0, [r1, #0]
 80047de:	6849      	ldr	r1, [r1, #4]
 80047e0:	f7fb fe4e 	bl	8000480 <__aeabi_dcmpgt>
 80047e4:	1e03      	subs	r3, r0, #0
 80047e6:	d109      	bne.n	80047fc <_etoa+0x4c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	4252      	negs	r2, r2
 80047ec:	4bd6      	ldr	r3, [pc, #856]	@ (8004b48 <_etoa+0x398>)
 80047ee:	19b9      	adds	r1, r7, r6
 80047f0:	6808      	ldr	r0, [r1, #0]
 80047f2:	6849      	ldr	r1, [r1, #4]
 80047f4:	f7fb fe30 	bl	8000458 <__aeabi_dcmplt>
 80047f8:	1e03      	subs	r3, r0, #0
 80047fa:	d01b      	beq.n	8004834 <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80047fc:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 80047fe:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004800:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004802:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004804:	23a8      	movs	r3, #168	@ 0xa8
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	9304      	str	r3, [sp, #16]
 800480c:	23a4      	movs	r3, #164	@ 0xa4
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	9303      	str	r3, [sp, #12]
 8004814:	23a0      	movs	r3, #160	@ 0xa0
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	9302      	str	r3, [sp, #8]
 800481c:	2398      	movs	r3, #152	@ 0x98
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	9200      	str	r2, [sp, #0]
 8004826:	9301      	str	r3, [sp, #4]
 8004828:	002b      	movs	r3, r5
 800482a:	0022      	movs	r2, r4
 800482c:	f7ff fd82 	bl	8004334 <_ftoa>
 8004830:	0003      	movs	r3, r0
 8004832:	e272      	b.n	8004d1a <_etoa+0x56a>
  }

  // determine the sign
  const bool negative = value < 0;
 8004834:	233b      	movs	r3, #59	@ 0x3b
 8004836:	2238      	movs	r2, #56	@ 0x38
 8004838:	189b      	adds	r3, r3, r2
 800483a:	19de      	adds	r6, r3, r7
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
 8004840:	2200      	movs	r2, #0
 8004842:	2300      	movs	r3, #0
 8004844:	2198      	movs	r1, #152	@ 0x98
 8004846:	1879      	adds	r1, r7, r1
 8004848:	6808      	ldr	r0, [r1, #0]
 800484a:	6849      	ldr	r1, [r1, #4]
 800484c:	f7fb fe04 	bl	8000458 <__aeabi_dcmplt>
 8004850:	1e03      	subs	r3, r0, #0
 8004852:	d101      	bne.n	8004858 <_etoa+0xa8>
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	7033      	strb	r3, [r6, #0]
  if (negative) {
 800485c:	233b      	movs	r3, #59	@ 0x3b
 800485e:	2238      	movs	r2, #56	@ 0x38
 8004860:	189b      	adds	r3, r3, r2
 8004862:	19db      	adds	r3, r3, r7
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00f      	beq.n	800488a <_etoa+0xda>
    value = -value;
 800486a:	2198      	movs	r1, #152	@ 0x98
 800486c:	187b      	adds	r3, r7, r1
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	239c      	movs	r3, #156	@ 0x9c
 8004874:	18fb      	adds	r3, r7, r3
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	2380      	movs	r3, #128	@ 0x80
 800487a:	061b      	lsls	r3, r3, #24
 800487c:	4053      	eors	r3, r2
 800487e:	607b      	str	r3, [r7, #4]
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	1879      	adds	r1, r7, r1
 8004886:	600a      	str	r2, [r1, #0]
 8004888:	604b      	str	r3, [r1, #4]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 800488a:	23a8      	movs	r3, #168	@ 0xa8
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	2380      	movs	r3, #128	@ 0x80
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4013      	ands	r3, r2
 8004896:	d103      	bne.n	80048a0 <_etoa+0xf0>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004898:	2306      	movs	r3, #6
 800489a:	22a0      	movs	r2, #160	@ 0xa0
 800489c:	18ba      	adds	r2, r7, r2
 800489e:	6013      	str	r3, [r2, #0]
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 80048a0:	2698      	movs	r6, #152	@ 0x98
 80048a2:	19bb      	adds	r3, r7, r6
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80048aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 80048ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048b0:	0d1b      	lsrs	r3, r3, #20
 80048b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048b4:	2300      	movs	r3, #0
 80048b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ba:	055b      	lsls	r3, r3, #21
 80048bc:	0d5b      	lsrs	r3, r3, #21
 80048be:	4aa3      	ldr	r2, [pc, #652]	@ (8004b4c <_etoa+0x39c>)
 80048c0:	4694      	mov	ip, r2
 80048c2:	4463      	add	r3, ip
 80048c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 80048c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048ca:	2100      	movs	r1, #0
 80048cc:	0010      	movs	r0, r2
 80048ce:	4388      	bics	r0, r1
 80048d0:	0004      	movs	r4, r0
 80048d2:	031b      	lsls	r3, r3, #12
 80048d4:	0b1d      	lsrs	r5, r3, #12
 80048d6:	2300      	movs	r3, #0
 80048d8:	4323      	orrs	r3, r4
 80048da:	623b      	str	r3, [r7, #32]
 80048dc:	4b9c      	ldr	r3, [pc, #624]	@ (8004b50 <_etoa+0x3a0>)
 80048de:	432b      	orrs	r3, r5
 80048e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80048e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048e8:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80048ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80048ec:	f7fd fd6e 	bl	80023cc <__aeabi_i2d>
 80048f0:	4a98      	ldr	r2, [pc, #608]	@ (8004b54 <_etoa+0x3a4>)
 80048f2:	4b99      	ldr	r3, [pc, #612]	@ (8004b58 <_etoa+0x3a8>)
 80048f4:	f7fc fea8 	bl	8001648 <__aeabi_dmul>
 80048f8:	0002      	movs	r2, r0
 80048fa:	000b      	movs	r3, r1
 80048fc:	0010      	movs	r0, r2
 80048fe:	0019      	movs	r1, r3
 8004900:	4a96      	ldr	r2, [pc, #600]	@ (8004b5c <_etoa+0x3ac>)
 8004902:	4b97      	ldr	r3, [pc, #604]	@ (8004b60 <_etoa+0x3b0>)
 8004904:	f7fb fef8 	bl	80006f8 <__aeabi_dadd>
 8004908:	0002      	movs	r2, r0
 800490a:	000b      	movs	r3, r1
 800490c:	0014      	movs	r4, r2
 800490e:	001d      	movs	r5, r3
 8004910:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004912:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004914:	2200      	movs	r2, #0
 8004916:	4b93      	ldr	r3, [pc, #588]	@ (8004b64 <_etoa+0x3b4>)
 8004918:	f7fd f95e 	bl	8001bd8 <__aeabi_dsub>
 800491c:	0002      	movs	r2, r0
 800491e:	000b      	movs	r3, r1
 8004920:	0010      	movs	r0, r2
 8004922:	0019      	movs	r1, r3
 8004924:	4a90      	ldr	r2, [pc, #576]	@ (8004b68 <_etoa+0x3b8>)
 8004926:	4b91      	ldr	r3, [pc, #580]	@ (8004b6c <_etoa+0x3bc>)
 8004928:	f7fc fe8e 	bl	8001648 <__aeabi_dmul>
 800492c:	0002      	movs	r2, r0
 800492e:	000b      	movs	r3, r1
 8004930:	0020      	movs	r0, r4
 8004932:	0029      	movs	r1, r5
 8004934:	f7fb fee0 	bl	80006f8 <__aeabi_dadd>
 8004938:	0002      	movs	r2, r0
 800493a:	000b      	movs	r3, r1
 800493c:	0010      	movs	r0, r2
 800493e:	0019      	movs	r1, r3
 8004940:	f7fd fd08 	bl	8002354 <__aeabi_d2iz>
 8004944:	0003      	movs	r3, r0
 8004946:	67fb      	str	r3, [r7, #124]	@ 0x7c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004948:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800494a:	f7fd fd3f 	bl	80023cc <__aeabi_i2d>
 800494e:	4a88      	ldr	r2, [pc, #544]	@ (8004b70 <_etoa+0x3c0>)
 8004950:	4b88      	ldr	r3, [pc, #544]	@ (8004b74 <_etoa+0x3c4>)
 8004952:	f7fc fe79 	bl	8001648 <__aeabi_dmul>
 8004956:	0002      	movs	r2, r0
 8004958:	000b      	movs	r3, r1
 800495a:	0010      	movs	r0, r2
 800495c:	0019      	movs	r1, r3
 800495e:	2200      	movs	r2, #0
 8004960:	4b85      	ldr	r3, [pc, #532]	@ (8004b78 <_etoa+0x3c8>)
 8004962:	f7fb fec9 	bl	80006f8 <__aeabi_dadd>
 8004966:	0002      	movs	r2, r0
 8004968:	000b      	movs	r3, r1
 800496a:	0010      	movs	r0, r2
 800496c:	0019      	movs	r1, r3
 800496e:	f7fd fcf1 	bl	8002354 <__aeabi_d2iz>
 8004972:	0003      	movs	r3, r0
 8004974:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004976:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004978:	f7fd fd28 	bl	80023cc <__aeabi_i2d>
 800497c:	4a7f      	ldr	r2, [pc, #508]	@ (8004b7c <_etoa+0x3cc>)
 800497e:	4b80      	ldr	r3, [pc, #512]	@ (8004b80 <_etoa+0x3d0>)
 8004980:	f7fc fe62 	bl	8001648 <__aeabi_dmul>
 8004984:	0002      	movs	r2, r0
 8004986:	000b      	movs	r3, r1
 8004988:	0014      	movs	r4, r2
 800498a:	001d      	movs	r5, r3
 800498c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800498e:	f7fd fd1d 	bl	80023cc <__aeabi_i2d>
 8004992:	4a7c      	ldr	r2, [pc, #496]	@ (8004b84 <_etoa+0x3d4>)
 8004994:	4b7c      	ldr	r3, [pc, #496]	@ (8004b88 <_etoa+0x3d8>)
 8004996:	f7fc fe57 	bl	8001648 <__aeabi_dmul>
 800499a:	0002      	movs	r2, r0
 800499c:	000b      	movs	r3, r1
 800499e:	0020      	movs	r0, r4
 80049a0:	0029      	movs	r1, r5
 80049a2:	f7fd f919 	bl	8001bd8 <__aeabi_dsub>
 80049a6:	0002      	movs	r2, r0
 80049a8:	000b      	movs	r3, r1
 80049aa:	663a      	str	r2, [r7, #96]	@ 0x60
 80049ac:	667b      	str	r3, [r7, #100]	@ 0x64
  const double z2 = z * z;
 80049ae:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80049b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049b2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80049b4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80049b6:	f7fc fe47 	bl	8001648 <__aeabi_dmul>
 80049ba:	0002      	movs	r2, r0
 80049bc:	000b      	movs	r3, r1
 80049be:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80049c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80049c4:	4a71      	ldr	r2, [pc, #452]	@ (8004b8c <_etoa+0x3dc>)
 80049c6:	4694      	mov	ip, r2
 80049c8:	4463      	add	r3, ip
 80049ca:	61bb      	str	r3, [r7, #24]
 80049cc:	17db      	asrs	r3, r3, #31
 80049ce:	61fb      	str	r3, [r7, #28]
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	051b      	lsls	r3, r3, #20
 80049d4:	617b      	str	r3, [r7, #20]
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	697c      	ldr	r4, [r7, #20]
 80049de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049e0:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80049e2:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80049e4:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 80049e6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80049e8:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80049ea:	0002      	movs	r2, r0
 80049ec:	000b      	movs	r3, r1
 80049ee:	f7fb fe83 	bl	80006f8 <__aeabi_dadd>
 80049f2:	0002      	movs	r2, r0
 80049f4:	000b      	movs	r3, r1
 80049f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80049f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80049fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049fe:	2000      	movs	r0, #0
 8004a00:	2180      	movs	r1, #128	@ 0x80
 8004a02:	05c9      	lsls	r1, r1, #23
 8004a04:	f7fd f8e8 	bl	8001bd8 <__aeabi_dsub>
 8004a08:	0002      	movs	r2, r0
 8004a0a:	000b      	movs	r3, r1
 8004a0c:	623a      	str	r2, [r7, #32]
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a10:	2200      	movs	r2, #0
 8004a12:	4b5f      	ldr	r3, [pc, #380]	@ (8004b90 <_etoa+0x3e0>)
 8004a14:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a16:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a18:	f7fc f9d2 	bl	8000dc0 <__aeabi_ddiv>
 8004a1c:	0002      	movs	r2, r0
 8004a1e:	000b      	movs	r3, r1
 8004a20:	0010      	movs	r0, r2
 8004a22:	0019      	movs	r1, r3
 8004a24:	2200      	movs	r2, #0
 8004a26:	4b5b      	ldr	r3, [pc, #364]	@ (8004b94 <_etoa+0x3e4>)
 8004a28:	f7fb fe66 	bl	80006f8 <__aeabi_dadd>
 8004a2c:	0002      	movs	r2, r0
 8004a2e:	000b      	movs	r3, r1
 8004a30:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a32:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a34:	f7fc f9c4 	bl	8000dc0 <__aeabi_ddiv>
 8004a38:	0002      	movs	r2, r0
 8004a3a:	000b      	movs	r3, r1
 8004a3c:	0010      	movs	r0, r2
 8004a3e:	0019      	movs	r1, r3
 8004a40:	2200      	movs	r2, #0
 8004a42:	4b55      	ldr	r3, [pc, #340]	@ (8004b98 <_etoa+0x3e8>)
 8004a44:	f7fb fe58 	bl	80006f8 <__aeabi_dadd>
 8004a48:	0002      	movs	r2, r0
 8004a4a:	000b      	movs	r3, r1
 8004a4c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004a4e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004a50:	f7fc f9b6 	bl	8000dc0 <__aeabi_ddiv>
 8004a54:	0002      	movs	r2, r0
 8004a56:	000b      	movs	r3, r1
 8004a58:	6a38      	ldr	r0, [r7, #32]
 8004a5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5c:	f7fb fe4c 	bl	80006f8 <__aeabi_dadd>
 8004a60:	0002      	movs	r2, r0
 8004a62:	000b      	movs	r3, r1
 8004a64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a68:	f7fc f9aa 	bl	8000dc0 <__aeabi_ddiv>
 8004a6c:	0002      	movs	r2, r0
 8004a6e:	000b      	movs	r3, r1
 8004a70:	0010      	movs	r0, r2
 8004a72:	0019      	movs	r1, r3
 8004a74:	2200      	movs	r2, #0
 8004a76:	4b36      	ldr	r3, [pc, #216]	@ (8004b50 <_etoa+0x3a0>)
 8004a78:	f7fb fe3e 	bl	80006f8 <__aeabi_dadd>
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	000b      	movs	r3, r1
 8004a80:	0020      	movs	r0, r4
 8004a82:	0029      	movs	r1, r5
 8004a84:	f7fc fde0 	bl	8001648 <__aeabi_dmul>
 8004a88:	0002      	movs	r2, r0
 8004a8a:	000b      	movs	r3, r1
 8004a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // correct for rounding errors
  if (value < conv.F) {
 8004a90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a94:	19b9      	adds	r1, r7, r6
 8004a96:	6808      	ldr	r0, [r1, #0]
 8004a98:	6849      	ldr	r1, [r1, #4]
 8004a9a:	f7fb fcdd 	bl	8000458 <__aeabi_dcmplt>
 8004a9e:	1e03      	subs	r3, r0, #0
 8004aa0:	d00c      	beq.n	8004abc <_etoa+0x30c>
    expval--;
 8004aa2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    conv.F /= 10;
 8004aa8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004aaa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004aac:	2200      	movs	r2, #0
 8004aae:	4b39      	ldr	r3, [pc, #228]	@ (8004b94 <_etoa+0x3e4>)
 8004ab0:	f7fc f986 	bl	8000dc0 <__aeabi_ddiv>
 8004ab4:	0002      	movs	r2, r0
 8004ab6:	000b      	movs	r3, r1
 8004ab8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004abc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004abe:	2b63      	cmp	r3, #99	@ 0x63
 8004ac0:	dc04      	bgt.n	8004acc <_etoa+0x31c>
 8004ac2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004ac4:	3363      	adds	r3, #99	@ 0x63
 8004ac6:	db01      	blt.n	8004acc <_etoa+0x31c>
 8004ac8:	2304      	movs	r3, #4
 8004aca:	e000      	b.n	8004ace <_etoa+0x31e>
 8004acc:	2305      	movs	r3, #5
 8004ace:	67bb      	str	r3, [r7, #120]	@ 0x78

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004ad0:	23a8      	movs	r3, #168	@ 0xa8
 8004ad2:	18fb      	adds	r3, r7, r3
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	2380      	movs	r3, #128	@ 0x80
 8004ad8:	011b      	lsls	r3, r3, #4
 8004ada:	4013      	ands	r3, r2
 8004adc:	d100      	bne.n	8004ae0 <_etoa+0x330>
 8004ade:	e074      	b.n	8004bca <_etoa+0x41a>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b9c <_etoa+0x3ec>)
 8004ae2:	4b2f      	ldr	r3, [pc, #188]	@ (8004ba0 <_etoa+0x3f0>)
 8004ae4:	2498      	movs	r4, #152	@ 0x98
 8004ae6:	1939      	adds	r1, r7, r4
 8004ae8:	6808      	ldr	r0, [r1, #0]
 8004aea:	6849      	ldr	r1, [r1, #4]
 8004aec:	f7fb fcd2 	bl	8000494 <__aeabi_dcmpge>
 8004af0:	1e03      	subs	r3, r0, #0
 8004af2:	d059      	beq.n	8004ba8 <_etoa+0x3f8>
 8004af4:	2200      	movs	r2, #0
 8004af6:	4b2b      	ldr	r3, [pc, #172]	@ (8004ba4 <_etoa+0x3f4>)
 8004af8:	1939      	adds	r1, r7, r4
 8004afa:	6808      	ldr	r0, [r1, #0]
 8004afc:	6849      	ldr	r1, [r1, #4]
 8004afe:	f7fb fcab 	bl	8000458 <__aeabi_dcmplt>
 8004b02:	1e03      	subs	r3, r0, #0
 8004b04:	d050      	beq.n	8004ba8 <_etoa+0x3f8>
      if ((int)prec > expval) {
 8004b06:	21a0      	movs	r1, #160	@ 0xa0
 8004b08:	187b      	adds	r3, r7, r1
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	da07      	bge.n	8004b22 <_etoa+0x372>
        prec = (unsigned)((int)prec - expval - 1);
 8004b12:	187b      	adds	r3, r7, r1
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	187a      	adds	r2, r7, r1
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	e003      	b.n	8004b2a <_etoa+0x37a>
      }
      else {
        prec = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	22a0      	movs	r2, #160	@ 0xa0
 8004b26:	18ba      	adds	r2, r7, r2
 8004b28:	6013      	str	r3, [r2, #0]
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004b2a:	21a8      	movs	r1, #168	@ 0xa8
 8004b2c:	187b      	adds	r3, r7, r1
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2280      	movs	r2, #128	@ 0x80
 8004b32:	00d2      	lsls	r2, r2, #3
 8004b34:	4313      	orrs	r3, r2
 8004b36:	187a      	adds	r2, r7, r1
 8004b38:	6013      	str	r3, [r2, #0]
      // no characters in exponent
      minwidth = 0U;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	67bb      	str	r3, [r7, #120]	@ 0x78
      expval   = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004b42:	e042      	b.n	8004bca <_etoa+0x41a>
 8004b44:	7fefffff 	.word	0x7fefffff
 8004b48:	ffefffff 	.word	0xffefffff
 8004b4c:	fffffc01 	.word	0xfffffc01
 8004b50:	3ff00000 	.word	0x3ff00000
 8004b54:	509f79fb 	.word	0x509f79fb
 8004b58:	3fd34413 	.word	0x3fd34413
 8004b5c:	8b60c8b3 	.word	0x8b60c8b3
 8004b60:	3fc68a28 	.word	0x3fc68a28
 8004b64:	3ff80000 	.word	0x3ff80000
 8004b68:	636f4361 	.word	0x636f4361
 8004b6c:	3fd287a7 	.word	0x3fd287a7
 8004b70:	0979a371 	.word	0x0979a371
 8004b74:	400a934f 	.word	0x400a934f
 8004b78:	3fe00000 	.word	0x3fe00000
 8004b7c:	bbb55516 	.word	0xbbb55516
 8004b80:	40026bb1 	.word	0x40026bb1
 8004b84:	fefa39ef 	.word	0xfefa39ef
 8004b88:	3fe62e42 	.word	0x3fe62e42
 8004b8c:	000003ff 	.word	0x000003ff
 8004b90:	402c0000 	.word	0x402c0000
 8004b94:	40240000 	.word	0x40240000
 8004b98:	40180000 	.word	0x40180000
 8004b9c:	eb1c432d 	.word	0xeb1c432d
 8004ba0:	3f1a36e2 	.word	0x3f1a36e2
 8004ba4:	412e8480 	.word	0x412e8480
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8004ba8:	21a0      	movs	r1, #160	@ 0xa0
 8004baa:	187b      	adds	r3, r7, r1
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <_etoa+0x41a>
 8004bb2:	23a8      	movs	r3, #168	@ 0xa8
 8004bb4:	18fb      	adds	r3, r7, r3
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	2380      	movs	r3, #128	@ 0x80
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	d004      	beq.n	8004bca <_etoa+0x41a>
        --prec;
 8004bc0:	187b      	adds	r3, r7, r1
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	187a      	adds	r2, r7, r1
 8004bc8:	6013      	str	r3, [r2, #0]
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004bca:	22a4      	movs	r2, #164	@ 0xa4
 8004bcc:	18bb      	adds	r3, r7, r2
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (width > minwidth) {
 8004bd2:	18bb      	adds	r3, r7, r2
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d904      	bls.n	8004be6 <_etoa+0x436>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004bdc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004bde:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004be4:	e001      	b.n	8004bea <_etoa+0x43a>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004bea:	23a8      	movs	r3, #168	@ 0xa8
 8004bec:	18fb      	adds	r3, r7, r3
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d004      	beq.n	8004c00 <_etoa+0x450>
 8004bf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d001      	beq.n	8004c00 <_etoa+0x450>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // rescale the float value
  if (expval) {
 8004c00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00c      	beq.n	8004c20 <_etoa+0x470>
    value /= conv.F;
 8004c06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c0a:	2498      	movs	r4, #152	@ 0x98
 8004c0c:	1939      	adds	r1, r7, r4
 8004c0e:	6808      	ldr	r0, [r1, #0]
 8004c10:	6849      	ldr	r1, [r1, #4]
 8004c12:	f7fc f8d5 	bl	8000dc0 <__aeabi_ddiv>
 8004c16:	0002      	movs	r2, r0
 8004c18:	000b      	movs	r3, r1
 8004c1a:	1939      	adds	r1, r7, r4
 8004c1c:	600a      	str	r2, [r1, #0]
 8004c1e:	604b      	str	r3, [r1, #4]
  }

  // output the floating part
  const size_t start_idx = idx;
 8004c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c22:	657b      	str	r3, [r7, #84]	@ 0x54
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004c24:	233b      	movs	r3, #59	@ 0x3b
 8004c26:	2238      	movs	r2, #56	@ 0x38
 8004c28:	189b      	adds	r3, r3, r2
 8004c2a:	19db      	adds	r3, r3, r7
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00b      	beq.n	8004c4a <_etoa+0x49a>
 8004c32:	2398      	movs	r3, #152	@ 0x98
 8004c34:	18fb      	adds	r3, r7, r3
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c3a:	239c      	movs	r3, #156	@ 0x9c
 8004c3c:	18fb      	adds	r3, r7, r3
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2280      	movs	r2, #128	@ 0x80
 8004c42:	0612      	lsls	r2, r2, #24
 8004c44:	405a      	eors	r2, r3
 8004c46:	637a      	str	r2, [r7, #52]	@ 0x34
 8004c48:	e005      	b.n	8004c56 <_etoa+0x4a6>
 8004c4a:	2398      	movs	r3, #152	@ 0x98
 8004c4c:	18fb      	adds	r3, r7, r3
 8004c4e:	685c      	ldr	r4, [r3, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c54:	637c      	str	r4, [r7, #52]	@ 0x34
 8004c56:	23a8      	movs	r3, #168	@ 0xa8
 8004c58:	18fa      	adds	r2, r7, r3
 8004c5a:	6813      	ldr	r3, [r2, #0]
 8004c5c:	4a31      	ldr	r2, [pc, #196]	@ (8004d24 <_etoa+0x574>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 8004c62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c66:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004c68:	9304      	str	r3, [sp, #16]
 8004c6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c6c:	9303      	str	r3, [sp, #12]
 8004c6e:	25a0      	movs	r5, #160	@ 0xa0
 8004c70:	197d      	adds	r5, r7, r5
 8004c72:	682b      	ldr	r3, [r5, #0]
 8004c74:	9302      	str	r3, [sp, #8]
 8004c76:	6b3d      	ldr	r5, [r7, #48]	@ 0x30
 8004c78:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8004c7a:	9500      	str	r5, [sp, #0]
 8004c7c:	9601      	str	r6, [sp, #4]
 8004c7e:	0023      	movs	r3, r4
 8004c80:	f7ff fb58 	bl	8004334 <_ftoa>
 8004c84:	0003      	movs	r3, r0
 8004c86:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // output the exponent part
  if (minwidth) {
 8004c88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d044      	beq.n	8004d18 <_etoa+0x568>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004c8e:	23a8      	movs	r3, #168	@ 0xa8
 8004c90:	18fb      	adds	r3, r7, r3
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2220      	movs	r2, #32
 8004c96:	4013      	ands	r3, r2
 8004c98:	d001      	beq.n	8004c9e <_etoa+0x4ee>
 8004c9a:	2045      	movs	r0, #69	@ 0x45
 8004c9c:	e000      	b.n	8004ca0 <_etoa+0x4f0>
 8004c9e:	2065      	movs	r0, #101	@ 0x65
 8004ca0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ca2:	1c53      	adds	r3, r2, #1
 8004ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004caa:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004cac:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004cae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cb0:	17da      	asrs	r2, r3, #31
 8004cb2:	189b      	adds	r3, r3, r2
 8004cb4:	4053      	eors	r3, r2
 8004cb6:	469c      	mov	ip, r3
 8004cb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cba:	0fdb      	lsrs	r3, r3, #31
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004cc0:	3a01      	subs	r2, #1
 8004cc2:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8004cc4:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004cc6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cc8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004cca:	2605      	movs	r6, #5
 8004ccc:	9605      	str	r6, [sp, #20]
 8004cce:	9204      	str	r2, [sp, #16]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	9203      	str	r2, [sp, #12]
 8004cd4:	220a      	movs	r2, #10
 8004cd6:	9202      	str	r2, [sp, #8]
 8004cd8:	9301      	str	r3, [sp, #4]
 8004cda:	4663      	mov	r3, ip
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	002b      	movs	r3, r5
 8004ce0:	0022      	movs	r2, r4
 8004ce2:	f7ff fa4b 	bl	800417c <_ntoa_long>
 8004ce6:	0003      	movs	r3, r0
 8004ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004cea:	23a8      	movs	r3, #168	@ 0xa8
 8004cec:	18fb      	adds	r3, r7, r3
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2202      	movs	r2, #2
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	d010      	beq.n	8004d18 <_etoa+0x568>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004cf6:	e007      	b.n	8004d08 <_etoa+0x558>
 8004cf8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cfa:	1c53      	adds	r3, r2, #1
 8004cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d02:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004d04:	2020      	movs	r0, #32
 8004d06:	47a0      	blx	r4
 8004d08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	22a4      	movs	r2, #164	@ 0xa4
 8004d10:	18ba      	adds	r2, r7, r2
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d8ef      	bhi.n	8004cf8 <_etoa+0x548>
    }
  }
  return idx;
 8004d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	b021      	add	sp, #132	@ 0x84
 8004d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d22:	46c0      	nop			@ (mov r8, r8)
 8004d24:	fffff7ff 	.word	0xfffff7ff

08004d28 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d2a:	46c6      	mov	lr, r8
 8004d2c:	b500      	push	{lr}
 8004d2e:	b0a6      	sub	sp, #152	@ 0x98
 8004d30:	af0a      	add	r7, sp, #40	@ 0x28
 8004d32:	6278      	str	r0, [r7, #36]	@ 0x24
 8004d34:	6239      	str	r1, [r7, #32]
 8004d36:	61fa      	str	r2, [r7, #28]
 8004d38:	61bb      	str	r3, [r7, #24]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (!buffer) {
 8004d3e:	6a3b      	ldr	r3, [r7, #32]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <_vsnprintf+0x20>
 8004d44:	f000 fc51 	bl	80055ea <_vsnprintf+0x8c2>
    // use null output function
    out = _out_null;
 8004d48:	4bad      	ldr	r3, [pc, #692]	@ (8005000 <_vsnprintf+0x2d8>)
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  while (*format)
 8004d4c:	f000 fc4d 	bl	80055ea <_vsnprintf+0x8c2>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b25      	cmp	r3, #37	@ 0x25
 8004d56:	d00d      	beq.n	8004d74 <_vsnprintf+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	7818      	ldrb	r0, [r3, #0]
 8004d5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004d5e:	1c53      	adds	r3, r2, #1
 8004d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	6a39      	ldr	r1, [r7, #32]
 8004d66:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004d68:	47a0      	blx	r4
      format++;
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	61bb      	str	r3, [r7, #24]
      continue;
 8004d70:	f000 fc3b 	bl	80055ea <_vsnprintf+0x8c2>
    }
    else {
      // yes, evaluate it
      format++;
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	3301      	adds	r3, #1
 8004d78:	61bb      	str	r3, [r7, #24]
    }

    // evaluate flags
    flags = 0U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    do {
      switch (*format) {
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	3b20      	subs	r3, #32
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d836      	bhi.n	8004df6 <_vsnprintf+0xce>
 8004d88:	009a      	lsls	r2, r3, #2
 8004d8a:	4b9e      	ldr	r3, [pc, #632]	@ (8005004 <_vsnprintf+0x2dc>)
 8004d8c:	18d3      	adds	r3, r2, r3
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d94:	2201      	movs	r2, #1
 8004d96:	4313      	orrs	r3, r2
 8004d98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	61bb      	str	r3, [r7, #24]
 8004da0:	2301      	movs	r3, #1
 8004da2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004da4:	e02a      	b.n	8004dfc <_vsnprintf+0xd4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004da8:	2202      	movs	r2, #2
 8004daa:	4313      	orrs	r3, r2
 8004dac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	3301      	adds	r3, #1
 8004db2:	61bb      	str	r3, [r7, #24]
 8004db4:	2301      	movs	r3, #1
 8004db6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004db8:	e020      	b.n	8004dfc <_vsnprintf+0xd4>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dbc:	2204      	movs	r2, #4
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	61bb      	str	r3, [r7, #24]
 8004dc8:	2301      	movs	r3, #1
 8004dca:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dcc:	e016      	b.n	8004dfc <_vsnprintf+0xd4>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004dd0:	2208      	movs	r2, #8
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	61bb      	str	r3, [r7, #24]
 8004ddc:	2301      	movs	r3, #1
 8004dde:	663b      	str	r3, [r7, #96]	@ 0x60
 8004de0:	e00c      	b.n	8004dfc <_vsnprintf+0xd4>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004de4:	2210      	movs	r2, #16
 8004de6:	4313      	orrs	r3, r2
 8004de8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	3301      	adds	r3, #1
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	2301      	movs	r3, #1
 8004df2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004df4:	e002      	b.n	8004dfc <_vsnprintf+0xd4>
        default :                                   n = 0U; break;
 8004df6:	2300      	movs	r3, #0
 8004df8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004dfa:	46c0      	nop			@ (mov r8, r8)
      }
    } while (n);
 8004dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1bd      	bne.n	8004d7e <_vsnprintf+0x56>

    // evaluate width field
    width = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (_is_digit(*format)) {
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f7ff f857 	bl	8003ebe <_is_digit>
 8004e10:	1e03      	subs	r3, r0, #0
 8004e12:	d007      	beq.n	8004e24 <_vsnprintf+0xfc>
      width = _atoi(&format);
 8004e14:	2318      	movs	r3, #24
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f7ff f869 	bl	8003ef0 <_atoi>
 8004e1e:	0003      	movs	r3, r0
 8004e20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e22:	e01c      	b.n	8004e5e <_vsnprintf+0x136>
    }
    else if (*format == '*') {
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e2a:	d118      	bne.n	8004e5e <_vsnprintf+0x136>
      const int w = va_arg(va, int);
 8004e2c:	2388      	movs	r3, #136	@ 0x88
 8004e2e:	18fb      	adds	r3, r7, r3
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	1d1a      	adds	r2, r3, #4
 8004e34:	2188      	movs	r1, #136	@ 0x88
 8004e36:	1879      	adds	r1, r7, r1
 8004e38:	600a      	str	r2, [r1, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (w < 0) {
 8004e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	da07      	bge.n	8004e54 <_vsnprintf+0x12c>
        flags |= FLAGS_LEFT;    // reverse padding
 8004e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e46:	2202      	movs	r2, #2
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        width = (unsigned int)-w;
 8004e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e4e:	425b      	negs	r3, r3
 8004e50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e52:	e001      	b.n	8004e58 <_vsnprintf+0x130>
      }
      else {
        width = (unsigned int)w;
 8004e54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e56:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      format++;
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	61bb      	str	r3, [r7, #24]
    }

    // evaluate precision field
    precision = 0U;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	667b      	str	r3, [r7, #100]	@ 0x64
    if (*format == '.') {
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e68:	d12b      	bne.n	8004ec2 <_vsnprintf+0x19a>
      flags |= FLAGS_PRECISION;
 8004e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	00d2      	lsls	r2, r2, #3
 8004e70:	4313      	orrs	r3, r2
 8004e72:	66fb      	str	r3, [r7, #108]	@ 0x6c
      format++;
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	3301      	adds	r3, #1
 8004e78:	61bb      	str	r3, [r7, #24]
      if (_is_digit(*format)) {
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	0018      	movs	r0, r3
 8004e80:	f7ff f81d 	bl	8003ebe <_is_digit>
 8004e84:	1e03      	subs	r3, r0, #0
 8004e86:	d007      	beq.n	8004e98 <_vsnprintf+0x170>
        precision = _atoi(&format);
 8004e88:	2318      	movs	r3, #24
 8004e8a:	18fb      	adds	r3, r7, r3
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f7ff f82f 	bl	8003ef0 <_atoi>
 8004e92:	0003      	movs	r3, r0
 8004e94:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e96:	e014      	b.n	8004ec2 <_vsnprintf+0x19a>
      }
      else if (*format == '*') {
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e9e:	d110      	bne.n	8004ec2 <_vsnprintf+0x19a>
        const int prec = (int)va_arg(va, int);
 8004ea0:	2388      	movs	r3, #136	@ 0x88
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1d1a      	adds	r2, r3, #4
 8004ea8:	2188      	movs	r1, #136	@ 0x88
 8004eaa:	1879      	adds	r1, r7, r1
 8004eac:	600a      	str	r2, [r1, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	647b      	str	r3, [r7, #68]	@ 0x44
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004eb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	da00      	bge.n	8004eba <_vsnprintf+0x192>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	667b      	str	r3, [r7, #100]	@ 0x64
        format++;
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	61bb      	str	r3, [r7, #24]
      }
    }

    // evaluate length field
    switch (*format) {
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	3b68      	subs	r3, #104	@ 0x68
 8004ec8:	2b12      	cmp	r3, #18
 8004eca:	d847      	bhi.n	8004f5c <_vsnprintf+0x234>
 8004ecc:	009a      	lsls	r2, r3, #2
 8004ece:	4b4e      	ldr	r3, [pc, #312]	@ (8005008 <_vsnprintf+0x2e0>)
 8004ed0:	18d3      	adds	r3, r2, r3
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	469f      	mov	pc, r3
      case 'l' :
        flags |= FLAGS_LONG;
 8004ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ed8:	2280      	movs	r2, #128	@ 0x80
 8004eda:	0052      	lsls	r2, r2, #1
 8004edc:	4313      	orrs	r3, r2
 8004ede:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	61bb      	str	r3, [r7, #24]
        if (*format == 'l') {
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	2b6c      	cmp	r3, #108	@ 0x6c
 8004eec:	d138      	bne.n	8004f60 <_vsnprintf+0x238>
          flags |= FLAGS_LONG_LONG;
 8004eee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ef0:	2280      	movs	r2, #128	@ 0x80
 8004ef2:	0092      	lsls	r2, r2, #2
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	3301      	adds	r3, #1
 8004efc:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004efe:	e02f      	b.n	8004f60 <_vsnprintf+0x238>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f02:	2280      	movs	r2, #128	@ 0x80
 8004f04:	4313      	orrs	r3, r2
 8004f06:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	61bb      	str	r3, [r7, #24]
        if (*format == 'h') {
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	2b68      	cmp	r3, #104	@ 0x68
 8004f14:	d126      	bne.n	8004f64 <_vsnprintf+0x23c>
          flags |= FLAGS_CHAR;
 8004f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f18:	2240      	movs	r2, #64	@ 0x40
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	3301      	adds	r3, #1
 8004f22:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004f24:	e01e      	b.n	8004f64 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f28:	2280      	movs	r2, #128	@ 0x80
 8004f2a:	0052      	lsls	r2, r2, #1
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	3301      	adds	r3, #1
 8004f34:	61bb      	str	r3, [r7, #24]
        break;
 8004f36:	e016      	b.n	8004f66 <_vsnprintf+0x23e>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f3a:	2280      	movs	r2, #128	@ 0x80
 8004f3c:	0092      	lsls	r2, r2, #2
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	3301      	adds	r3, #1
 8004f46:	61bb      	str	r3, [r7, #24]
        break;
 8004f48:	e00d      	b.n	8004f66 <_vsnprintf+0x23e>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f4c:	2280      	movs	r2, #128	@ 0x80
 8004f4e:	0052      	lsls	r2, r2, #1
 8004f50:	4313      	orrs	r3, r2
 8004f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	3301      	adds	r3, #1
 8004f58:	61bb      	str	r3, [r7, #24]
        break;
 8004f5a:	e004      	b.n	8004f66 <_vsnprintf+0x23e>
      default :
        break;
 8004f5c:	46c0      	nop			@ (mov r8, r8)
 8004f5e:	e002      	b.n	8004f66 <_vsnprintf+0x23e>
        break;
 8004f60:	46c0      	nop			@ (mov r8, r8)
 8004f62:	e000      	b.n	8004f66 <_vsnprintf+0x23e>
        break;
 8004f64:	46c0      	nop			@ (mov r8, r8)
    }

    // evaluate specifier
    switch (*format) {
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b67      	cmp	r3, #103	@ 0x67
 8004f6c:	dc28      	bgt.n	8004fc0 <_vsnprintf+0x298>
 8004f6e:	2b25      	cmp	r3, #37	@ 0x25
 8004f70:	da1d      	bge.n	8004fae <_vsnprintf+0x286>
 8004f72:	e32d      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004f74:	3b69      	subs	r3, #105	@ 0x69
 8004f76:	2201      	movs	r2, #1
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	0013      	movs	r3, r2
 8004f7c:	4a23      	ldr	r2, [pc, #140]	@ (800500c <_vsnprintf+0x2e4>)
 8004f7e:	401a      	ands	r2, r3
 8004f80:	1e51      	subs	r1, r2, #1
 8004f82:	418a      	sbcs	r2, r1
 8004f84:	b2d2      	uxtb	r2, r2
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	d120      	bne.n	8004fcc <_vsnprintf+0x2a4>
 8004f8a:	2280      	movs	r2, #128	@ 0x80
 8004f8c:	401a      	ands	r2, r3
 8004f8e:	1e51      	subs	r1, r2, #1
 8004f90:	418a      	sbcs	r2, r1
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	2a00      	cmp	r2, #0
 8004f96:	d000      	beq.n	8004f9a <_vsnprintf+0x272>
 8004f98:	e2b5      	b.n	8005506 <_vsnprintf+0x7de>
 8004f9a:	2280      	movs	r2, #128	@ 0x80
 8004f9c:	00d2      	lsls	r2, r2, #3
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	1e5a      	subs	r2, r3, #1
 8004fa2:	4193      	sbcs	r3, r2
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d000      	beq.n	8004fac <_vsnprintf+0x284>
 8004faa:	e246      	b.n	800543a <_vsnprintf+0x712>
 8004fac:	e310      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fae:	3b25      	subs	r3, #37	@ 0x25
 8004fb0:	2b42      	cmp	r3, #66	@ 0x42
 8004fb2:	d900      	bls.n	8004fb6 <_vsnprintf+0x28e>
 8004fb4:	e30c      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fb6:	009a      	lsls	r2, r3, #2
 8004fb8:	4b15      	ldr	r3, [pc, #84]	@ (8005010 <_vsnprintf+0x2e8>)
 8004fba:	18d3      	adds	r3, r2, r3
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	469f      	mov	pc, r3
 8004fc0:	2b78      	cmp	r3, #120	@ 0x78
 8004fc2:	dd00      	ble.n	8004fc6 <_vsnprintf+0x29e>
 8004fc4:	e304      	b.n	80055d0 <_vsnprintf+0x8a8>
 8004fc6:	2b69      	cmp	r3, #105	@ 0x69
 8004fc8:	dad4      	bge.n	8004f74 <_vsnprintf+0x24c>
 8004fca:	e301      	b.n	80055d0 <_vsnprintf+0x8a8>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b78      	cmp	r3, #120	@ 0x78
 8004fd2:	d003      	beq.n	8004fdc <_vsnprintf+0x2b4>
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	2b58      	cmp	r3, #88	@ 0x58
 8004fda:	d102      	bne.n	8004fe2 <_vsnprintf+0x2ba>
          base = 16U;
 8004fdc:	2310      	movs	r3, #16
 8004fde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fe0:	e01e      	b.n	8005020 <_vsnprintf+0x2f8>
        }
        else if (*format == 'o') {
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	2b6f      	cmp	r3, #111	@ 0x6f
 8004fe8:	d102      	bne.n	8004ff0 <_vsnprintf+0x2c8>
          base =  8U;
 8004fea:	2308      	movs	r3, #8
 8004fec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fee:	e017      	b.n	8005020 <_vsnprintf+0x2f8>
        }
        else if (*format == 'b') {
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	2b62      	cmp	r3, #98	@ 0x62
 8004ff6:	d10d      	bne.n	8005014 <_vsnprintf+0x2ec>
          base =  2U;
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ffc:	e010      	b.n	8005020 <_vsnprintf+0x2f8>
 8004ffe:	46c0      	nop			@ (mov r8, r8)
 8005000:	08003e3d 	.word	0x08003e3d
 8005004:	0800fe88 	.word	0x0800fe88
 8005008:	0800fecc 	.word	0x0800fecc
 800500c:	00009041 	.word	0x00009041
 8005010:	0800ff18 	.word	0x0800ff18
        }
        else {
          base = 10U;
 8005014:	230a      	movs	r3, #10
 8005016:	65bb      	str	r3, [r7, #88]	@ 0x58
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8005018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800501a:	2210      	movs	r2, #16
 800501c:	4393      	bics	r3, r2
 800501e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }
        // uppercase
        if (*format == 'X') {
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b58      	cmp	r3, #88	@ 0x58
 8005026:	d103      	bne.n	8005030 <_vsnprintf+0x308>
          flags |= FLAGS_UPPERCASE;
 8005028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800502a:	2220      	movs	r2, #32
 800502c:	4313      	orrs	r3, r2
 800502e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2b69      	cmp	r3, #105	@ 0x69
 8005036:	d007      	beq.n	8005048 <_vsnprintf+0x320>
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b64      	cmp	r3, #100	@ 0x64
 800503e:	d003      	beq.n	8005048 <_vsnprintf+0x320>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8005040:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005042:	220c      	movs	r2, #12
 8005044:	4393      	bics	r3, r2
 8005046:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8005048:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	4013      	ands	r3, r2
 8005050:	d003      	beq.n	800505a <_vsnprintf+0x332>
          flags &= ~FLAGS_ZEROPAD;
 8005052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005054:	2201      	movs	r2, #1
 8005056:	4393      	bics	r3, r2
 8005058:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b69      	cmp	r3, #105	@ 0x69
 8005060:	d004      	beq.n	800506c <_vsnprintf+0x344>
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b64      	cmp	r3, #100	@ 0x64
 8005068:	d000      	beq.n	800506c <_vsnprintf+0x344>
 800506a:	e0af      	b.n	80051cc <_vsnprintf+0x4a4>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 800506c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800506e:	2380      	movs	r3, #128	@ 0x80
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4013      	ands	r3, r2
 8005074:	d03d      	beq.n	80050f2 <_vsnprintf+0x3ca>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8005076:	2388      	movs	r3, #136	@ 0x88
 8005078:	18fb      	adds	r3, r7, r3
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	3307      	adds	r3, #7
 800507e:	2207      	movs	r2, #7
 8005080:	4393      	bics	r3, r2
 8005082:	001a      	movs	r2, r3
 8005084:	3208      	adds	r2, #8
 8005086:	2188      	movs	r1, #136	@ 0x88
 8005088:	1879      	adds	r1, r7, r1
 800508a:	600a      	str	r2, [r1, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005092:	62fb      	str	r3, [r7, #44]	@ 0x2c
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005094:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	da05      	bge.n	80050a8 <_vsnprintf+0x380>
 800509c:	2000      	movs	r0, #0
 800509e:	2100      	movs	r1, #0
 80050a0:	1a80      	subs	r0, r0, r2
 80050a2:	4199      	sbcs	r1, r3
 80050a4:	0002      	movs	r2, r0
 80050a6:	000b      	movs	r3, r1
 80050a8:	0010      	movs	r0, r2
 80050aa:	0019      	movs	r1, r3
 80050ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ae:	0fdb      	lsrs	r3, r3, #31
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050b4:	613b      	str	r3, [r7, #16]
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	469c      	mov	ip, r3
 80050be:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 80050c0:	6a3d      	ldr	r5, [r7, #32]
 80050c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c4:	4698      	mov	r8, r3
 80050c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050c8:	9308      	str	r3, [sp, #32]
 80050ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050cc:	9307      	str	r3, [sp, #28]
 80050ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d0:	9306      	str	r3, [sp, #24]
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	697c      	ldr	r4, [r7, #20]
 80050d6:	9304      	str	r3, [sp, #16]
 80050d8:	9405      	str	r4, [sp, #20]
 80050da:	9202      	str	r2, [sp, #8]
 80050dc:	9000      	str	r0, [sp, #0]
 80050de:	9101      	str	r1, [sp, #4]
 80050e0:	4663      	mov	r3, ip
 80050e2:	0032      	movs	r2, r6
 80050e4:	0029      	movs	r1, r5
 80050e6:	4640      	mov	r0, r8
 80050e8:	f7ff f8b1 	bl	800424e <_ntoa_long_long>
 80050ec:	0003      	movs	r3, r0
 80050ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 80050f0:	e0fa      	b.n	80052e8 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80050f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050f4:	2380      	movs	r3, #128	@ 0x80
 80050f6:	005b      	lsls	r3, r3, #1
 80050f8:	4013      	ands	r3, r2
 80050fa:	d025      	beq.n	8005148 <_vsnprintf+0x420>
            const long value = va_arg(va, long);
 80050fc:	2388      	movs	r3, #136	@ 0x88
 80050fe:	18fb      	adds	r3, r7, r3
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	1d1a      	adds	r2, r3, #4
 8005104:	2188      	movs	r1, #136	@ 0x88
 8005106:	1879      	adds	r1, r7, r1
 8005108:	600a      	str	r2, [r1, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	637b      	str	r3, [r7, #52]	@ 0x34
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800510e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005110:	17da      	asrs	r2, r3, #31
 8005112:	189b      	adds	r3, r3, r2
 8005114:	4053      	eors	r3, r2
 8005116:	001e      	movs	r6, r3
 8005118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800511a:	0fdb      	lsrs	r3, r3, #31
 800511c:	b2da      	uxtb	r2, r3
 800511e:	69fd      	ldr	r5, [r7, #28]
 8005120:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005122:	6a39      	ldr	r1, [r7, #32]
 8005124:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005128:	9305      	str	r3, [sp, #20]
 800512a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800512c:	9304      	str	r3, [sp, #16]
 800512e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005130:	9303      	str	r3, [sp, #12]
 8005132:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005134:	9302      	str	r3, [sp, #8]
 8005136:	9201      	str	r2, [sp, #4]
 8005138:	9600      	str	r6, [sp, #0]
 800513a:	002b      	movs	r3, r5
 800513c:	0022      	movs	r2, r4
 800513e:	f7ff f81d 	bl	800417c <_ntoa_long>
 8005142:	0003      	movs	r3, r0
 8005144:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8005146:	e0cf      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800514a:	2240      	movs	r2, #64	@ 0x40
 800514c:	4013      	ands	r3, r2
 800514e:	d009      	beq.n	8005164 <_vsnprintf+0x43c>
 8005150:	2388      	movs	r3, #136	@ 0x88
 8005152:	18fb      	adds	r3, r7, r3
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	1d1a      	adds	r2, r3, #4
 8005158:	2188      	movs	r1, #136	@ 0x88
 800515a:	1879      	adds	r1, r7, r1
 800515c:	600a      	str	r2, [r1, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	e015      	b.n	8005190 <_vsnprintf+0x468>
 8005164:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005166:	2280      	movs	r2, #128	@ 0x80
 8005168:	4013      	ands	r3, r2
 800516a:	d009      	beq.n	8005180 <_vsnprintf+0x458>
 800516c:	2388      	movs	r3, #136	@ 0x88
 800516e:	18fb      	adds	r3, r7, r3
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	1d1a      	adds	r2, r3, #4
 8005174:	2188      	movs	r1, #136	@ 0x88
 8005176:	1879      	adds	r1, r7, r1
 8005178:	600a      	str	r2, [r1, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	b21b      	sxth	r3, r3
 800517e:	e007      	b.n	8005190 <_vsnprintf+0x468>
 8005180:	2388      	movs	r3, #136	@ 0x88
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	1d1a      	adds	r2, r3, #4
 8005188:	2188      	movs	r1, #136	@ 0x88
 800518a:	1879      	adds	r1, r7, r1
 800518c:	600a      	str	r2, [r1, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	63bb      	str	r3, [r7, #56]	@ 0x38
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005194:	17da      	asrs	r2, r3, #31
 8005196:	189b      	adds	r3, r3, r2
 8005198:	4053      	eors	r3, r2
 800519a:	001e      	movs	r6, r3
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	0fdb      	lsrs	r3, r3, #31
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	69fd      	ldr	r5, [r7, #28]
 80051a4:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 80051a6:	6a39      	ldr	r1, [r7, #32]
 80051a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80051aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ac:	9305      	str	r3, [sp, #20]
 80051ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051b0:	9304      	str	r3, [sp, #16]
 80051b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b4:	9303      	str	r3, [sp, #12]
 80051b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051b8:	9302      	str	r3, [sp, #8]
 80051ba:	9201      	str	r2, [sp, #4]
 80051bc:	9600      	str	r6, [sp, #0]
 80051be:	002b      	movs	r3, r5
 80051c0:	0022      	movs	r2, r4
 80051c2:	f7fe ffdb 	bl	800417c <_ntoa_long>
 80051c6:	0003      	movs	r3, r0
 80051c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 80051ca:	e08d      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 80051cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051ce:	2380      	movs	r3, #128	@ 0x80
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4013      	ands	r3, r2
 80051d4:	d02b      	beq.n	800522e <_vsnprintf+0x506>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 80051d6:	2388      	movs	r3, #136	@ 0x88
 80051d8:	18fb      	adds	r3, r7, r3
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3307      	adds	r3, #7
 80051de:	2207      	movs	r2, #7
 80051e0:	4393      	bics	r3, r2
 80051e2:	001a      	movs	r2, r3
 80051e4:	3208      	adds	r2, #8
 80051e6:	2188      	movs	r1, #136	@ 0x88
 80051e8:	1879      	adds	r1, r7, r1
 80051ea:	600a      	str	r2, [r1, #0]
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	6859      	ldr	r1, [r3, #4]
 80051f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
 80051f8:	69fe      	ldr	r6, [r7, #28]
 80051fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80051fc:	6a3d      	ldr	r5, [r7, #32]
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	469c      	mov	ip, r3
 8005202:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005204:	9308      	str	r3, [sp, #32]
 8005206:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005208:	9307      	str	r3, [sp, #28]
 800520a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800520c:	9306      	str	r3, [sp, #24]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	68fc      	ldr	r4, [r7, #12]
 8005212:	9304      	str	r3, [sp, #16]
 8005214:	9405      	str	r4, [sp, #20]
 8005216:	2300      	movs	r3, #0
 8005218:	9302      	str	r3, [sp, #8]
 800521a:	9000      	str	r0, [sp, #0]
 800521c:	9101      	str	r1, [sp, #4]
 800521e:	0033      	movs	r3, r6
 8005220:	0029      	movs	r1, r5
 8005222:	4660      	mov	r0, ip
 8005224:	f7ff f813 	bl	800424e <_ntoa_long_long>
 8005228:	0003      	movs	r3, r0
 800522a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800522c:	e05c      	b.n	80052e8 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 800522e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	4013      	ands	r3, r2
 8005236:	d01d      	beq.n	8005274 <_vsnprintf+0x54c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8005238:	2388      	movs	r3, #136	@ 0x88
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	2188      	movs	r1, #136	@ 0x88
 8005242:	1879      	adds	r1, r7, r1
 8005244:	600a      	str	r2, [r1, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	69fd      	ldr	r5, [r7, #28]
 800524a:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 800524c:	6a39      	ldr	r1, [r7, #32]
 800524e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005250:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005252:	9205      	str	r2, [sp, #20]
 8005254:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005256:	9204      	str	r2, [sp, #16]
 8005258:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800525a:	9203      	str	r2, [sp, #12]
 800525c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800525e:	9202      	str	r2, [sp, #8]
 8005260:	2200      	movs	r2, #0
 8005262:	9201      	str	r2, [sp, #4]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	002b      	movs	r3, r5
 8005268:	0022      	movs	r2, r4
 800526a:	f7fe ff87 	bl	800417c <_ntoa_long>
 800526e:	0003      	movs	r3, r0
 8005270:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005272:	e039      	b.n	80052e8 <_vsnprintf+0x5c0>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8005274:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005276:	2240      	movs	r2, #64	@ 0x40
 8005278:	4013      	ands	r3, r2
 800527a:	d009      	beq.n	8005290 <_vsnprintf+0x568>
 800527c:	2388      	movs	r3, #136	@ 0x88
 800527e:	18fb      	adds	r3, r7, r3
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	1d1a      	adds	r2, r3, #4
 8005284:	2188      	movs	r1, #136	@ 0x88
 8005286:	1879      	adds	r1, r7, r1
 8005288:	600a      	str	r2, [r1, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	b2db      	uxtb	r3, r3
 800528e:	e015      	b.n	80052bc <_vsnprintf+0x594>
 8005290:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005292:	2280      	movs	r2, #128	@ 0x80
 8005294:	4013      	ands	r3, r2
 8005296:	d009      	beq.n	80052ac <_vsnprintf+0x584>
 8005298:	2388      	movs	r3, #136	@ 0x88
 800529a:	18fb      	adds	r3, r7, r3
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	1d1a      	adds	r2, r3, #4
 80052a0:	2188      	movs	r1, #136	@ 0x88
 80052a2:	1879      	adds	r1, r7, r1
 80052a4:	600a      	str	r2, [r1, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	e007      	b.n	80052bc <_vsnprintf+0x594>
 80052ac:	2388      	movs	r3, #136	@ 0x88
 80052ae:	18fb      	adds	r3, r7, r3
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	1d1a      	adds	r2, r3, #4
 80052b4:	2188      	movs	r1, #136	@ 0x88
 80052b6:	1879      	adds	r1, r7, r1
 80052b8:	600a      	str	r2, [r1, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80052be:	69fc      	ldr	r4, [r7, #28]
 80052c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80052c2:	6a39      	ldr	r1, [r7, #32]
 80052c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80052c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052c8:	9305      	str	r3, [sp, #20]
 80052ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052cc:	9304      	str	r3, [sp, #16]
 80052ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052d4:	9302      	str	r3, [sp, #8]
 80052d6:	2300      	movs	r3, #0
 80052d8:	9301      	str	r3, [sp, #4]
 80052da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	0023      	movs	r3, r4
 80052e0:	f7fe ff4c 	bl	800417c <_ntoa_long>
 80052e4:	0003      	movs	r3, r0
 80052e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
          }
        }
        format++;
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	3301      	adds	r3, #1
 80052ec:	61bb      	str	r3, [r7, #24]
        break;
 80052ee:	e17c      	b.n	80055ea <_vsnprintf+0x8c2>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b46      	cmp	r3, #70	@ 0x46
 80052f6:	d103      	bne.n	8005300 <_vsnprintf+0x5d8>
 80052f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052fa:	2220      	movs	r2, #32
 80052fc:	4313      	orrs	r3, r2
 80052fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005300:	2388      	movs	r3, #136	@ 0x88
 8005302:	18fb      	adds	r3, r7, r3
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3307      	adds	r3, #7
 8005308:	2207      	movs	r2, #7
 800530a:	4393      	bics	r3, r2
 800530c:	001a      	movs	r2, r3
 800530e:	3208      	adds	r2, #8
 8005310:	2188      	movs	r1, #136	@ 0x88
 8005312:	1879      	adds	r1, r7, r1
 8005314:	600a      	str	r2, [r1, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	69fe      	ldr	r6, [r7, #28]
 800531c:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 800531e:	6a3c      	ldr	r4, [r7, #32]
 8005320:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005322:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005324:	9104      	str	r1, [sp, #16]
 8005326:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005328:	9103      	str	r1, [sp, #12]
 800532a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800532c:	9102      	str	r1, [sp, #8]
 800532e:	9200      	str	r2, [sp, #0]
 8005330:	9301      	str	r3, [sp, #4]
 8005332:	0033      	movs	r3, r6
 8005334:	002a      	movs	r2, r5
 8005336:	0021      	movs	r1, r4
 8005338:	f7fe fffc 	bl	8004334 <_ftoa>
 800533c:	0003      	movs	r3, r0
 800533e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	3301      	adds	r3, #1
 8005344:	61bb      	str	r3, [r7, #24]
        break;
 8005346:	e150      	b.n	80055ea <_vsnprintf+0x8c2>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b67      	cmp	r3, #103	@ 0x67
 800534e:	d003      	beq.n	8005358 <_vsnprintf+0x630>
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b47      	cmp	r3, #71	@ 0x47
 8005356:	d104      	bne.n	8005362 <_vsnprintf+0x63a>
 8005358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800535a:	2280      	movs	r2, #128	@ 0x80
 800535c:	0112      	lsls	r2, r2, #4
 800535e:	4313      	orrs	r3, r2
 8005360:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b45      	cmp	r3, #69	@ 0x45
 8005368:	d003      	beq.n	8005372 <_vsnprintf+0x64a>
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2b47      	cmp	r3, #71	@ 0x47
 8005370:	d103      	bne.n	800537a <_vsnprintf+0x652>
 8005372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005374:	2220      	movs	r2, #32
 8005376:	4313      	orrs	r3, r2
 8005378:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800537a:	2388      	movs	r3, #136	@ 0x88
 800537c:	18fb      	adds	r3, r7, r3
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3307      	adds	r3, #7
 8005382:	2207      	movs	r2, #7
 8005384:	4393      	bics	r3, r2
 8005386:	001a      	movs	r2, r3
 8005388:	3208      	adds	r2, #8
 800538a:	2188      	movs	r1, #136	@ 0x88
 800538c:	1879      	adds	r1, r7, r1
 800538e:	600a      	str	r2, [r1, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	69fe      	ldr	r6, [r7, #28]
 8005396:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8005398:	6a3c      	ldr	r4, [r7, #32]
 800539a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800539c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800539e:	9104      	str	r1, [sp, #16]
 80053a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053a2:	9103      	str	r1, [sp, #12]
 80053a4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80053a6:	9102      	str	r1, [sp, #8]
 80053a8:	9200      	str	r2, [sp, #0]
 80053aa:	9301      	str	r3, [sp, #4]
 80053ac:	0033      	movs	r3, r6
 80053ae:	002a      	movs	r2, r5
 80053b0:	0021      	movs	r1, r4
 80053b2:	f7ff f9fd 	bl	80047b0 <_etoa>
 80053b6:	0003      	movs	r3, r0
 80053b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	3301      	adds	r3, #1
 80053be:	61bb      	str	r3, [r7, #24]
        break;
 80053c0:	e113      	b.n	80055ea <_vsnprintf+0x8c2>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 80053c2:	2301      	movs	r3, #1
 80053c4:	657b      	str	r3, [r7, #84]	@ 0x54
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 80053c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c8:	2202      	movs	r2, #2
 80053ca:	4013      	ands	r3, r2
 80053cc:	d10e      	bne.n	80053ec <_vsnprintf+0x6c4>
          while (l++ < width) {
 80053ce:	e007      	b.n	80053e0 <_vsnprintf+0x6b8>
            out(' ', buffer, idx++, maxlen);
 80053d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80053d2:	1c53      	adds	r3, r2, #1
 80053d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	6a39      	ldr	r1, [r7, #32]
 80053da:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80053dc:	2020      	movs	r0, #32
 80053de:	47a0      	blx	r4
          while (l++ < width) {
 80053e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	657a      	str	r2, [r7, #84]	@ 0x54
 80053e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d8f1      	bhi.n	80053d0 <_vsnprintf+0x6a8>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80053ec:	2388      	movs	r3, #136	@ 0x88
 80053ee:	18fb      	adds	r3, r7, r3
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	1d1a      	adds	r2, r3, #4
 80053f4:	2188      	movs	r1, #136	@ 0x88
 80053f6:	1879      	adds	r1, r7, r1
 80053f8:	600a      	str	r2, [r1, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	b2d8      	uxtb	r0, r3
 80053fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005400:	1c53      	adds	r3, r2, #1
 8005402:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	6a39      	ldr	r1, [r7, #32]
 8005408:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800540a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800540c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800540e:	2202      	movs	r2, #2
 8005410:	4013      	ands	r3, r2
 8005412:	d00e      	beq.n	8005432 <_vsnprintf+0x70a>
          while (l++ < width) {
 8005414:	e007      	b.n	8005426 <_vsnprintf+0x6fe>
            out(' ', buffer, idx++, maxlen);
 8005416:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005418:	1c53      	adds	r3, r2, #1
 800541a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	6a39      	ldr	r1, [r7, #32]
 8005420:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005422:	2020      	movs	r0, #32
 8005424:	47a0      	blx	r4
          while (l++ < width) {
 8005426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	657a      	str	r2, [r7, #84]	@ 0x54
 800542c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800542e:	429a      	cmp	r2, r3
 8005430:	d8f1      	bhi.n	8005416 <_vsnprintf+0x6ee>
          }
        }
        format++;
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	3301      	adds	r3, #1
 8005436:	61bb      	str	r3, [r7, #24]
        break;
 8005438:	e0d7      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800543a:	2388      	movs	r3, #136	@ 0x88
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	1d1a      	adds	r2, r3, #4
 8005442:	2188      	movs	r1, #136	@ 0x88
 8005444:	1879      	adds	r1, r7, r1
 8005446:	600a      	str	r2, [r1, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	653b      	str	r3, [r7, #80]	@ 0x50
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800544c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <_vsnprintf+0x72e>
 8005452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005454:	e001      	b.n	800545a <_vsnprintf+0x732>
 8005456:	2301      	movs	r3, #1
 8005458:	425b      	negs	r3, r3
 800545a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800545c:	0019      	movs	r1, r3
 800545e:	0010      	movs	r0, r2
 8005460:	f7fe fd12 	bl	8003e88 <_strnlen_s>
 8005464:	0003      	movs	r3, r0
 8005466:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8005468:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800546a:	2380      	movs	r3, #128	@ 0x80
 800546c:	00db      	lsls	r3, r3, #3
 800546e:	4013      	ands	r3, r2
 8005470:	d005      	beq.n	800547e <_vsnprintf+0x756>
          l = (l < precision ? l : precision);
 8005472:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005476:	4293      	cmp	r3, r2
 8005478:	d900      	bls.n	800547c <_vsnprintf+0x754>
 800547a:	0013      	movs	r3, r2
 800547c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        if (!(flags & FLAGS_LEFT)) {
 800547e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005480:	2202      	movs	r2, #2
 8005482:	4013      	ands	r3, r2
 8005484:	d11a      	bne.n	80054bc <_vsnprintf+0x794>
          while (l++ < width) {
 8005486:	e007      	b.n	8005498 <_vsnprintf+0x770>
            out(' ', buffer, idx++, maxlen);
 8005488:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800548a:	1c53      	adds	r3, r2, #1
 800548c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	6a39      	ldr	r1, [r7, #32]
 8005492:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005494:	2020      	movs	r0, #32
 8005496:	47a0      	blx	r4
          while (l++ < width) {
 8005498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800549a:	1c5a      	adds	r2, r3, #1
 800549c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800549e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d8f1      	bhi.n	8005488 <_vsnprintf+0x760>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80054a4:	e00a      	b.n	80054bc <_vsnprintf+0x794>
          out(*(p++), buffer, idx++, maxlen);
 80054a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	653a      	str	r2, [r7, #80]	@ 0x50
 80054ac:	7818      	ldrb	r0, [r3, #0]
 80054ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054b0:	1c53      	adds	r3, r2, #1
 80054b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	6a39      	ldr	r1, [r7, #32]
 80054b8:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054ba:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80054bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <_vsnprintf+0x7b0>
 80054c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80054c6:	2380      	movs	r3, #128	@ 0x80
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	4013      	ands	r3, r2
 80054cc:	d0eb      	beq.n	80054a6 <_vsnprintf+0x77e>
 80054ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e6      	bne.n	80054a6 <_vsnprintf+0x77e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 80054d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054da:	2202      	movs	r2, #2
 80054dc:	4013      	ands	r3, r2
 80054de:	d00e      	beq.n	80054fe <_vsnprintf+0x7d6>
          while (l++ < width) {
 80054e0:	e007      	b.n	80054f2 <_vsnprintf+0x7ca>
            out(' ', buffer, idx++, maxlen);
 80054e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054e4:	1c53      	adds	r3, r2, #1
 80054e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	6a39      	ldr	r1, [r7, #32]
 80054ec:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054ee:	2020      	movs	r0, #32
 80054f0:	47a0      	blx	r4
          while (l++ < width) {
 80054f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054f4:	1c5a      	adds	r2, r3, #1
 80054f6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80054f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d8f1      	bhi.n	80054e2 <_vsnprintf+0x7ba>
          }
        }
        format++;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	3301      	adds	r3, #1
 8005502:	61bb      	str	r3, [r7, #24]
        break;
 8005504:	e071      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8005506:	2308      	movs	r3, #8
 8005508:	66bb      	str	r3, [r7, #104]	@ 0x68
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 800550a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800550c:	2221      	movs	r2, #33	@ 0x21
 800550e:	4313      	orrs	r3, r2
 8005510:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8005512:	212b      	movs	r1, #43	@ 0x2b
 8005514:	2318      	movs	r3, #24
 8005516:	18cb      	adds	r3, r1, r3
 8005518:	19db      	adds	r3, r3, r7
 800551a:	2200      	movs	r2, #0
 800551c:	701a      	strb	r2, [r3, #0]
        if (is_ll) {
 800551e:	2318      	movs	r3, #24
 8005520:	18cb      	adds	r3, r1, r3
 8005522:	19db      	adds	r3, r3, r7
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d025      	beq.n	8005576 <_vsnprintf+0x84e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800552a:	2388      	movs	r3, #136	@ 0x88
 800552c:	18fb      	adds	r3, r7, r3
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	1d1a      	adds	r2, r3, #4
 8005532:	2188      	movs	r1, #136	@ 0x88
 8005534:	1879      	adds	r1, r7, r1
 8005536:	600a      	str	r2, [r1, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	2300      	movs	r3, #0
 800553e:	607b      	str	r3, [r7, #4]
 8005540:	69fd      	ldr	r5, [r7, #28]
 8005542:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005544:	6a39      	ldr	r1, [r7, #32]
 8005546:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800554a:	9308      	str	r3, [sp, #32]
 800554c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800554e:	9307      	str	r3, [sp, #28]
 8005550:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005552:	9306      	str	r3, [sp, #24]
 8005554:	2210      	movs	r2, #16
 8005556:	2300      	movs	r3, #0
 8005558:	9204      	str	r2, [sp, #16]
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	2300      	movs	r3, #0
 800555e:	9302      	str	r3, [sp, #8]
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	9200      	str	r2, [sp, #0]
 8005566:	9301      	str	r3, [sp, #4]
 8005568:	002b      	movs	r3, r5
 800556a:	0022      	movs	r2, r4
 800556c:	f7fe fe6f 	bl	800424e <_ntoa_long_long>
 8005570:	0003      	movs	r3, r0
 8005572:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005574:	e01c      	b.n	80055b0 <_vsnprintf+0x888>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8005576:	2388      	movs	r3, #136	@ 0x88
 8005578:	18fb      	adds	r3, r7, r3
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	1d1a      	adds	r2, r3, #4
 800557e:	2188      	movs	r1, #136	@ 0x88
 8005580:	1879      	adds	r1, r7, r1
 8005582:	600a      	str	r2, [r1, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	001d      	movs	r5, r3
 8005588:	69fc      	ldr	r4, [r7, #28]
 800558a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800558c:	6a39      	ldr	r1, [r7, #32]
 800558e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005592:	9305      	str	r3, [sp, #20]
 8005594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005596:	9304      	str	r3, [sp, #16]
 8005598:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800559a:	9303      	str	r3, [sp, #12]
 800559c:	2310      	movs	r3, #16
 800559e:	9302      	str	r3, [sp, #8]
 80055a0:	2300      	movs	r3, #0
 80055a2:	9301      	str	r3, [sp, #4]
 80055a4:	9500      	str	r5, [sp, #0]
 80055a6:	0023      	movs	r3, r4
 80055a8:	f7fe fde8 	bl	800417c <_ntoa_long>
 80055ac:	0003      	movs	r3, r0
 80055ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	3301      	adds	r3, #1
 80055b4:	61bb      	str	r3, [r7, #24]
        break;
 80055b6:	e018      	b.n	80055ea <_vsnprintf+0x8c2>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 80055b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055ba:	1c53      	adds	r3, r2, #1
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	6a39      	ldr	r1, [r7, #32]
 80055c2:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80055c4:	2025      	movs	r0, #37	@ 0x25
 80055c6:	47a0      	blx	r4
        format++;
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	3301      	adds	r3, #1
 80055cc:	61bb      	str	r3, [r7, #24]
        break;
 80055ce:	e00c      	b.n	80055ea <_vsnprintf+0x8c2>

      default :
        out(*format, buffer, idx++, maxlen);
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	7818      	ldrb	r0, [r3, #0]
 80055d4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055d6:	1c53      	adds	r3, r2, #1
 80055d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	6a39      	ldr	r1, [r7, #32]
 80055de:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80055e0:	47a0      	blx	r4
        format++;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3301      	adds	r3, #1
 80055e6:	61bb      	str	r3, [r7, #24]
        break;
 80055e8:	46c0      	nop			@ (mov r8, r8)
  while (*format)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <_vsnprintf+0x8ce>
 80055f2:	f7ff fbad 	bl	8004d50 <_vsnprintf+0x28>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80055f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d302      	bcc.n	8005604 <_vsnprintf+0x8dc>
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	1e5a      	subs	r2, r3, #1
 8005602:	e000      	b.n	8005606 <_vsnprintf+0x8de>
 8005604:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	6a39      	ldr	r1, [r7, #32]
 800560a:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 800560c:	2000      	movs	r0, #0
 800560e:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8005610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8005612:	0018      	movs	r0, r3
 8005614:	46bd      	mov	sp, r7
 8005616:	b01c      	add	sp, #112	@ 0x70
 8005618:	bc80      	pop	{r7}
 800561a:	46b8      	mov	r8, r7
 800561c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800561e:	46c0      	nop			@ (mov r8, r8)

08005620 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8005620:	b40f      	push	{r0, r1, r2, r3}
 8005622:	b590      	push	{r4, r7, lr}
 8005624:	b087      	sub	sp, #28
 8005626:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8005628:	2324      	movs	r3, #36	@ 0x24
 800562a:	18fb      	adds	r3, r7, r3
 800562c:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800562e:	6a3c      	ldr	r4, [r7, #32]
 8005630:	2301      	movs	r3, #1
 8005632:	425a      	negs	r2, r3
 8005634:	1d39      	adds	r1, r7, #4
 8005636:	4808      	ldr	r0, [pc, #32]	@ (8005658 <printf_+0x38>)
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	0023      	movs	r3, r4
 800563e:	f7ff fb73 	bl	8004d28 <_vsnprintf>
 8005642:	0003      	movs	r3, r0
 8005644:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8005646:	68fb      	ldr	r3, [r7, #12]
}
 8005648:	0018      	movs	r0, r3
 800564a:	46bd      	mov	sp, r7
 800564c:	b005      	add	sp, #20
 800564e:	bc90      	pop	{r4, r7}
 8005650:	bc08      	pop	{r3}
 8005652:	b004      	add	sp, #16
 8005654:	4718      	bx	r3
 8005656:	46c0      	nop			@ (mov r8, r8)
 8005658:	08003e59 	.word	0x08003e59

0800565c <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 800565c:	b40e      	push	{r1, r2, r3}
 800565e:	b590      	push	{r4, r7, lr}
 8005660:	b086      	sub	sp, #24
 8005662:	af02      	add	r7, sp, #8
 8005664:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8005666:	2320      	movs	r3, #32
 8005668:	18fb      	adds	r3, r7, r3
 800566a:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 800566c:	69fc      	ldr	r4, [r7, #28]
 800566e:	2301      	movs	r3, #1
 8005670:	425a      	negs	r2, r3
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	4807      	ldr	r0, [pc, #28]	@ (8005694 <sprintf_+0x38>)
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	0023      	movs	r3, r4
 800567c:	f7ff fb54 	bl	8004d28 <_vsnprintf>
 8005680:	0003      	movs	r3, r0
 8005682:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8005684:	68fb      	ldr	r3, [r7, #12]
}
 8005686:	0018      	movs	r0, r3
 8005688:	46bd      	mov	sp, r7
 800568a:	b004      	add	sp, #16
 800568c:	bc90      	pop	{r4, r7}
 800568e:	bc08      	pop	{r3}
 8005690:	b003      	add	sp, #12
 8005692:	4718      	bx	r3
 8005694:	08003e0d 	.word	0x08003e0d

08005698 <_putchar>:
  va_end(va);
  return ret;
}


void _putchar(char character) {
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	0002      	movs	r2, r0
 80056a0:	1dfb      	adds	r3, r7, #7
 80056a2:	701a      	strb	r2, [r3, #0]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 80056a4:	46c0      	nop			@ (mov r8, r8)
 80056a6:	4b06      	ldr	r3, [pc, #24]	@ (80056c0 <_putchar+0x28>)
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	2280      	movs	r2, #128	@ 0x80
 80056ac:	4013      	ands	r3, r2
 80056ae:	d0fa      	beq.n	80056a6 <_putchar+0xe>
      USART2->TDR = character;
 80056b0:	4b03      	ldr	r3, [pc, #12]	@ (80056c0 <_putchar+0x28>)
 80056b2:	1dfa      	adds	r2, r7, #7
 80056b4:	7812      	ldrb	r2, [r2, #0]
 80056b6:	629a      	str	r2, [r3, #40]	@ 0x28
		
}
 80056b8:	46c0      	nop			@ (mov r8, r8)
 80056ba:	46bd      	mov	sp, r7
 80056bc:	b002      	add	sp, #8
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	40004400 	.word	0x40004400

080056c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	0002      	movs	r2, r0
 80056cc:	1dfb      	adds	r3, r7, #7
 80056ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80056d0:	1dfb      	adds	r3, r7, #7
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80056d6:	d809      	bhi.n	80056ec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056d8:	1dfb      	adds	r3, r7, #7
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	001a      	movs	r2, r3
 80056de:	231f      	movs	r3, #31
 80056e0:	401a      	ands	r2, r3
 80056e2:	4b04      	ldr	r3, [pc, #16]	@ (80056f4 <__NVIC_EnableIRQ+0x30>)
 80056e4:	2101      	movs	r1, #1
 80056e6:	4091      	lsls	r1, r2
 80056e8:	000a      	movs	r2, r1
 80056ea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80056ec:	46c0      	nop			@ (mov r8, r8)
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b002      	add	sp, #8
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	e000e100 	.word	0xe000e100

080056f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056f8:	b590      	push	{r4, r7, lr}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	0002      	movs	r2, r0
 8005700:	6039      	str	r1, [r7, #0]
 8005702:	1dfb      	adds	r3, r7, #7
 8005704:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005706:	1dfb      	adds	r3, r7, #7
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	2b7f      	cmp	r3, #127	@ 0x7f
 800570c:	d828      	bhi.n	8005760 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800570e:	4a2f      	ldr	r2, [pc, #188]	@ (80057cc <__NVIC_SetPriority+0xd4>)
 8005710:	1dfb      	adds	r3, r7, #7
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	b25b      	sxtb	r3, r3
 8005716:	089b      	lsrs	r3, r3, #2
 8005718:	33c0      	adds	r3, #192	@ 0xc0
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	589b      	ldr	r3, [r3, r2]
 800571e:	1dfa      	adds	r2, r7, #7
 8005720:	7812      	ldrb	r2, [r2, #0]
 8005722:	0011      	movs	r1, r2
 8005724:	2203      	movs	r2, #3
 8005726:	400a      	ands	r2, r1
 8005728:	00d2      	lsls	r2, r2, #3
 800572a:	21ff      	movs	r1, #255	@ 0xff
 800572c:	4091      	lsls	r1, r2
 800572e:	000a      	movs	r2, r1
 8005730:	43d2      	mvns	r2, r2
 8005732:	401a      	ands	r2, r3
 8005734:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	019b      	lsls	r3, r3, #6
 800573a:	22ff      	movs	r2, #255	@ 0xff
 800573c:	401a      	ands	r2, r3
 800573e:	1dfb      	adds	r3, r7, #7
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	0018      	movs	r0, r3
 8005744:	2303      	movs	r3, #3
 8005746:	4003      	ands	r3, r0
 8005748:	00db      	lsls	r3, r3, #3
 800574a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800574c:	481f      	ldr	r0, [pc, #124]	@ (80057cc <__NVIC_SetPriority+0xd4>)
 800574e:	1dfb      	adds	r3, r7, #7
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	b25b      	sxtb	r3, r3
 8005754:	089b      	lsrs	r3, r3, #2
 8005756:	430a      	orrs	r2, r1
 8005758:	33c0      	adds	r3, #192	@ 0xc0
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800575e:	e031      	b.n	80057c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005760:	4a1b      	ldr	r2, [pc, #108]	@ (80057d0 <__NVIC_SetPriority+0xd8>)
 8005762:	1dfb      	adds	r3, r7, #7
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	0019      	movs	r1, r3
 8005768:	230f      	movs	r3, #15
 800576a:	400b      	ands	r3, r1
 800576c:	3b08      	subs	r3, #8
 800576e:	089b      	lsrs	r3, r3, #2
 8005770:	3306      	adds	r3, #6
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	18d3      	adds	r3, r2, r3
 8005776:	3304      	adds	r3, #4
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	1dfa      	adds	r2, r7, #7
 800577c:	7812      	ldrb	r2, [r2, #0]
 800577e:	0011      	movs	r1, r2
 8005780:	2203      	movs	r2, #3
 8005782:	400a      	ands	r2, r1
 8005784:	00d2      	lsls	r2, r2, #3
 8005786:	21ff      	movs	r1, #255	@ 0xff
 8005788:	4091      	lsls	r1, r2
 800578a:	000a      	movs	r2, r1
 800578c:	43d2      	mvns	r2, r2
 800578e:	401a      	ands	r2, r3
 8005790:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	019b      	lsls	r3, r3, #6
 8005796:	22ff      	movs	r2, #255	@ 0xff
 8005798:	401a      	ands	r2, r3
 800579a:	1dfb      	adds	r3, r7, #7
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	0018      	movs	r0, r3
 80057a0:	2303      	movs	r3, #3
 80057a2:	4003      	ands	r3, r0
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057a8:	4809      	ldr	r0, [pc, #36]	@ (80057d0 <__NVIC_SetPriority+0xd8>)
 80057aa:	1dfb      	adds	r3, r7, #7
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	001c      	movs	r4, r3
 80057b0:	230f      	movs	r3, #15
 80057b2:	4023      	ands	r3, r4
 80057b4:	3b08      	subs	r3, #8
 80057b6:	089b      	lsrs	r3, r3, #2
 80057b8:	430a      	orrs	r2, r1
 80057ba:	3306      	adds	r3, #6
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	18c3      	adds	r3, r0, r3
 80057c0:	3304      	adds	r3, #4
 80057c2:	601a      	str	r2, [r3, #0]
}
 80057c4:	46c0      	nop			@ (mov r8, r8)
 80057c6:	46bd      	mov	sp, r7
 80057c8:	b003      	add	sp, #12
 80057ca:	bd90      	pop	{r4, r7, pc}
 80057cc:	e000e100 	.word	0xe000e100
 80057d0:	e000ed00 	.word	0xe000ed00

080057d4 <LL_EXTI_EnableIT_0_31>:
  *         (*) value not defined in all devices.
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80057dc:	4a05      	ldr	r2, [pc, #20]	@ (80057f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80057de:	2380      	movs	r3, #128	@ 0x80
 80057e0:	58d2      	ldr	r2, [r2, r3]
 80057e2:	4904      	ldr	r1, [pc, #16]	@ (80057f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	2280      	movs	r2, #128	@ 0x80
 80057ea:	508b      	str	r3, [r1, r2]
}
 80057ec:	46c0      	nop			@ (mov r8, r8)
 80057ee:	46bd      	mov	sp, r7
 80057f0:	b002      	add	sp, #8
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	40021800 	.word	0x40021800

080057f8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005800:	4b04      	ldr	r3, [pc, #16]	@ (8005814 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005802:	6819      	ldr	r1, [r3, #0]
 8005804:	4b03      	ldr	r3, [pc, #12]	@ (8005814 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	430a      	orrs	r2, r1
 800580a:	601a      	str	r2, [r3, #0]
}
 800580c:	46c0      	nop			@ (mov r8, r8)
 800580e:	46bd      	mov	sp, r7
 8005810:	b002      	add	sp, #8
 8005812:	bd80      	pop	{r7, pc}
 8005814:	40021800 	.word	0x40021800

08005818 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800581c:	4b22      	ldr	r3, [pc, #136]	@ (80058a8 <MX_RTC_Init+0x90>)
 800581e:	4a23      	ldr	r2, [pc, #140]	@ (80058ac <MX_RTC_Init+0x94>)
 8005820:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005822:	4b21      	ldr	r3, [pc, #132]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005824:	2200      	movs	r2, #0
 8005826:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8005828:	4b1f      	ldr	r3, [pc, #124]	@ (80058a8 <MX_RTC_Init+0x90>)
 800582a:	227f      	movs	r2, #127	@ 0x7f
 800582c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800582e:	4b1e      	ldr	r3, [pc, #120]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005830:	22ff      	movs	r2, #255	@ 0xff
 8005832:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005834:	4b1c      	ldr	r3, [pc, #112]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005836:	2200      	movs	r2, #0
 8005838:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800583a:	4b1b      	ldr	r3, [pc, #108]	@ (80058a8 <MX_RTC_Init+0x90>)
 800583c:	2200      	movs	r2, #0
 800583e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005840:	4b19      	ldr	r3, [pc, #100]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005842:	2200      	movs	r2, #0
 8005844:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005846:	4b18      	ldr	r3, [pc, #96]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005848:	2280      	movs	r2, #128	@ 0x80
 800584a:	05d2      	lsls	r2, r2, #23
 800584c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800584e:	4b16      	ldr	r3, [pc, #88]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005850:	2200      	movs	r2, #0
 8005852:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8005854:	4b14      	ldr	r3, [pc, #80]	@ (80058a8 <MX_RTC_Init+0x90>)
 8005856:	2200      	movs	r2, #0
 8005858:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800585a:	4b13      	ldr	r3, [pc, #76]	@ (80058a8 <MX_RTC_Init+0x90>)
 800585c:	0018      	movs	r0, r3
 800585e:	f003 f917 	bl	8008a90 <HAL_RTC_Init>
 8005862:	1e03      	subs	r3, r0, #0
 8005864:	d001      	beq.n	800586a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8005866:	f7fe facb 	bl	8003e00 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
 800586a:	480f      	ldr	r0, [pc, #60]	@ (80058a8 <MX_RTC_Init+0x90>)
 800586c:	2300      	movs	r3, #0
 800586e:	2204      	movs	r2, #4
 8005870:	213c      	movs	r1, #60	@ 0x3c
 8005872:	f003 fa05 	bl	8008c80 <HAL_RTCEx_SetWakeUpTimer_IT>
 8005876:	1e03      	subs	r3, r0, #0
 8005878:	d001      	beq.n	800587e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800587a:	f7fe fac1 	bl	8003e00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Configure EXTI line 20 for RTC wakeup interrupt
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_20);
 800587e:	2380      	movs	r3, #128	@ 0x80
 8005880:	035b      	lsls	r3, r3, #13
 8005882:	0018      	movs	r0, r3
 8005884:	f7ff ffa6 	bl	80057d4 <LL_EXTI_EnableIT_0_31>
  LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_20);
 8005888:	2380      	movs	r3, #128	@ 0x80
 800588a:	035b      	lsls	r3, r3, #13
 800588c:	0018      	movs	r0, r3
 800588e:	f7ff ffb3 	bl	80057f8 <LL_EXTI_EnableRisingTrig_0_31>

  // Enable RTC wakeup interrupt in NVIC
      NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8005892:	2002      	movs	r0, #2
 8005894:	f7ff ff16 	bl	80056c4 <__NVIC_EnableIRQ>
      NVIC_SetPriority(RTC_TAMP_IRQn, 0);
 8005898:	2100      	movs	r1, #0
 800589a:	2002      	movs	r0, #2
 800589c:	f7ff ff2c 	bl	80056f8 <__NVIC_SetPriority>

  /* USER CODE END RTC_Init 2 */

}
 80058a0:	46c0      	nop			@ (mov r8, r8)
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	46c0      	nop			@ (mov r8, r8)
 80058a8:	20000420 	.word	0x20000420
 80058ac:	40002800 	.word	0x40002800

080058b0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80058b0:	b590      	push	{r4, r7, lr}
 80058b2:	b095      	sub	sp, #84	@ 0x54
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80058b8:	240c      	movs	r4, #12
 80058ba:	193b      	adds	r3, r7, r4
 80058bc:	0018      	movs	r0, r3
 80058be:	2344      	movs	r3, #68	@ 0x44
 80058c0:	001a      	movs	r2, r3
 80058c2:	2100      	movs	r1, #0
 80058c4:	f008 f926 	bl	800db14 <memset>
  if(rtcHandle->Instance==RTC)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005938 <HAL_RTC_MspInit+0x88>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d12e      	bne.n	8005930 <HAL_RTC_MspInit+0x80>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80058d2:	193b      	adds	r3, r7, r4
 80058d4:	2280      	movs	r2, #128	@ 0x80
 80058d6:	0212      	lsls	r2, r2, #8
 80058d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80058da:	193b      	adds	r3, r7, r4
 80058dc:	2280      	movs	r2, #128	@ 0x80
 80058de:	0092      	lsls	r2, r2, #2
 80058e0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80058e2:	193b      	adds	r3, r7, r4
 80058e4:	0018      	movs	r0, r3
 80058e6:	f002 f8a3 	bl	8007a30 <HAL_RCCEx_PeriphCLKConfig>
 80058ea:	1e03      	subs	r3, r0, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80058ee:	f7fe fa87 	bl	8003e00 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80058f2:	4a12      	ldr	r2, [pc, #72]	@ (800593c <HAL_RTC_MspInit+0x8c>)
 80058f4:	2390      	movs	r3, #144	@ 0x90
 80058f6:	58d3      	ldr	r3, [r2, r3]
 80058f8:	4910      	ldr	r1, [pc, #64]	@ (800593c <HAL_RTC_MspInit+0x8c>)
 80058fa:	2280      	movs	r2, #128	@ 0x80
 80058fc:	0212      	lsls	r2, r2, #8
 80058fe:	4313      	orrs	r3, r2
 8005900:	2290      	movs	r2, #144	@ 0x90
 8005902:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005904:	4b0d      	ldr	r3, [pc, #52]	@ (800593c <HAL_RTC_MspInit+0x8c>)
 8005906:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005908:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <HAL_RTC_MspInit+0x8c>)
 800590a:	2180      	movs	r1, #128	@ 0x80
 800590c:	00c9      	lsls	r1, r1, #3
 800590e:	430a      	orrs	r2, r1
 8005910:	659a      	str	r2, [r3, #88]	@ 0x58
 8005912:	4b0a      	ldr	r3, [pc, #40]	@ (800593c <HAL_RTC_MspInit+0x8c>)
 8005914:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005916:	2380      	movs	r3, #128	@ 0x80
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	4013      	ands	r3, r2
 800591c:	60bb      	str	r3, [r7, #8]
 800591e:	68bb      	ldr	r3, [r7, #8]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8005920:	2200      	movs	r2, #0
 8005922:	2100      	movs	r1, #0
 8005924:	2002      	movs	r0, #2
 8005926:	f001 f813 	bl	8006950 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800592a:	2002      	movs	r0, #2
 800592c:	f001 f825 	bl	800697a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8005930:	46c0      	nop			@ (mov r8, r8)
 8005932:	46bd      	mov	sp, r7
 8005934:	b015      	add	sp, #84	@ 0x54
 8005936:	bd90      	pop	{r4, r7, pc}
 8005938:	40002800 	.word	0x40002800
 800593c:	40021000 	.word	0x40021000

08005940 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005944:	4b1b      	ldr	r3, [pc, #108]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005946:	4a1c      	ldr	r2, [pc, #112]	@ (80059b8 <MX_SPI1_Init+0x78>)
 8005948:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800594a:	4b1a      	ldr	r3, [pc, #104]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800594c:	2282      	movs	r2, #130	@ 0x82
 800594e:	0052      	lsls	r2, r2, #1
 8005950:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005952:	4b18      	ldr	r3, [pc, #96]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005954:	2200      	movs	r2, #0
 8005956:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005958:	4b16      	ldr	r3, [pc, #88]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800595a:	22e0      	movs	r2, #224	@ 0xe0
 800595c:	00d2      	lsls	r2, r2, #3
 800595e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005960:	4b14      	ldr	r3, [pc, #80]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005962:	2200      	movs	r2, #0
 8005964:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005966:	4b13      	ldr	r3, [pc, #76]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005968:	2200      	movs	r2, #0
 800596a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800596c:	4b11      	ldr	r3, [pc, #68]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800596e:	2280      	movs	r2, #128	@ 0x80
 8005970:	0092      	lsls	r2, r2, #2
 8005972:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005974:	4b0f      	ldr	r3, [pc, #60]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005976:	2210      	movs	r2, #16
 8005978:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800597a:	4b0e      	ldr	r3, [pc, #56]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800597c:	2200      	movs	r2, #0
 800597e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005980:	4b0c      	ldr	r3, [pc, #48]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005982:	2200      	movs	r2, #0
 8005984:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005986:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005988:	2200      	movs	r2, #0
 800598a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800598c:	4b09      	ldr	r3, [pc, #36]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800598e:	2207      	movs	r2, #7
 8005990:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005992:	4b08      	ldr	r3, [pc, #32]	@ (80059b4 <MX_SPI1_Init+0x74>)
 8005994:	2200      	movs	r2, #0
 8005996:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005998:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <MX_SPI1_Init+0x74>)
 800599a:	2208      	movs	r2, #8
 800599c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800599e:	4b05      	ldr	r3, [pc, #20]	@ (80059b4 <MX_SPI1_Init+0x74>)
 80059a0:	0018      	movs	r0, r3
 80059a2:	f003 fa31 	bl	8008e08 <HAL_SPI_Init>
 80059a6:	1e03      	subs	r3, r0, #0
 80059a8:	d001      	beq.n	80059ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80059aa:	f7fe fa29 	bl	8003e00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80059ae:	46c0      	nop			@ (mov r8, r8)
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000450 	.word	0x20000450
 80059b8:	40013000 	.word	0x40013000

080059bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b08b      	sub	sp, #44	@ 0x2c
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059c4:	2414      	movs	r4, #20
 80059c6:	193b      	adds	r3, r7, r4
 80059c8:	0018      	movs	r0, r3
 80059ca:	2314      	movs	r3, #20
 80059cc:	001a      	movs	r2, r3
 80059ce:	2100      	movs	r1, #0
 80059d0:	f008 f8a0 	bl	800db14 <memset>
  if(spiHandle->Instance==SPI1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a48 <HAL_SPI_MspInit+0x8c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d130      	bne.n	8005a40 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80059de:	4b1b      	ldr	r3, [pc, #108]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 80059e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80059e2:	4b1a      	ldr	r3, [pc, #104]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 80059e4:	2180      	movs	r1, #128	@ 0x80
 80059e6:	0149      	lsls	r1, r1, #5
 80059e8:	430a      	orrs	r2, r1
 80059ea:	661a      	str	r2, [r3, #96]	@ 0x60
 80059ec:	4b17      	ldr	r3, [pc, #92]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 80059ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80059f0:	2380      	movs	r3, #128	@ 0x80
 80059f2:	015b      	lsls	r3, r3, #5
 80059f4:	4013      	ands	r3, r2
 80059f6:	613b      	str	r3, [r7, #16]
 80059f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059fa:	4b14      	ldr	r3, [pc, #80]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 80059fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059fe:	4b13      	ldr	r3, [pc, #76]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 8005a00:	2101      	movs	r1, #1
 8005a02:	430a      	orrs	r2, r1
 8005a04:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005a06:	4b11      	ldr	r3, [pc, #68]	@ (8005a4c <HAL_SPI_MspInit+0x90>)
 8005a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005a12:	0021      	movs	r1, r4
 8005a14:	187b      	adds	r3, r7, r1
 8005a16:	22e0      	movs	r2, #224	@ 0xe0
 8005a18:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a1a:	187b      	adds	r3, r7, r1
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a20:	187b      	adds	r3, r7, r1
 8005a22:	2200      	movs	r2, #0
 8005a24:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a26:	187b      	adds	r3, r7, r1
 8005a28:	2200      	movs	r2, #0
 8005a2a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005a2c:	187b      	adds	r3, r7, r1
 8005a2e:	2205      	movs	r2, #5
 8005a30:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a32:	187a      	adds	r2, r7, r1
 8005a34:	23a0      	movs	r3, #160	@ 0xa0
 8005a36:	05db      	lsls	r3, r3, #23
 8005a38:	0011      	movs	r1, r2
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	f000 ffba 	bl	80069b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005a40:	46c0      	nop			@ (mov r8, r8)
 8005a42:	46bd      	mov	sp, r7
 8005a44:	b00b      	add	sp, #44	@ 0x2c
 8005a46:	bd90      	pop	{r4, r7, pc}
 8005a48:	40013000 	.word	0x40013000
 8005a4c:	40021000 	.word	0x40021000

08005a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a5c:	2180      	movs	r1, #128	@ 0x80
 8005a5e:	0549      	lsls	r1, r1, #21
 8005a60:	430a      	orrs	r2, r1
 8005a62:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a64:	4b0b      	ldr	r3, [pc, #44]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a66:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005a68:	2380      	movs	r3, #128	@ 0x80
 8005a6a:	055b      	lsls	r3, r3, #21
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	607b      	str	r3, [r7, #4]
 8005a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a72:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a76:	4b07      	ldr	r3, [pc, #28]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a78:	2101      	movs	r1, #1
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	661a      	str	r2, [r3, #96]	@ 0x60
 8005a7e:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <HAL_MspInit+0x44>)
 8005a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a82:	2201      	movs	r2, #1
 8005a84:	4013      	ands	r3, r2
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a8a:	46c0      	nop			@ (mov r8, r8)
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	b002      	add	sp, #8
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	46c0      	nop			@ (mov r8, r8)
 8005a94:	40021000 	.word	0x40021000

08005a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005a9c:	46c0      	nop			@ (mov r8, r8)
 8005a9e:	e7fd      	b.n	8005a9c <NMI_Handler+0x4>

08005aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005aa4:	46c0      	nop			@ (mov r8, r8)
 8005aa6:	e7fd      	b.n	8005aa4 <HardFault_Handler+0x4>

08005aa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005aac:	46c0      	nop			@ (mov r8, r8)
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ab6:	46c0      	nop			@ (mov r8, r8)
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ac0:	f000 fa30 	bl	8005f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ac4:	46c0      	nop			@ (mov r8, r8)
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
	...

08005acc <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8005ad0:	4b03      	ldr	r3, [pc, #12]	@ (8005ae0 <RTC_TAMP_IRQHandler+0x14>)
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f003 f976 	bl	8008dc4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8005ad8:	46c0      	nop			@ (mov r8, r8)
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	46c0      	nop			@ (mov r8, r8)
 8005ae0:	20000420 	.word	0x20000420

08005ae4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	af00      	add	r7, sp, #0
  return 1;
 8005ae8:	2301      	movs	r3, #1
}
 8005aea:	0018      	movs	r0, r3
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <_kill>:

int _kill(int pid, int sig)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005afa:	f008 f88d 	bl	800dc18 <__errno>
 8005afe:	0003      	movs	r3, r0
 8005b00:	2216      	movs	r2, #22
 8005b02:	601a      	str	r2, [r3, #0]
  return -1;
 8005b04:	2301      	movs	r3, #1
 8005b06:	425b      	negs	r3, r3
}
 8005b08:	0018      	movs	r0, r3
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	b002      	add	sp, #8
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <_exit>:

void _exit (int status)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005b18:	2301      	movs	r3, #1
 8005b1a:	425a      	negs	r2, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	0011      	movs	r1, r2
 8005b20:	0018      	movs	r0, r3
 8005b22:	f7ff ffe5 	bl	8005af0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005b26:	46c0      	nop			@ (mov r8, r8)
 8005b28:	e7fd      	b.n	8005b26 <_exit+0x16>

08005b2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b086      	sub	sp, #24
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	e00a      	b.n	8005b52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005b3c:	e000      	b.n	8005b40 <_read+0x16>
 8005b3e:	bf00      	nop
 8005b40:	0001      	movs	r1, r0
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	60ba      	str	r2, [r7, #8]
 8005b48:	b2ca      	uxtb	r2, r1
 8005b4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	617b      	str	r3, [r7, #20]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	dbf0      	blt.n	8005b3c <_read+0x12>
  }

  return len;
 8005b5a:	687b      	ldr	r3, [r7, #4]
}
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b006      	add	sp, #24
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b70:	2300      	movs	r3, #0
 8005b72:	617b      	str	r3, [r7, #20]
 8005b74:	e009      	b.n	8005b8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	1c5a      	adds	r2, r3, #1
 8005b7a:	60ba      	str	r2, [r7, #8]
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	0018      	movs	r0, r3
 8005b80:	e000      	b.n	8005b84 <_write+0x20>
 8005b82:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	3301      	adds	r3, #1
 8005b88:	617b      	str	r3, [r7, #20]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	dbf1      	blt.n	8005b76 <_write+0x12>
  }
  return len;
 8005b92:	687b      	ldr	r3, [r7, #4]
}
 8005b94:	0018      	movs	r0, r3
 8005b96:	46bd      	mov	sp, r7
 8005b98:	b006      	add	sp, #24
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <_close>:

int _close(int file)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	425b      	negs	r3, r3
}
 8005ba8:	0018      	movs	r0, r3
 8005baa:	46bd      	mov	sp, r7
 8005bac:	b002      	add	sp, #8
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2280      	movs	r2, #128	@ 0x80
 8005bbe:	0192      	lsls	r2, r2, #6
 8005bc0:	605a      	str	r2, [r3, #4]
  return 0;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b002      	add	sp, #8
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <_isatty>:

int _isatty(int file)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005bd4:	2301      	movs	r3, #1
}
 8005bd6:	0018      	movs	r0, r3
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	b002      	add	sp, #8
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b084      	sub	sp, #16
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	60f8      	str	r0, [r7, #12]
 8005be6:	60b9      	str	r1, [r7, #8]
 8005be8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	0018      	movs	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	b004      	add	sp, #16
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005bfc:	4a14      	ldr	r2, [pc, #80]	@ (8005c50 <_sbrk+0x5c>)
 8005bfe:	4b15      	ldr	r3, [pc, #84]	@ (8005c54 <_sbrk+0x60>)
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c08:	4b13      	ldr	r3, [pc, #76]	@ (8005c58 <_sbrk+0x64>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d102      	bne.n	8005c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005c10:	4b11      	ldr	r3, [pc, #68]	@ (8005c58 <_sbrk+0x64>)
 8005c12:	4a12      	ldr	r2, [pc, #72]	@ (8005c5c <_sbrk+0x68>)
 8005c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c16:	4b10      	ldr	r3, [pc, #64]	@ (8005c58 <_sbrk+0x64>)
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	18d3      	adds	r3, r2, r3
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d207      	bcs.n	8005c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005c24:	f007 fff8 	bl	800dc18 <__errno>
 8005c28:	0003      	movs	r3, r0
 8005c2a:	220c      	movs	r2, #12
 8005c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	425b      	negs	r3, r3
 8005c32:	e009      	b.n	8005c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005c34:	4b08      	ldr	r3, [pc, #32]	@ (8005c58 <_sbrk+0x64>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005c3a:	4b07      	ldr	r3, [pc, #28]	@ (8005c58 <_sbrk+0x64>)
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	18d2      	adds	r2, r2, r3
 8005c42:	4b05      	ldr	r3, [pc, #20]	@ (8005c58 <_sbrk+0x64>)
 8005c44:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005c46:	68fb      	ldr	r3, [r7, #12]
}
 8005c48:	0018      	movs	r0, r3
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b006      	add	sp, #24
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	20008000 	.word	0x20008000
 8005c54:	00000400 	.word	0x00000400
 8005c58:	200004b4 	.word	0x200004b4
 8005c5c:	200006f8 	.word	0x200006f8

08005c60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005c64:	4b11      	ldr	r3, [pc, #68]	@ (8005cac <SystemInit+0x4c>)
 8005c66:	2280      	movs	r2, #128	@ 0x80
 8005c68:	0512      	lsls	r2, r2, #20
 8005c6a:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8005c6c:	4a10      	ldr	r2, [pc, #64]	@ (8005cb0 <SystemInit+0x50>)
 8005c6e:	2380      	movs	r3, #128	@ 0x80
 8005c70:	58d2      	ldr	r2, [r2, r3]
 8005c72:	2380      	movs	r3, #128	@ 0x80
 8005c74:	025b      	lsls	r3, r3, #9
 8005c76:	401a      	ands	r2, r3
 8005c78:	2380      	movs	r3, #128	@ 0x80
 8005c7a:	025b      	lsls	r3, r3, #9
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d112      	bne.n	8005ca6 <SystemInit+0x46>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 8005c80:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb0 <SystemInit+0x50>)
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	22ff      	movs	r2, #255	@ 0xff
 8005c86:	4013      	ands	r3, r2
 8005c88:	2bcc      	cmp	r3, #204	@ 0xcc
 8005c8a:	d00c      	beq.n	8005ca6 <SystemInit+0x46>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8005c8c:	4b08      	ldr	r3, [pc, #32]	@ (8005cb0 <SystemInit+0x50>)
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	22ff      	movs	r2, #255	@ 0xff
 8005c92:	4013      	ands	r3, r2
 8005c94:	2baa      	cmp	r3, #170	@ 0xaa
 8005c96:	d006      	beq.n	8005ca6 <SystemInit+0x46>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8005c98:	4b05      	ldr	r3, [pc, #20]	@ (8005cb0 <SystemInit+0x50>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	4b04      	ldr	r3, [pc, #16]	@ (8005cb0 <SystemInit+0x50>)
 8005c9e:	2180      	movs	r1, #128	@ 0x80
 8005ca0:	02c9      	lsls	r1, r1, #11
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8005ca6:	46c0      	nop			@ (mov r8, r8)
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	e000ed00 	.word	0xe000ed00
 8005cb0:	40022000 	.word	0x40022000

08005cb4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005cb8:	4b22      	ldr	r3, [pc, #136]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cba:	4a23      	ldr	r2, [pc, #140]	@ (8005d48 <MX_USART2_UART_Init+0x94>)
 8005cbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8005cbe:	4b21      	ldr	r3, [pc, #132]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cc0:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <MX_USART2_UART_Init+0x98>)
 8005cc2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005cc4:	4b1f      	ldr	r3, [pc, #124]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005cca:	4b1e      	ldr	r3, [pc, #120]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005cd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cd8:	220c      	movs	r2, #12
 8005cda:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cdc:	4b19      	ldr	r3, [pc, #100]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ce2:	4b18      	ldr	r3, [pc, #96]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005ce8:	4b16      	ldr	r3, [pc, #88]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005cee:	4b15      	ldr	r3, [pc, #84]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cf4:	4b13      	ldr	r3, [pc, #76]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005cfa:	4b12      	ldr	r3, [pc, #72]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005cfc:	0018      	movs	r0, r3
 8005cfe:	f003 f931 	bl	8008f64 <HAL_UART_Init>
 8005d02:	1e03      	subs	r3, r0, #0
 8005d04:	d001      	beq.n	8005d0a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8005d06:	f7fe f87b 	bl	8003e00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f003 fdbe 	bl	8009890 <HAL_UARTEx_SetTxFifoThreshold>
 8005d14:	1e03      	subs	r3, r0, #0
 8005d16:	d001      	beq.n	8005d1c <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8005d18:	f7fe f872 	bl	8003e00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d1c:	4b09      	ldr	r3, [pc, #36]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005d1e:	2100      	movs	r1, #0
 8005d20:	0018      	movs	r0, r3
 8005d22:	f003 fdf5 	bl	8009910 <HAL_UARTEx_SetRxFifoThreshold>
 8005d26:	1e03      	subs	r3, r0, #0
 8005d28:	d001      	beq.n	8005d2e <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8005d2a:	f7fe f869 	bl	8003e00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005d2e:	4b05      	ldr	r3, [pc, #20]	@ (8005d44 <MX_USART2_UART_Init+0x90>)
 8005d30:	0018      	movs	r0, r3
 8005d32:	f003 fd73 	bl	800981c <HAL_UARTEx_DisableFifoMode>
 8005d36:	1e03      	subs	r3, r0, #0
 8005d38:	d001      	beq.n	8005d3e <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8005d3a:	f7fe f861 	bl	8003e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005d3e:	46c0      	nop			@ (mov r8, r8)
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	200004b8 	.word	0x200004b8
 8005d48:	40004400 	.word	0x40004400
 8005d4c:	000f4240 	.word	0x000f4240

08005d50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005d50:	b590      	push	{r4, r7, lr}
 8005d52:	b09b      	sub	sp, #108	@ 0x6c
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d58:	2354      	movs	r3, #84	@ 0x54
 8005d5a:	18fb      	adds	r3, r7, r3
 8005d5c:	0018      	movs	r0, r3
 8005d5e:	2314      	movs	r3, #20
 8005d60:	001a      	movs	r2, r3
 8005d62:	2100      	movs	r1, #0
 8005d64:	f007 fed6 	bl	800db14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d68:	2410      	movs	r4, #16
 8005d6a:	193b      	adds	r3, r7, r4
 8005d6c:	0018      	movs	r0, r3
 8005d6e:	2344      	movs	r3, #68	@ 0x44
 8005d70:	001a      	movs	r2, r3
 8005d72:	2100      	movs	r1, #0
 8005d74:	f007 fece 	bl	800db14 <memset>
  if(uartHandle->Instance==USART2)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a22      	ldr	r2, [pc, #136]	@ (8005e08 <HAL_UART_MspInit+0xb8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d13e      	bne.n	8005e00 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005d82:	193b      	adds	r3, r7, r4
 8005d84:	2202      	movs	r2, #2
 8005d86:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005d88:	193b      	adds	r3, r7, r4
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005d8e:	193b      	adds	r3, r7, r4
 8005d90:	0018      	movs	r0, r3
 8005d92:	f001 fe4d 	bl	8007a30 <HAL_RCCEx_PeriphCLKConfig>
 8005d96:	1e03      	subs	r3, r0, #0
 8005d98:	d001      	beq.n	8005d9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005d9a:	f7fe f831 	bl	8003e00 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005da0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005da2:	4b1a      	ldr	r3, [pc, #104]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005da4:	2180      	movs	r1, #128	@ 0x80
 8005da6:	0289      	lsls	r1, r1, #10
 8005da8:	430a      	orrs	r2, r1
 8005daa:	659a      	str	r2, [r3, #88]	@ 0x58
 8005dac:	4b17      	ldr	r3, [pc, #92]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005dae:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005db0:	2380      	movs	r3, #128	@ 0x80
 8005db2:	029b      	lsls	r3, r3, #10
 8005db4:	4013      	ands	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dba:	4b14      	ldr	r3, [pc, #80]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005dbc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005dbe:	4b13      	ldr	r3, [pc, #76]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005dc6:	4b11      	ldr	r3, [pc, #68]	@ (8005e0c <HAL_UART_MspInit+0xbc>)
 8005dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dca:	2201      	movs	r2, #1
 8005dcc:	4013      	ands	r3, r2
 8005dce:	60bb      	str	r3, [r7, #8]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005dd2:	2154      	movs	r1, #84	@ 0x54
 8005dd4:	187b      	adds	r3, r7, r1
 8005dd6:	220c      	movs	r2, #12
 8005dd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dda:	187b      	adds	r3, r7, r1
 8005ddc:	2202      	movs	r2, #2
 8005dde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005de0:	187b      	adds	r3, r7, r1
 8005de2:	2200      	movs	r2, #0
 8005de4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005de6:	187b      	adds	r3, r7, r1
 8005de8:	2200      	movs	r2, #0
 8005dea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005dec:	187b      	adds	r3, r7, r1
 8005dee:	2207      	movs	r2, #7
 8005df0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005df2:	187a      	adds	r2, r7, r1
 8005df4:	23a0      	movs	r3, #160	@ 0xa0
 8005df6:	05db      	lsls	r3, r3, #23
 8005df8:	0011      	movs	r1, r2
 8005dfa:	0018      	movs	r0, r3
 8005dfc:	f000 fdda 	bl	80069b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e00:	46c0      	nop			@ (mov r8, r8)
 8005e02:	46bd      	mov	sp, r7
 8005e04:	b01b      	add	sp, #108	@ 0x6c
 8005e06:	bd90      	pop	{r4, r7, pc}
 8005e08:	40004400 	.word	0x40004400
 8005e0c:	40021000 	.word	0x40021000

08005e10 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005e10:	480d      	ldr	r0, [pc, #52]	@ (8005e48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005e12:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005e14:	f7ff ff24 	bl	8005c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e18:	480c      	ldr	r0, [pc, #48]	@ (8005e4c <LoopForever+0x6>)
  ldr r1, =_edata
 8005e1a:	490d      	ldr	r1, [pc, #52]	@ (8005e50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8005e54 <LoopForever+0xe>)
  movs r3, #0
 8005e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e20:	e002      	b.n	8005e28 <LoopCopyDataInit>

08005e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e26:	3304      	adds	r3, #4

08005e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e2c:	d3f9      	bcc.n	8005e22 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8005e58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005e30:	4c0a      	ldr	r4, [pc, #40]	@ (8005e5c <LoopForever+0x16>)
  movs r3, #0
 8005e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e34:	e001      	b.n	8005e3a <LoopFillZerobss>

08005e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e38:	3204      	adds	r2, #4

08005e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e3c:	d3fb      	bcc.n	8005e36 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005e3e:	f007 fef1 	bl	800dc24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005e42:	f7fd fc8d 	bl	8003760 <main>

08005e46 <LoopForever>:

LoopForever:
  b LoopForever
 8005e46:	e7fe      	b.n	8005e46 <LoopForever>
  ldr   r0, =_estack
 8005e48:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e50:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 8005e54:	0801b798 	.word	0x0801b798
  ldr r2, =_sbss
 8005e58:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8005e5c:	200006f4 	.word	0x200006f4

08005e60 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005e60:	e7fe      	b.n	8005e60 <ADC_COMP1_2_IRQHandler>

08005e62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b082      	sub	sp, #8
 8005e66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005e68:	1dfb      	adds	r3, r7, #7
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e6e:	2003      	movs	r0, #3
 8005e70:	f000 f80e 	bl	8005e90 <HAL_InitTick>
 8005e74:	1e03      	subs	r3, r0, #0
 8005e76:	d003      	beq.n	8005e80 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8005e78:	1dfb      	adds	r3, r7, #7
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	701a      	strb	r2, [r3, #0]
 8005e7e:	e001      	b.n	8005e84 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005e80:	f7ff fde6 	bl	8005a50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005e84:	1dfb      	adds	r3, r7, #7
 8005e86:	781b      	ldrb	r3, [r3, #0]
}
 8005e88:	0018      	movs	r0, r3
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b002      	add	sp, #8
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e90:	b590      	push	{r4, r7, lr}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005e98:	230f      	movs	r3, #15
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8005ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <HAL_InitTick+0x88>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d02b      	beq.n	8005f00 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8005f1c <HAL_InitTick+0x8c>)
 8005eaa:	681c      	ldr	r4, [r3, #0]
 8005eac:	4b1a      	ldr	r3, [pc, #104]	@ (8005f18 <HAL_InitTick+0x88>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	0019      	movs	r1, r3
 8005eb2:	23fa      	movs	r3, #250	@ 0xfa
 8005eb4:	0098      	lsls	r0, r3, #2
 8005eb6:	f7fa f943 	bl	8000140 <__udivsi3>
 8005eba:	0003      	movs	r3, r0
 8005ebc:	0019      	movs	r1, r3
 8005ebe:	0020      	movs	r0, r4
 8005ec0:	f7fa f93e 	bl	8000140 <__udivsi3>
 8005ec4:	0003      	movs	r3, r0
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f000 fd67 	bl	800699a <HAL_SYSTICK_Config>
 8005ecc:	1e03      	subs	r3, r0, #0
 8005ece:	d112      	bne.n	8005ef6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b03      	cmp	r3, #3
 8005ed4:	d80a      	bhi.n	8005eec <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	2301      	movs	r3, #1
 8005eda:	425b      	negs	r3, r3
 8005edc:	2200      	movs	r2, #0
 8005ede:	0018      	movs	r0, r3
 8005ee0:	f000 fd36 	bl	8006950 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8005f20 <HAL_InitTick+0x90>)
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	e00d      	b.n	8005f08 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005eec:	230f      	movs	r3, #15
 8005eee:	18fb      	adds	r3, r7, r3
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	e008      	b.n	8005f08 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005ef6:	230f      	movs	r3, #15
 8005ef8:	18fb      	adds	r3, r7, r3
 8005efa:	2201      	movs	r2, #1
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	e003      	b.n	8005f08 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f00:	230f      	movs	r3, #15
 8005f02:	18fb      	adds	r3, r7, r3
 8005f04:	2201      	movs	r2, #1
 8005f06:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005f08:	230f      	movs	r3, #15
 8005f0a:	18fb      	adds	r3, r7, r3
 8005f0c:	781b      	ldrb	r3, [r3, #0]
}
 8005f0e:	0018      	movs	r0, r3
 8005f10:	46bd      	mov	sp, r7
 8005f12:	b005      	add	sp, #20
 8005f14:	bd90      	pop	{r4, r7, pc}
 8005f16:	46c0      	nop			@ (mov r8, r8)
 8005f18:	2000000c 	.word	0x2000000c
 8005f1c:	20000004 	.word	0x20000004
 8005f20:	20000008 	.word	0x20000008

08005f24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f28:	4b04      	ldr	r3, [pc, #16]	@ (8005f3c <HAL_IncTick+0x18>)
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <HAL_IncTick+0x1c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	18d2      	adds	r2, r2, r3
 8005f32:	4b02      	ldr	r3, [pc, #8]	@ (8005f3c <HAL_IncTick+0x18>)
 8005f34:	601a      	str	r2, [r3, #0]
}
 8005f36:	46c0      	nop			@ (mov r8, r8)
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	2000054c 	.word	0x2000054c
 8005f40:	2000000c 	.word	0x2000000c

08005f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  return uwTick;
 8005f48:	4b02      	ldr	r3, [pc, #8]	@ (8005f54 <HAL_GetTick+0x10>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
}
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	46c0      	nop			@ (mov r8, r8)
 8005f54:	2000054c 	.word	0x2000054c

08005f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005f60:	f7ff fff0 	bl	8005f44 <HAL_GetTick>
 8005f64:	0003      	movs	r3, r0
 8005f66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	3301      	adds	r3, #1
 8005f70:	d004      	beq.n	8005f7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005f72:	4b09      	ldr	r3, [pc, #36]	@ (8005f98 <HAL_Delay+0x40>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	18d3      	adds	r3, r2, r3
 8005f7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005f7c:	46c0      	nop			@ (mov r8, r8)
 8005f7e:	f7ff ffe1 	bl	8005f44 <HAL_GetTick>
 8005f82:	0002      	movs	r2, r0
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d8f7      	bhi.n	8005f7e <HAL_Delay+0x26>
  {
  }
}
 8005f8e:	46c0      	nop			@ (mov r8, r8)
 8005f90:	46c0      	nop			@ (mov r8, r8)
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b004      	add	sp, #16
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	2000000c 	.word	0x2000000c

08005f9c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8005fa0:	4b04      	ldr	r3, [pc, #16]	@ (8005fb4 <HAL_SuspendTick+0x18>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	4b03      	ldr	r3, [pc, #12]	@ (8005fb4 <HAL_SuspendTick+0x18>)
 8005fa6:	2102      	movs	r1, #2
 8005fa8:	438a      	bics	r2, r1
 8005faa:	601a      	str	r2, [r3, #0]
}
 8005fac:	46c0      	nop			@ (mov r8, r8)
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	46c0      	nop			@ (mov r8, r8)
 8005fb4:	e000e010 	.word	0xe000e010

08005fb8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8005fbc:	4b04      	ldr	r3, [pc, #16]	@ (8005fd0 <HAL_ResumeTick+0x18>)
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	4b03      	ldr	r3, [pc, #12]	@ (8005fd0 <HAL_ResumeTick+0x18>)
 8005fc2:	2102      	movs	r1, #2
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	601a      	str	r2, [r3, #0]
}
 8005fc8:	46c0      	nop			@ (mov r8, r8)
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	46c0      	nop			@ (mov r8, r8)
 8005fd0:	e000e010 	.word	0xe000e010

08005fd4 <LL_ADC_SetCommonPathInternalCh>:
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a05      	ldr	r2, [pc, #20]	@ (8005ff8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8005fe4:	401a      	ands	r2, r3
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	601a      	str	r2, [r3, #0]
}
 8005fee:	46c0      	nop			@ (mov r8, r8)
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	b002      	add	sp, #8
 8005ff4:	bd80      	pop	{r7, pc}
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	fe3fffff 	.word	0xfe3fffff

08005ffc <LL_ADC_GetCommonPathInternalCh>:
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	23e0      	movs	r3, #224	@ 0xe0
 800600a:	045b      	lsls	r3, r3, #17
 800600c:	4013      	ands	r3, r2
}
 800600e:	0018      	movs	r0, r3
 8006010:	46bd      	mov	sp, r7
 8006012:	b002      	add	sp, #8
 8006014:	bd80      	pop	{r7, pc}

08006016 <LL_ADC_SetSamplingTimeCommonChannels>:
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	2104      	movs	r1, #4
 800602a:	400a      	ands	r2, r1
 800602c:	2107      	movs	r1, #7
 800602e:	4091      	lsls	r1, r2
 8006030:	000a      	movs	r2, r1
 8006032:	43d2      	mvns	r2, r2
 8006034:	401a      	ands	r2, r3
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2104      	movs	r1, #4
 800603a:	400b      	ands	r3, r1
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	4099      	lsls	r1, r3
 8006040:	000b      	movs	r3, r1
 8006042:	431a      	orrs	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	615a      	str	r2, [r3, #20]
}
 8006048:	46c0      	nop			@ (mov r8, r8)
 800604a:	46bd      	mov	sp, r7
 800604c:	b004      	add	sp, #16
 800604e:	bd80      	pop	{r7, pc}

08006050 <LL_ADC_GetSamplingTimeCommonChannels>:
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	683a      	ldr	r2, [r7, #0]
 8006060:	2104      	movs	r1, #4
 8006062:	400a      	ands	r2, r1
 8006064:	2107      	movs	r1, #7
 8006066:	4091      	lsls	r1, r2
 8006068:	000a      	movs	r2, r1
 800606a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	2104      	movs	r1, #4
 8006070:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8006072:	40da      	lsrs	r2, r3
 8006074:	0013      	movs	r3, r2
}
 8006076:	0018      	movs	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	b002      	add	sp, #8
 800607c:	bd80      	pop	{r7, pc}

0800607e <LL_ADC_REG_SetSequencerRanks>:
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CHSELR,
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	211f      	movs	r1, #31
 8006092:	400a      	ands	r2, r1
 8006094:	210f      	movs	r1, #15
 8006096:	4091      	lsls	r1, r2
 8006098:	000a      	movs	r2, r1
 800609a:	43d2      	mvns	r2, r2
 800609c:	401a      	ands	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	0e9b      	lsrs	r3, r3, #26
 80060a2:	210f      	movs	r1, #15
 80060a4:	4019      	ands	r1, r3
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	201f      	movs	r0, #31
 80060aa:	4003      	ands	r3, r0
 80060ac:	4099      	lsls	r1, r3
 80060ae:	000b      	movs	r3, r1
 80060b0:	431a      	orrs	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80060b6:	46c0      	nop			@ (mov r8, r8)
 80060b8:	46bd      	mov	sp, r7
 80060ba:	b004      	add	sp, #16
 80060bc:	bd80      	pop	{r7, pc}

080060be <LL_ADC_REG_SetSequencerChAdd>:
{
 80060be:	b580      	push	{r7, lr}
 80060c0:	b082      	sub	sp, #8
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	025b      	lsls	r3, r3, #9
 80060d0:	0a5b      	lsrs	r3, r3, #9
 80060d2:	431a      	orrs	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80060d8:	46c0      	nop			@ (mov r8, r8)
 80060da:	46bd      	mov	sp, r7
 80060dc:	b002      	add	sp, #8
 80060de:	bd80      	pop	{r7, pc}

080060e0 <LL_ADC_REG_SetSequencerChRem>:
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	0252      	lsls	r2, r2, #9
 80060f2:	0a52      	lsrs	r2, r2, #9
 80060f4:	43d2      	mvns	r2, r2
 80060f6:	401a      	ands	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80060fc:	46c0      	nop			@ (mov r8, r8)
 80060fe:	46bd      	mov	sp, r7
 8006100:	b002      	add	sp, #8
 8006102:	bd80      	pop	{r7, pc}

08006104 <LL_ADC_SetChannelSamplingTime>:
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	0212      	lsls	r2, r2, #8
 8006118:	43d2      	mvns	r2, r2
 800611a:	401a      	ands	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	021b      	lsls	r3, r3, #8
 8006120:	6879      	ldr	r1, [r7, #4]
 8006122:	400b      	ands	r3, r1
 8006124:	4904      	ldr	r1, [pc, #16]	@ (8006138 <LL_ADC_SetChannelSamplingTime+0x34>)
 8006126:	400b      	ands	r3, r1
 8006128:	431a      	orrs	r2, r3
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	615a      	str	r2, [r3, #20]
}
 800612e:	46c0      	nop			@ (mov r8, r8)
 8006130:	46bd      	mov	sp, r7
 8006132:	b004      	add	sp, #16
 8006134:	bd80      	pop	{r7, pc}
 8006136:	46c0      	nop			@ (mov r8, r8)
 8006138:	7fffff00 	.word	0x7fffff00

0800613c <LL_ADC_EnableInternalRegulator>:
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	4a05      	ldr	r2, [pc, #20]	@ (8006160 <LL_ADC_EnableInternalRegulator+0x24>)
 800614a:	4013      	ands	r3, r2
 800614c:	2280      	movs	r2, #128	@ 0x80
 800614e:	0552      	lsls	r2, r2, #21
 8006150:	431a      	orrs	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	609a      	str	r2, [r3, #8]
}
 8006156:	46c0      	nop			@ (mov r8, r8)
 8006158:	46bd      	mov	sp, r7
 800615a:	b002      	add	sp, #8
 800615c:	bd80      	pop	{r7, pc}
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	6fffffe8 	.word	0x6fffffe8

08006164 <LL_ADC_IsInternalRegulatorEnabled>:
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689a      	ldr	r2, [r3, #8]
 8006170:	2380      	movs	r3, #128	@ 0x80
 8006172:	055b      	lsls	r3, r3, #21
 8006174:	401a      	ands	r2, r3
 8006176:	2380      	movs	r3, #128	@ 0x80
 8006178:	055b      	lsls	r3, r3, #21
 800617a:	429a      	cmp	r2, r3
 800617c:	d101      	bne.n	8006182 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800617e:	2301      	movs	r3, #1
 8006180:	e000      	b.n	8006184 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8006182:	2300      	movs	r3, #0
}
 8006184:	0018      	movs	r0, r3
 8006186:	46bd      	mov	sp, r7
 8006188:	b002      	add	sp, #8
 800618a:	bd80      	pop	{r7, pc}

0800618c <LL_ADC_IsEnabled>:
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	2201      	movs	r2, #1
 800619a:	4013      	ands	r3, r2
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <LL_ADC_IsEnabled+0x18>
 80061a0:	2301      	movs	r3, #1
 80061a2:	e000      	b.n	80061a6 <LL_ADC_IsEnabled+0x1a>
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	0018      	movs	r0, r3
 80061a8:	46bd      	mov	sp, r7
 80061aa:	b002      	add	sp, #8
 80061ac:	bd80      	pop	{r7, pc}

080061ae <LL_ADC_REG_IsConversionOngoing>:
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b082      	sub	sp, #8
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	2204      	movs	r2, #4
 80061bc:	4013      	ands	r3, r2
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d101      	bne.n	80061c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	0018      	movs	r0, r3
 80061ca:	46bd      	mov	sp, r7
 80061cc:	b002      	add	sp, #8
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b088      	sub	sp, #32
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061d8:	231f      	movs	r3, #31
 80061da:	18fb      	adds	r3, r7, r3
 80061dc:	2200      	movs	r2, #0
 80061de:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80061e0:	2300      	movs	r3, #0
 80061e2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80061e4:	2300      	movs	r3, #0
 80061e6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80061e8:	2300      	movs	r3, #0
 80061ea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e17f      	b.n	80064f6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10a      	bne.n	8006214 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	0018      	movs	r0, r3
 8006202:	f7fd f85f 	bl	80032c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2254      	movs	r2, #84	@ 0x54
 8006210:	2100      	movs	r1, #0
 8006212:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	0018      	movs	r0, r3
 800621a:	f7ff ffa3 	bl	8006164 <LL_ADC_IsInternalRegulatorEnabled>
 800621e:	1e03      	subs	r3, r0, #0
 8006220:	d115      	bne.n	800624e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	0018      	movs	r0, r3
 8006228:	f7ff ff88 	bl	800613c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800622c:	4bb4      	ldr	r3, [pc, #720]	@ (8006500 <HAL_ADC_Init+0x330>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	49b4      	ldr	r1, [pc, #720]	@ (8006504 <HAL_ADC_Init+0x334>)
 8006232:	0018      	movs	r0, r3
 8006234:	f7f9 ff84 	bl	8000140 <__udivsi3>
 8006238:	0003      	movs	r3, r0
 800623a:	3301      	adds	r3, #1
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006240:	e002      	b.n	8006248 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	3b01      	subs	r3, #1
 8006246:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1f9      	bne.n	8006242 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	0018      	movs	r0, r3
 8006254:	f7ff ff86 	bl	8006164 <LL_ADC_IsInternalRegulatorEnabled>
 8006258:	1e03      	subs	r3, r0, #0
 800625a:	d10f      	bne.n	800627c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006260:	2210      	movs	r2, #16
 8006262:	431a      	orrs	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800626c:	2201      	movs	r2, #1
 800626e:	431a      	orrs	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006274:	231f      	movs	r3, #31
 8006276:	18fb      	adds	r3, r7, r3
 8006278:	2201      	movs	r2, #1
 800627a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	0018      	movs	r0, r3
 8006282:	f7ff ff94 	bl	80061ae <LL_ADC_REG_IsConversionOngoing>
 8006286:	0003      	movs	r3, r0
 8006288:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800628e:	2210      	movs	r2, #16
 8006290:	4013      	ands	r3, r2
 8006292:	d000      	beq.n	8006296 <HAL_ADC_Init+0xc6>
 8006294:	e122      	b.n	80064dc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d000      	beq.n	800629e <HAL_ADC_Init+0xce>
 800629c:	e11e      	b.n	80064dc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a2:	4a99      	ldr	r2, [pc, #612]	@ (8006508 <HAL_ADC_Init+0x338>)
 80062a4:	4013      	ands	r3, r2
 80062a6:	2202      	movs	r2, #2
 80062a8:	431a      	orrs	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	0018      	movs	r0, r3
 80062b4:	f7ff ff6a 	bl	800618c <LL_ADC_IsEnabled>
 80062b8:	1e03      	subs	r3, r0, #0
 80062ba:	d000      	beq.n	80062be <HAL_ADC_Init+0xee>
 80062bc:	e0ad      	b.n	800641a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	7e1b      	ldrb	r3, [r3, #24]
 80062c6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80062c8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	7e5b      	ldrb	r3, [r3, #25]
 80062ce:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80062d0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	7e9b      	ldrb	r3, [r3, #26]
 80062d6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80062d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d002      	beq.n	80062e8 <HAL_ADC_Init+0x118>
 80062e2:	2380      	movs	r3, #128	@ 0x80
 80062e4:	015b      	lsls	r3, r3, #5
 80062e6:	e000      	b.n	80062ea <HAL_ADC_Init+0x11a>
 80062e8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80062ea:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80062f0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	da04      	bge.n	8006304 <HAL_ADC_Init+0x134>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	691b      	ldr	r3, [r3, #16]
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	085b      	lsrs	r3, r3, #1
 8006302:	e001      	b.n	8006308 <HAL_ADC_Init+0x138>
 8006304:	2380      	movs	r3, #128	@ 0x80
 8006306:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8006308:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	212c      	movs	r1, #44	@ 0x2c
 800630e:	5c5b      	ldrb	r3, [r3, r1]
 8006310:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006312:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	4313      	orrs	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2220      	movs	r2, #32
 800631e:	5c9b      	ldrb	r3, [r3, r2]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d115      	bne.n	8006350 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	7e9b      	ldrb	r3, [r3, #26]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d105      	bne.n	8006338 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2280      	movs	r2, #128	@ 0x80
 8006330:	0252      	lsls	r2, r2, #9
 8006332:	4313      	orrs	r3, r2
 8006334:	61bb      	str	r3, [r7, #24]
 8006336:	e00b      	b.n	8006350 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633c:	2220      	movs	r2, #32
 800633e:	431a      	orrs	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006348:	2201      	movs	r2, #1
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00a      	beq.n	800636e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800635c:	23e0      	movs	r3, #224	@ 0xe0
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006366:	4313      	orrs	r3, r2
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	4313      	orrs	r3, r2
 800636c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	4a65      	ldr	r2, [pc, #404]	@ (800650c <HAL_ADC_Init+0x33c>)
 8006376:	4013      	ands	r3, r2
 8006378:	0019      	movs	r1, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	430a      	orrs	r2, r1
 8006382:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	0f9b      	lsrs	r3, r3, #30
 800638a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006390:	4313      	orrs	r3, r2
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	4313      	orrs	r3, r2
 8006396:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	223c      	movs	r2, #60	@ 0x3c
 800639c:	5c9b      	ldrb	r3, [r3, r2]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d111      	bne.n	80063c6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	0f9b      	lsrs	r3, r3, #30
 80063a8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80063ae:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80063b4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80063ba:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	2201      	movs	r2, #1
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	4a50      	ldr	r2, [pc, #320]	@ (8006510 <HAL_ADC_Init+0x340>)
 80063ce:	4013      	ands	r3, r2
 80063d0:	0019      	movs	r1, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	430a      	orrs	r2, r1
 80063da:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	23c0      	movs	r3, #192	@ 0xc0
 80063e2:	061b      	lsls	r3, r3, #24
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d018      	beq.n	800641a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80063ec:	2380      	movs	r3, #128	@ 0x80
 80063ee:	05db      	lsls	r3, r3, #23
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d012      	beq.n	800641a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80063f8:	2380      	movs	r3, #128	@ 0x80
 80063fa:	061b      	lsls	r3, r3, #24
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d00c      	beq.n	800641a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8006400:	4b44      	ldr	r3, [pc, #272]	@ (8006514 <HAL_ADC_Init+0x344>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a44      	ldr	r2, [pc, #272]	@ (8006518 <HAL_ADC_Init+0x348>)
 8006406:	4013      	ands	r3, r2
 8006408:	0019      	movs	r1, r3
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	23f0      	movs	r3, #240	@ 0xf0
 8006410:	039b      	lsls	r3, r3, #14
 8006412:	401a      	ands	r2, r3
 8006414:	4b3f      	ldr	r3, [pc, #252]	@ (8006514 <HAL_ADC_Init+0x344>)
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6818      	ldr	r0, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006422:	001a      	movs	r2, r3
 8006424:	2100      	movs	r1, #0
 8006426:	f7ff fdf6 	bl	8006016 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006432:	493a      	ldr	r1, [pc, #232]	@ (800651c <HAL_ADC_Init+0x34c>)
 8006434:	001a      	movs	r2, r3
 8006436:	f7ff fdee 	bl	8006016 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d109      	bne.n	8006456 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2110      	movs	r1, #16
 800644e:	4249      	negs	r1, r1
 8006450:	430a      	orrs	r2, r1
 8006452:	629a      	str	r2, [r3, #40]	@ 0x28
 8006454:	e018      	b.n	8006488 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	691a      	ldr	r2, [r3, #16]
 800645a:	2380      	movs	r3, #128	@ 0x80
 800645c:	039b      	lsls	r3, r3, #14
 800645e:	429a      	cmp	r2, r3
 8006460:	d112      	bne.n	8006488 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	69db      	ldr	r3, [r3, #28]
 800646c:	3b01      	subs	r3, #1
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	221c      	movs	r2, #28
 8006472:	4013      	ands	r3, r2
 8006474:	2210      	movs	r2, #16
 8006476:	4252      	negs	r2, r2
 8006478:	409a      	lsls	r2, r3
 800647a:	0011      	movs	r1, r2
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	430a      	orrs	r2, r1
 8006486:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2100      	movs	r1, #0
 800648e:	0018      	movs	r0, r3
 8006490:	f7ff fdde 	bl	8006050 <LL_ADC_GetSamplingTimeCommonChannels>
 8006494:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800649a:	429a      	cmp	r2, r3
 800649c:	d10b      	bne.n	80064b6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a8:	2203      	movs	r2, #3
 80064aa:	4393      	bics	r3, r2
 80064ac:	2201      	movs	r2, #1
 80064ae:	431a      	orrs	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80064b4:	e01c      	b.n	80064f0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ba:	2212      	movs	r2, #18
 80064bc:	4393      	bics	r3, r2
 80064be:	2210      	movs	r2, #16
 80064c0:	431a      	orrs	r2, r3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ca:	2201      	movs	r2, #1
 80064cc:	431a      	orrs	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80064d2:	231f      	movs	r3, #31
 80064d4:	18fb      	adds	r3, r7, r3
 80064d6:	2201      	movs	r2, #1
 80064d8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80064da:	e009      	b.n	80064f0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064e0:	2210      	movs	r2, #16
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80064e8:	231f      	movs	r3, #31
 80064ea:	18fb      	adds	r3, r7, r3
 80064ec:	2201      	movs	r2, #1
 80064ee:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80064f0:	231f      	movs	r3, #31
 80064f2:	18fb      	adds	r3, r7, r3
 80064f4:	781b      	ldrb	r3, [r3, #0]
}
 80064f6:	0018      	movs	r0, r3
 80064f8:	46bd      	mov	sp, r7
 80064fa:	b008      	add	sp, #32
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	46c0      	nop			@ (mov r8, r8)
 8006500:	20000004 	.word	0x20000004
 8006504:	00030d40 	.word	0x00030d40
 8006508:	fffffefd 	.word	0xfffffefd
 800650c:	ffde0201 	.word	0xffde0201
 8006510:	1ffffc02 	.word	0x1ffffc02
 8006514:	40012708 	.word	0x40012708
 8006518:	ffc3ffff 	.word	0xffc3ffff
 800651c:	7fffff04 	.word	0x7fffff04

08006520 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006520:	b590      	push	{r4, r7, lr}
 8006522:	b08b      	sub	sp, #44	@ 0x2c
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800652a:	2327      	movs	r3, #39	@ 0x27
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	2200      	movs	r2, #0
 8006530:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006532:	2300      	movs	r3, #0
 8006534:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2254      	movs	r2, #84	@ 0x54
 800653a:	5c9b      	ldrb	r3, [r3, r2]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d101      	bne.n	8006544 <HAL_ADC_ConfigChannel+0x24>
 8006540:	2302      	movs	r3, #2
 8006542:	e141      	b.n	80067c8 <HAL_ADC_ConfigChannel+0x2a8>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2254      	movs	r2, #84	@ 0x54
 8006548:	2101      	movs	r1, #1
 800654a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	0018      	movs	r0, r3
 8006552:	f7ff fe2c 	bl	80061ae <LL_ADC_REG_IsConversionOngoing>
 8006556:	1e03      	subs	r3, r0, #0
 8006558:	d000      	beq.n	800655c <HAL_ADC_ConfigChannel+0x3c>
 800655a:	e124      	b.n	80067a6 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d100      	bne.n	8006566 <HAL_ADC_ConfigChannel+0x46>
 8006564:	e0d8      	b.n	8006718 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	2380      	movs	r3, #128	@ 0x80
 800656c:	061b      	lsls	r3, r3, #24
 800656e:	429a      	cmp	r2, r3
 8006570:	d004      	beq.n	800657c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006576:	4a96      	ldr	r2, [pc, #600]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2b0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d108      	bne.n	800658e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	0019      	movs	r1, r3
 8006586:	0010      	movs	r0, r2
 8006588:	f7ff fd99 	bl	80060be <LL_ADC_REG_SetSequencerChAdd>
 800658c:	e060      	b.n	8006650 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	211f      	movs	r1, #31
 8006598:	400b      	ands	r3, r1
 800659a:	210f      	movs	r1, #15
 800659c:	4099      	lsls	r1, r3
 800659e:	000b      	movs	r3, r1
 80065a0:	43db      	mvns	r3, r3
 80065a2:	4013      	ands	r3, r2
 80065a4:	001c      	movs	r4, r3
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	025b      	lsls	r3, r3, #9
 80065ac:	0a5b      	lsrs	r3, r3, #9
 80065ae:	d105      	bne.n	80065bc <HAL_ADC_ConfigChannel+0x9c>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	0e9b      	lsrs	r3, r3, #26
 80065b6:	221f      	movs	r2, #31
 80065b8:	401a      	ands	r2, r3
 80065ba:	e02e      	b.n	800661a <HAL_ADC_ConfigChannel+0xfa>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 80065c2:	231f      	movs	r3, #31
 80065c4:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80065ca:	69bb      	ldr	r3, [r7, #24]
 80065cc:	085b      	lsrs	r3, r3, #1
 80065ce:	61bb      	str	r3, [r7, #24]
 80065d0:	e00e      	b.n	80065f0 <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	005b      	lsls	r3, r3, #1
 80065d6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	2201      	movs	r2, #1
 80065dc:	4013      	ands	r3, r2
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	613b      	str	r3, [r7, #16]
    s--;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	3b01      	subs	r3, #1
 80065e8:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	085b      	lsrs	r3, r3, #1
 80065ee:	61bb      	str	r3, [r7, #24]
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1ed      	bne.n	80065d2 <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	409a      	lsls	r2, r3
 80065fc:	0013      	movs	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
  return result;
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 800660a:	2320      	movs	r3, #32
 800660c:	e004      	b.n	8006618 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 800660e:	69f8      	ldr	r0, [r7, #28]
 8006610:	f7f9 ff4a 	bl	80004a8 <__clzsi2>
 8006614:	0003      	movs	r3, r0
 8006616:	b2db      	uxtb	r3, r3
 8006618:	001a      	movs	r2, r3
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	211f      	movs	r1, #31
 8006620:	400b      	ands	r3, r1
 8006622:	409a      	lsls	r2, r3
 8006624:	0013      	movs	r3, r2
 8006626:	0022      	movs	r2, r4
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	089b      	lsrs	r3, r3, #2
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	429a      	cmp	r2, r3
 800663c:	d808      	bhi.n	8006650 <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6818      	ldr	r0, [r3, #0]
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	6859      	ldr	r1, [r3, #4]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	001a      	movs	r2, r3
 800664c:	f7ff fd17 	bl	800607e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6818      	ldr	r0, [r3, #0]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	6819      	ldr	r1, [r3, #0]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	001a      	movs	r2, r3
 800665e:	f7ff fd51 	bl	8006104 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	db00      	blt.n	800666c <HAL_ADC_ConfigChannel+0x14c>
 800666a:	e0a6      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800666c:	4b59      	ldr	r3, [pc, #356]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 800666e:	0018      	movs	r0, r3
 8006670:	f7ff fcc4 	bl	8005ffc <LL_ADC_GetCommonPathInternalCh>
 8006674:	0003      	movs	r3, r0
 8006676:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a56      	ldr	r2, [pc, #344]	@ (80067d8 <HAL_ADC_ConfigChannel+0x2b8>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d122      	bne.n	80066c8 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006682:	6a3a      	ldr	r2, [r7, #32]
 8006684:	2380      	movs	r3, #128	@ 0x80
 8006686:	041b      	lsls	r3, r3, #16
 8006688:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800668a:	d11d      	bne.n	80066c8 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	2280      	movs	r2, #128	@ 0x80
 8006690:	0412      	lsls	r2, r2, #16
 8006692:	4313      	orrs	r3, r2
 8006694:	4a4f      	ldr	r2, [pc, #316]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 8006696:	0019      	movs	r1, r3
 8006698:	0010      	movs	r0, r2
 800669a:	f7ff fc9b 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800669e:	4b4f      	ldr	r3, [pc, #316]	@ (80067dc <HAL_ADC_ConfigChannel+0x2bc>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	494f      	ldr	r1, [pc, #316]	@ (80067e0 <HAL_ADC_ConfigChannel+0x2c0>)
 80066a4:	0018      	movs	r0, r3
 80066a6:	f7f9 fd4b 	bl	8000140 <__udivsi3>
 80066aa:	0003      	movs	r3, r0
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	0013      	movs	r3, r2
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	189b      	adds	r3, r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80066b8:	e002      	b.n	80066c0 <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	3b01      	subs	r3, #1
 80066be:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1f9      	bne.n	80066ba <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80066c6:	e078      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a45      	ldr	r2, [pc, #276]	@ (80067e4 <HAL_ADC_ConfigChannel+0x2c4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d10e      	bne.n	80066f0 <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80066d2:	6a3a      	ldr	r2, [r7, #32]
 80066d4:	2380      	movs	r3, #128	@ 0x80
 80066d6:	045b      	lsls	r3, r3, #17
 80066d8:	4013      	ands	r3, r2
 80066da:	d109      	bne.n	80066f0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	2280      	movs	r2, #128	@ 0x80
 80066e0:	0452      	lsls	r2, r2, #17
 80066e2:	4313      	orrs	r3, r2
 80066e4:	4a3b      	ldr	r2, [pc, #236]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 80066e6:	0019      	movs	r1, r3
 80066e8:	0010      	movs	r0, r2
 80066ea:	f7ff fc73 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
 80066ee:	e064      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a3c      	ldr	r2, [pc, #240]	@ (80067e8 <HAL_ADC_ConfigChannel+0x2c8>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d15f      	bne.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80066fa:	6a3a      	ldr	r2, [r7, #32]
 80066fc:	2380      	movs	r3, #128	@ 0x80
 80066fe:	03db      	lsls	r3, r3, #15
 8006700:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006702:	d15a      	bne.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006704:	6a3b      	ldr	r3, [r7, #32]
 8006706:	2280      	movs	r2, #128	@ 0x80
 8006708:	03d2      	lsls	r2, r2, #15
 800670a:	4313      	orrs	r3, r2
 800670c:	4a31      	ldr	r2, [pc, #196]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 800670e:	0019      	movs	r1, r3
 8006710:	0010      	movs	r0, r2
 8006712:	f7ff fc5f 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
 8006716:	e050      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	2380      	movs	r3, #128	@ 0x80
 800671e:	061b      	lsls	r3, r3, #24
 8006720:	429a      	cmp	r2, r3
 8006722:	d004      	beq.n	800672e <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006728:	4a29      	ldr	r2, [pc, #164]	@ (80067d0 <HAL_ADC_ConfigChannel+0x2b0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d107      	bne.n	800673e <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	0019      	movs	r1, r3
 8006738:	0010      	movs	r0, r2
 800673a:	f7ff fcd1 	bl	80060e0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	da39      	bge.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006746:	4b23      	ldr	r3, [pc, #140]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 8006748:	0018      	movs	r0, r3
 800674a:	f7ff fc57 	bl	8005ffc <LL_ADC_GetCommonPathInternalCh>
 800674e:	0003      	movs	r3, r0
 8006750:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a20      	ldr	r2, [pc, #128]	@ (80067d8 <HAL_ADC_ConfigChannel+0x2b8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d108      	bne.n	800676e <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	4a23      	ldr	r2, [pc, #140]	@ (80067ec <HAL_ADC_ConfigChannel+0x2cc>)
 8006760:	4013      	ands	r3, r2
 8006762:	4a1c      	ldr	r2, [pc, #112]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 8006764:	0019      	movs	r1, r3
 8006766:	0010      	movs	r0, r2
 8006768:	f7ff fc34 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
 800676c:	e025      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a1c      	ldr	r2, [pc, #112]	@ (80067e4 <HAL_ADC_ConfigChannel+0x2c4>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d108      	bne.n	800678a <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <HAL_ADC_ConfigChannel+0x2d0>)
 800677c:	4013      	ands	r3, r2
 800677e:	4a15      	ldr	r2, [pc, #84]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 8006780:	0019      	movs	r1, r3
 8006782:	0010      	movs	r0, r2
 8006784:	f7ff fc26 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
 8006788:	e017      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a16      	ldr	r2, [pc, #88]	@ (80067e8 <HAL_ADC_ConfigChannel+0x2c8>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d112      	bne.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006794:	6a3b      	ldr	r3, [r7, #32]
 8006796:	4a17      	ldr	r2, [pc, #92]	@ (80067f4 <HAL_ADC_ConfigChannel+0x2d4>)
 8006798:	4013      	ands	r3, r2
 800679a:	4a0e      	ldr	r2, [pc, #56]	@ (80067d4 <HAL_ADC_ConfigChannel+0x2b4>)
 800679c:	0019      	movs	r1, r3
 800679e:	0010      	movs	r0, r2
 80067a0:	f7ff fc18 	bl	8005fd4 <LL_ADC_SetCommonPathInternalCh>
 80067a4:	e009      	b.n	80067ba <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067aa:	2220      	movs	r2, #32
 80067ac:	431a      	orrs	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80067b2:	2327      	movs	r3, #39	@ 0x27
 80067b4:	18fb      	adds	r3, r7, r3
 80067b6:	2201      	movs	r2, #1
 80067b8:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2254      	movs	r2, #84	@ 0x54
 80067be:	2100      	movs	r1, #0
 80067c0:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80067c2:	2327      	movs	r3, #39	@ 0x27
 80067c4:	18fb      	adds	r3, r7, r3
 80067c6:	781b      	ldrb	r3, [r3, #0]
}
 80067c8:	0018      	movs	r0, r3
 80067ca:	46bd      	mov	sp, r7
 80067cc:	b00b      	add	sp, #44	@ 0x2c
 80067ce:	bd90      	pop	{r4, r7, pc}
 80067d0:	80000004 	.word	0x80000004
 80067d4:	40012708 	.word	0x40012708
 80067d8:	ac000800 	.word	0xac000800
 80067dc:	20000004 	.word	0x20000004
 80067e0:	00030d40 	.word	0x00030d40
 80067e4:	b4002000 	.word	0xb4002000
 80067e8:	b0001000 	.word	0xb0001000
 80067ec:	ff7fffff 	.word	0xff7fffff
 80067f0:	feffffff 	.word	0xfeffffff
 80067f4:	ffbfffff 	.word	0xffbfffff

080067f8 <__NVIC_EnableIRQ>:
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	0002      	movs	r2, r0
 8006800:	1dfb      	adds	r3, r7, #7
 8006802:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006804:	1dfb      	adds	r3, r7, #7
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	2b7f      	cmp	r3, #127	@ 0x7f
 800680a:	d809      	bhi.n	8006820 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800680c:	1dfb      	adds	r3, r7, #7
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	001a      	movs	r2, r3
 8006812:	231f      	movs	r3, #31
 8006814:	401a      	ands	r2, r3
 8006816:	4b04      	ldr	r3, [pc, #16]	@ (8006828 <__NVIC_EnableIRQ+0x30>)
 8006818:	2101      	movs	r1, #1
 800681a:	4091      	lsls	r1, r2
 800681c:	000a      	movs	r2, r1
 800681e:	601a      	str	r2, [r3, #0]
}
 8006820:	46c0      	nop			@ (mov r8, r8)
 8006822:	46bd      	mov	sp, r7
 8006824:	b002      	add	sp, #8
 8006826:	bd80      	pop	{r7, pc}
 8006828:	e000e100 	.word	0xe000e100

0800682c <__NVIC_SetPriority>:
{
 800682c:	b590      	push	{r4, r7, lr}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	0002      	movs	r2, r0
 8006834:	6039      	str	r1, [r7, #0]
 8006836:	1dfb      	adds	r3, r7, #7
 8006838:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800683a:	1dfb      	adds	r3, r7, #7
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006840:	d828      	bhi.n	8006894 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006842:	4a2f      	ldr	r2, [pc, #188]	@ (8006900 <__NVIC_SetPriority+0xd4>)
 8006844:	1dfb      	adds	r3, r7, #7
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	b25b      	sxtb	r3, r3
 800684a:	089b      	lsrs	r3, r3, #2
 800684c:	33c0      	adds	r3, #192	@ 0xc0
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	589b      	ldr	r3, [r3, r2]
 8006852:	1dfa      	adds	r2, r7, #7
 8006854:	7812      	ldrb	r2, [r2, #0]
 8006856:	0011      	movs	r1, r2
 8006858:	2203      	movs	r2, #3
 800685a:	400a      	ands	r2, r1
 800685c:	00d2      	lsls	r2, r2, #3
 800685e:	21ff      	movs	r1, #255	@ 0xff
 8006860:	4091      	lsls	r1, r2
 8006862:	000a      	movs	r2, r1
 8006864:	43d2      	mvns	r2, r2
 8006866:	401a      	ands	r2, r3
 8006868:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	019b      	lsls	r3, r3, #6
 800686e:	22ff      	movs	r2, #255	@ 0xff
 8006870:	401a      	ands	r2, r3
 8006872:	1dfb      	adds	r3, r7, #7
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	0018      	movs	r0, r3
 8006878:	2303      	movs	r3, #3
 800687a:	4003      	ands	r3, r0
 800687c:	00db      	lsls	r3, r3, #3
 800687e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006880:	481f      	ldr	r0, [pc, #124]	@ (8006900 <__NVIC_SetPriority+0xd4>)
 8006882:	1dfb      	adds	r3, r7, #7
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	b25b      	sxtb	r3, r3
 8006888:	089b      	lsrs	r3, r3, #2
 800688a:	430a      	orrs	r2, r1
 800688c:	33c0      	adds	r3, #192	@ 0xc0
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	501a      	str	r2, [r3, r0]
}
 8006892:	e031      	b.n	80068f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006894:	4a1b      	ldr	r2, [pc, #108]	@ (8006904 <__NVIC_SetPriority+0xd8>)
 8006896:	1dfb      	adds	r3, r7, #7
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	0019      	movs	r1, r3
 800689c:	230f      	movs	r3, #15
 800689e:	400b      	ands	r3, r1
 80068a0:	3b08      	subs	r3, #8
 80068a2:	089b      	lsrs	r3, r3, #2
 80068a4:	3306      	adds	r3, #6
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	18d3      	adds	r3, r2, r3
 80068aa:	3304      	adds	r3, #4
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	1dfa      	adds	r2, r7, #7
 80068b0:	7812      	ldrb	r2, [r2, #0]
 80068b2:	0011      	movs	r1, r2
 80068b4:	2203      	movs	r2, #3
 80068b6:	400a      	ands	r2, r1
 80068b8:	00d2      	lsls	r2, r2, #3
 80068ba:	21ff      	movs	r1, #255	@ 0xff
 80068bc:	4091      	lsls	r1, r2
 80068be:	000a      	movs	r2, r1
 80068c0:	43d2      	mvns	r2, r2
 80068c2:	401a      	ands	r2, r3
 80068c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	019b      	lsls	r3, r3, #6
 80068ca:	22ff      	movs	r2, #255	@ 0xff
 80068cc:	401a      	ands	r2, r3
 80068ce:	1dfb      	adds	r3, r7, #7
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	0018      	movs	r0, r3
 80068d4:	2303      	movs	r3, #3
 80068d6:	4003      	ands	r3, r0
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80068dc:	4809      	ldr	r0, [pc, #36]	@ (8006904 <__NVIC_SetPriority+0xd8>)
 80068de:	1dfb      	adds	r3, r7, #7
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	001c      	movs	r4, r3
 80068e4:	230f      	movs	r3, #15
 80068e6:	4023      	ands	r3, r4
 80068e8:	3b08      	subs	r3, #8
 80068ea:	089b      	lsrs	r3, r3, #2
 80068ec:	430a      	orrs	r2, r1
 80068ee:	3306      	adds	r3, #6
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	18c3      	adds	r3, r0, r3
 80068f4:	3304      	adds	r3, #4
 80068f6:	601a      	str	r2, [r3, #0]
}
 80068f8:	46c0      	nop			@ (mov r8, r8)
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b003      	add	sp, #12
 80068fe:	bd90      	pop	{r4, r7, pc}
 8006900:	e000e100 	.word	0xe000e100
 8006904:	e000ed00 	.word	0xe000ed00

08006908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	1e5a      	subs	r2, r3, #1
 8006914:	2380      	movs	r3, #128	@ 0x80
 8006916:	045b      	lsls	r3, r3, #17
 8006918:	429a      	cmp	r2, r3
 800691a:	d301      	bcc.n	8006920 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800691c:	2301      	movs	r3, #1
 800691e:	e010      	b.n	8006942 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006920:	4b0a      	ldr	r3, [pc, #40]	@ (800694c <SysTick_Config+0x44>)
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	3a01      	subs	r2, #1
 8006926:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006928:	2301      	movs	r3, #1
 800692a:	425b      	negs	r3, r3
 800692c:	2103      	movs	r1, #3
 800692e:	0018      	movs	r0, r3
 8006930:	f7ff ff7c 	bl	800682c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006934:	4b05      	ldr	r3, [pc, #20]	@ (800694c <SysTick_Config+0x44>)
 8006936:	2200      	movs	r2, #0
 8006938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800693a:	4b04      	ldr	r3, [pc, #16]	@ (800694c <SysTick_Config+0x44>)
 800693c:	2207      	movs	r2, #7
 800693e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006940:	2300      	movs	r3, #0
}
 8006942:	0018      	movs	r0, r3
 8006944:	46bd      	mov	sp, r7
 8006946:	b002      	add	sp, #8
 8006948:	bd80      	pop	{r7, pc}
 800694a:	46c0      	nop			@ (mov r8, r8)
 800694c:	e000e010 	.word	0xe000e010

08006950 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	60b9      	str	r1, [r7, #8]
 8006958:	607a      	str	r2, [r7, #4]
 800695a:	210f      	movs	r1, #15
 800695c:	187b      	adds	r3, r7, r1
 800695e:	1c02      	adds	r2, r0, #0
 8006960:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	187b      	adds	r3, r7, r1
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	b25b      	sxtb	r3, r3
 800696a:	0011      	movs	r1, r2
 800696c:	0018      	movs	r0, r3
 800696e:	f7ff ff5d 	bl	800682c <__NVIC_SetPriority>
}
 8006972:	46c0      	nop			@ (mov r8, r8)
 8006974:	46bd      	mov	sp, r7
 8006976:	b004      	add	sp, #16
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b082      	sub	sp, #8
 800697e:	af00      	add	r7, sp, #0
 8006980:	0002      	movs	r2, r0
 8006982:	1dfb      	adds	r3, r7, #7
 8006984:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006986:	1dfb      	adds	r3, r7, #7
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	b25b      	sxtb	r3, r3
 800698c:	0018      	movs	r0, r3
 800698e:	f7ff ff33 	bl	80067f8 <__NVIC_EnableIRQ>
}
 8006992:	46c0      	nop			@ (mov r8, r8)
 8006994:	46bd      	mov	sp, r7
 8006996:	b002      	add	sp, #8
 8006998:	bd80      	pop	{r7, pc}

0800699a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b082      	sub	sp, #8
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	0018      	movs	r0, r3
 80069a6:	f7ff ffaf 	bl	8006908 <SysTick_Config>
 80069aa:	0003      	movs	r3, r0
}
 80069ac:	0018      	movs	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	b002      	add	sp, #8
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069be:	2300      	movs	r3, #0
 80069c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069c2:	e153      	b.n	8006c6c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2101      	movs	r1, #1
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4091      	lsls	r1, r2
 80069ce:	000a      	movs	r2, r1
 80069d0:	4013      	ands	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d100      	bne.n	80069dc <HAL_GPIO_Init+0x28>
 80069da:	e144      	b.n	8006c66 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	2203      	movs	r2, #3
 80069e2:	4013      	ands	r3, r2
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d005      	beq.n	80069f4 <HAL_GPIO_Init+0x40>
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	2203      	movs	r2, #3
 80069ee:	4013      	ands	r3, r2
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d130      	bne.n	8006a56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	005b      	lsls	r3, r3, #1
 80069fe:	2203      	movs	r2, #3
 8006a00:	409a      	lsls	r2, r3
 8006a02:	0013      	movs	r3, r2
 8006a04:	43da      	mvns	r2, r3
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	4013      	ands	r3, r2
 8006a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	005b      	lsls	r3, r3, #1
 8006a14:	409a      	lsls	r2, r3
 8006a16:	0013      	movs	r3, r2
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	409a      	lsls	r2, r3
 8006a30:	0013      	movs	r3, r2
 8006a32:	43da      	mvns	r2, r3
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	4013      	ands	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	091b      	lsrs	r3, r3, #4
 8006a40:	2201      	movs	r2, #1
 8006a42:	401a      	ands	r2, r3
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	409a      	lsls	r2, r3
 8006a48:	0013      	movs	r3, r2
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2203      	movs	r2, #3
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	2b03      	cmp	r3, #3
 8006a60:	d017      	beq.n	8006a92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	005b      	lsls	r3, r3, #1
 8006a6c:	2203      	movs	r2, #3
 8006a6e:	409a      	lsls	r2, r3
 8006a70:	0013      	movs	r3, r2
 8006a72:	43da      	mvns	r2, r3
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	4013      	ands	r3, r2
 8006a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	005b      	lsls	r3, r3, #1
 8006a82:	409a      	lsls	r2, r3
 8006a84:	0013      	movs	r3, r2
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2203      	movs	r2, #3
 8006a98:	4013      	ands	r3, r2
 8006a9a:	2b02      	cmp	r3, #2
 8006a9c:	d123      	bne.n	8006ae6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	08da      	lsrs	r2, r3, #3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	3208      	adds	r2, #8
 8006aa6:	0092      	lsls	r2, r2, #2
 8006aa8:	58d3      	ldr	r3, [r2, r3]
 8006aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2207      	movs	r2, #7
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	220f      	movs	r2, #15
 8006ab6:	409a      	lsls	r2, r3
 8006ab8:	0013      	movs	r3, r2
 8006aba:	43da      	mvns	r2, r3
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	4013      	ands	r3, r2
 8006ac0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	691a      	ldr	r2, [r3, #16]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2107      	movs	r1, #7
 8006aca:	400b      	ands	r3, r1
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	409a      	lsls	r2, r3
 8006ad0:	0013      	movs	r3, r2
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	08da      	lsrs	r2, r3, #3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	3208      	adds	r2, #8
 8006ae0:	0092      	lsls	r2, r2, #2
 8006ae2:	6939      	ldr	r1, [r7, #16]
 8006ae4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	2203      	movs	r2, #3
 8006af2:	409a      	lsls	r2, r3
 8006af4:	0013      	movs	r3, r2
 8006af6:	43da      	mvns	r2, r3
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	4013      	ands	r3, r2
 8006afc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2203      	movs	r2, #3
 8006b04:	401a      	ands	r2, r3
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	409a      	lsls	r2, r3
 8006b0c:	0013      	movs	r3, r2
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	23c0      	movs	r3, #192	@ 0xc0
 8006b20:	029b      	lsls	r3, r3, #10
 8006b22:	4013      	ands	r3, r2
 8006b24:	d100      	bne.n	8006b28 <HAL_GPIO_Init+0x174>
 8006b26:	e09e      	b.n	8006c66 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006b28:	4a56      	ldr	r2, [pc, #344]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	089b      	lsrs	r3, r3, #2
 8006b2e:	3318      	adds	r3, #24
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	589b      	ldr	r3, [r3, r2]
 8006b34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	2203      	movs	r2, #3
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	00db      	lsls	r3, r3, #3
 8006b3e:	220f      	movs	r2, #15
 8006b40:	409a      	lsls	r2, r3
 8006b42:	0013      	movs	r3, r2
 8006b44:	43da      	mvns	r2, r3
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	4013      	ands	r3, r2
 8006b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	23a0      	movs	r3, #160	@ 0xa0
 8006b50:	05db      	lsls	r3, r3, #23
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d01f      	beq.n	8006b96 <HAL_GPIO_Init+0x1e2>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a4b      	ldr	r2, [pc, #300]	@ (8006c88 <HAL_GPIO_Init+0x2d4>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d019      	beq.n	8006b92 <HAL_GPIO_Init+0x1de>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a4a      	ldr	r2, [pc, #296]	@ (8006c8c <HAL_GPIO_Init+0x2d8>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_GPIO_Init+0x1da>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a49      	ldr	r2, [pc, #292]	@ (8006c90 <HAL_GPIO_Init+0x2dc>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d00d      	beq.n	8006b8a <HAL_GPIO_Init+0x1d6>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a48      	ldr	r2, [pc, #288]	@ (8006c94 <HAL_GPIO_Init+0x2e0>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d007      	beq.n	8006b86 <HAL_GPIO_Init+0x1d2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a47      	ldr	r2, [pc, #284]	@ (8006c98 <HAL_GPIO_Init+0x2e4>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d101      	bne.n	8006b82 <HAL_GPIO_Init+0x1ce>
 8006b7e:	2305      	movs	r3, #5
 8006b80:	e00a      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b82:	2306      	movs	r3, #6
 8006b84:	e008      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b86:	2304      	movs	r3, #4
 8006b88:	e006      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e004      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b8e:	2302      	movs	r3, #2
 8006b90:	e002      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e000      	b.n	8006b98 <HAL_GPIO_Init+0x1e4>
 8006b96:	2300      	movs	r3, #0
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	2103      	movs	r1, #3
 8006b9c:	400a      	ands	r2, r1
 8006b9e:	00d2      	lsls	r2, r2, #3
 8006ba0:	4093      	lsls	r3, r2
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006ba8:	4936      	ldr	r1, [pc, #216]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	089b      	lsrs	r3, r3, #2
 8006bae:	3318      	adds	r3, #24
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006bb6:	4b33      	ldr	r3, [pc, #204]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	43da      	mvns	r2, r3
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	2380      	movs	r3, #128	@ 0x80
 8006bcc:	035b      	lsls	r3, r3, #13
 8006bce:	4013      	ands	r3, r2
 8006bd0:	d003      	beq.n	8006bda <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006bda:	4b2a      	ldr	r3, [pc, #168]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006be0:	4b28      	ldr	r3, [pc, #160]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	43da      	mvns	r2, r3
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	4013      	ands	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685a      	ldr	r2, [r3, #4]
 8006bf4:	2380      	movs	r3, #128	@ 0x80
 8006bf6:	039b      	lsls	r3, r3, #14
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	d003      	beq.n	8006c04 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006c04:	4b1f      	ldr	r3, [pc, #124]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006c0c:	2384      	movs	r3, #132	@ 0x84
 8006c0e:	58d3      	ldr	r3, [r2, r3]
 8006c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	43da      	mvns	r2, r3
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	2380      	movs	r3, #128	@ 0x80
 8006c22:	029b      	lsls	r3, r3, #10
 8006c24:	4013      	ands	r3, r2
 8006c26:	d003      	beq.n	8006c30 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006c30:	4914      	ldr	r1, [pc, #80]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006c32:	2284      	movs	r2, #132	@ 0x84
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8006c38:	4a12      	ldr	r2, [pc, #72]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006c3a:	2380      	movs	r3, #128	@ 0x80
 8006c3c:	58d3      	ldr	r3, [r2, r3]
 8006c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	43da      	mvns	r2, r3
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	4013      	ands	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	2380      	movs	r3, #128	@ 0x80
 8006c50:	025b      	lsls	r3, r3, #9
 8006c52:	4013      	ands	r3, r2
 8006c54:	d003      	beq.n	8006c5e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006c5e:	4909      	ldr	r1, [pc, #36]	@ (8006c84 <HAL_GPIO_Init+0x2d0>)
 8006c60:	2280      	movs	r2, #128	@ 0x80
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	40da      	lsrs	r2, r3
 8006c74:	1e13      	subs	r3, r2, #0
 8006c76:	d000      	beq.n	8006c7a <HAL_GPIO_Init+0x2c6>
 8006c78:	e6a4      	b.n	80069c4 <HAL_GPIO_Init+0x10>
  }
}
 8006c7a:	46c0      	nop			@ (mov r8, r8)
 8006c7c:	46c0      	nop			@ (mov r8, r8)
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	b006      	add	sp, #24
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	40021800 	.word	0x40021800
 8006c88:	50000400 	.word	0x50000400
 8006c8c:	50000800 	.word	0x50000800
 8006c90:	50000c00 	.word	0x50000c00
 8006c94:	50001000 	.word	0x50001000
 8006c98:	50001400 	.word	0x50001400

08006c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	0008      	movs	r0, r1
 8006ca6:	0011      	movs	r1, r2
 8006ca8:	1cbb      	adds	r3, r7, #2
 8006caa:	1c02      	adds	r2, r0, #0
 8006cac:	801a      	strh	r2, [r3, #0]
 8006cae:	1c7b      	adds	r3, r7, #1
 8006cb0:	1c0a      	adds	r2, r1, #0
 8006cb2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006cb4:	1c7b      	adds	r3, r7, #1
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d004      	beq.n	8006cc6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006cbc:	1cbb      	adds	r3, r7, #2
 8006cbe:	881a      	ldrh	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006cc4:	e003      	b.n	8006cce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006cc6:	1cbb      	adds	r3, r7, #2
 8006cc8:	881a      	ldrh	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006cce:	46c0      	nop			@ (mov r8, r8)
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	b002      	add	sp, #8
 8006cd4:	bd80      	pop	{r7, pc}
	...

08006cd8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	2380      	movs	r3, #128	@ 0x80
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d137      	bne.n	8006d5a <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006cea:	4b27      	ldr	r3, [pc, #156]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	23c0      	movs	r3, #192	@ 0xc0
 8006cf0:	00db      	lsls	r3, r3, #3
 8006cf2:	401a      	ands	r2, r3
 8006cf4:	2380      	movs	r3, #128	@ 0x80
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d040      	beq.n	8006d7e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006cfc:	4b22      	ldr	r3, [pc, #136]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a22      	ldr	r2, [pc, #136]	@ (8006d8c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006d02:	401a      	ands	r2, r3
 8006d04:	4b20      	ldr	r3, [pc, #128]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d06:	2180      	movs	r1, #128	@ 0x80
 8006d08:	0089      	lsls	r1, r1, #2
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006d0e:	4b20      	ldr	r3, [pc, #128]	@ (8006d90 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	2232      	movs	r2, #50	@ 0x32
 8006d14:	4353      	muls	r3, r2
 8006d16:	491f      	ldr	r1, [pc, #124]	@ (8006d94 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f7f9 fa11 	bl	8000140 <__udivsi3>
 8006d1e:	0003      	movs	r3, r0
 8006d20:	3301      	adds	r3, #1
 8006d22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d24:	e002      	b.n	8006d2c <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d2c:	4b16      	ldr	r3, [pc, #88]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	2380      	movs	r3, #128	@ 0x80
 8006d32:	00db      	lsls	r3, r3, #3
 8006d34:	401a      	ands	r2, r3
 8006d36:	2380      	movs	r3, #128	@ 0x80
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d102      	bne.n	8006d44 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1f0      	bne.n	8006d26 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d44:	4b10      	ldr	r3, [pc, #64]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d46:	695a      	ldr	r2, [r3, #20]
 8006d48:	2380      	movs	r3, #128	@ 0x80
 8006d4a:	00db      	lsls	r3, r3, #3
 8006d4c:	401a      	ands	r2, r3
 8006d4e:	2380      	movs	r3, #128	@ 0x80
 8006d50:	00db      	lsls	r3, r3, #3
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d113      	bne.n	8006d7e <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e012      	b.n	8006d80 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	23c0      	movs	r3, #192	@ 0xc0
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	401a      	ands	r2, r3
 8006d64:	2380      	movs	r3, #128	@ 0x80
 8006d66:	00db      	lsls	r3, r3, #3
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d008      	beq.n	8006d7e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006d6c:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a06      	ldr	r2, [pc, #24]	@ (8006d8c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006d72:	401a      	ands	r2, r3
 8006d74:	4b04      	ldr	r3, [pc, #16]	@ (8006d88 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006d76:	2180      	movs	r1, #128	@ 0x80
 8006d78:	00c9      	lsls	r1, r1, #3
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	0018      	movs	r0, r3
 8006d82:	46bd      	mov	sp, r7
 8006d84:	b004      	add	sp, #16
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	40007000 	.word	0x40007000
 8006d8c:	fffff9ff 	.word	0xfffff9ff
 8006d90:	20000004 	.word	0x20000004
 8006d94:	000f4240 	.word	0x000f4240

08006d98 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006d9c:	4b03      	ldr	r3, [pc, #12]	@ (8006dac <HAL_PWREx_GetVoltageRange+0x14>)
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	23c0      	movs	r3, #192	@ 0xc0
 8006da2:	00db      	lsls	r3, r3, #3
 8006da4:	4013      	ands	r3, r2
}
 8006da6:	0018      	movs	r0, r3
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	40007000 	.word	0x40007000

08006db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006db0:	b5b0      	push	{r4, r5, r7, lr}
 8006db2:	b088      	sub	sp, #32
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006db8:	4bc9      	ldr	r3, [pc, #804]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2238      	movs	r2, #56	@ 0x38
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dc2:	4bc7      	ldr	r3, [pc, #796]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	2203      	movs	r2, #3
 8006dc8:	4013      	ands	r3, r2
 8006dca:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2210      	movs	r2, #16
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	d100      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x28>
 8006dd6:	e0ef      	b.n	8006fb8 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d007      	beq.n	8006dee <HAL_RCC_OscConfig+0x3e>
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b18      	cmp	r3, #24
 8006de2:	d000      	beq.n	8006de6 <HAL_RCC_OscConfig+0x36>
 8006de4:	e093      	b.n	8006f0e <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d000      	beq.n	8006dee <HAL_RCC_OscConfig+0x3e>
 8006dec:	e08f      	b.n	8006f0e <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006dee:	4bbc      	ldr	r3, [pc, #752]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2202      	movs	r2, #2
 8006df4:	4013      	ands	r3, r2
 8006df6:	d006      	beq.n	8006e06 <HAL_RCC_OscConfig+0x56>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	69db      	ldr	r3, [r3, #28]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d102      	bne.n	8006e06 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	f000 fbf2 	bl	80075ea <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e0a:	4bb5      	ldr	r3, [pc, #724]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2108      	movs	r1, #8
 8006e10:	400b      	ands	r3, r1
 8006e12:	d004      	beq.n	8006e1e <HAL_RCC_OscConfig+0x6e>
 8006e14:	4bb2      	ldr	r3, [pc, #712]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	21f0      	movs	r1, #240	@ 0xf0
 8006e1a:	400b      	ands	r3, r1
 8006e1c:	e005      	b.n	8006e2a <HAL_RCC_OscConfig+0x7a>
 8006e1e:	49b0      	ldr	r1, [pc, #704]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e20:	2394      	movs	r3, #148	@ 0x94
 8006e22:	58cb      	ldr	r3, [r1, r3]
 8006e24:	091b      	lsrs	r3, r3, #4
 8006e26:	21f0      	movs	r1, #240	@ 0xf0
 8006e28:	400b      	ands	r3, r1
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d225      	bcs.n	8006e7a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e32:	0018      	movs	r0, r3
 8006e34:	f000 fd90 	bl	8007958 <RCC_SetFlashLatencyFromMSIRange>
 8006e38:	1e03      	subs	r3, r0, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	f000 fbd4 	bl	80075ea <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e42:	4ba7      	ldr	r3, [pc, #668]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	4ba6      	ldr	r3, [pc, #664]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e48:	2108      	movs	r1, #8
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	601a      	str	r2, [r3, #0]
 8006e4e:	4ba4      	ldr	r3, [pc, #656]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	22f0      	movs	r2, #240	@ 0xf0
 8006e54:	4393      	bics	r3, r2
 8006e56:	0019      	movs	r1, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e5c:	4ba0      	ldr	r3, [pc, #640]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e62:	4b9f      	ldr	r3, [pc, #636]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	4a9f      	ldr	r2, [pc, #636]	@ (80070e4 <HAL_RCC_OscConfig+0x334>)
 8006e68:	4013      	ands	r3, r2
 8006e6a:	0019      	movs	r1, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a1b      	ldr	r3, [r3, #32]
 8006e70:	021a      	lsls	r2, r3, #8
 8006e72:	4b9b      	ldr	r3, [pc, #620]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e74:	430a      	orrs	r2, r1
 8006e76:	605a      	str	r2, [r3, #4]
 8006e78:	e027      	b.n	8006eca <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e7a:	4b99      	ldr	r3, [pc, #612]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4b98      	ldr	r3, [pc, #608]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e80:	2108      	movs	r1, #8
 8006e82:	430a      	orrs	r2, r1
 8006e84:	601a      	str	r2, [r3, #0]
 8006e86:	4b96      	ldr	r3, [pc, #600]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	22f0      	movs	r2, #240	@ 0xf0
 8006e8c:	4393      	bics	r3, r2
 8006e8e:	0019      	movs	r1, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e94:	4b92      	ldr	r3, [pc, #584]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e96:	430a      	orrs	r2, r1
 8006e98:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e9a:	4b91      	ldr	r3, [pc, #580]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	4a91      	ldr	r2, [pc, #580]	@ (80070e4 <HAL_RCC_OscConfig+0x334>)
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	0019      	movs	r1, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6a1b      	ldr	r3, [r3, #32]
 8006ea8:	021a      	lsls	r2, r3, #8
 8006eaa:	4b8d      	ldr	r3, [pc, #564]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006eac:	430a      	orrs	r2, r1
 8006eae:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d109      	bne.n	8006eca <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eba:	0018      	movs	r0, r3
 8006ebc:	f000 fd4c 	bl	8007958 <RCC_SetFlashLatencyFromMSIRange>
 8006ec0:	1e03      	subs	r3, r0, #0
 8006ec2:	d002      	beq.n	8006eca <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	f000 fb90 	bl	80075ea <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006eca:	f000 fc87 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8006ece:	0001      	movs	r1, r0
 8006ed0:	4b83      	ldr	r3, [pc, #524]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006ed2:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ed4:	0a1b      	lsrs	r3, r3, #8
 8006ed6:	220f      	movs	r2, #15
 8006ed8:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006eda:	4a83      	ldr	r2, [pc, #524]	@ (80070e8 <HAL_RCC_OscConfig+0x338>)
 8006edc:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ede:	001a      	movs	r2, r3
 8006ee0:	231f      	movs	r3, #31
 8006ee2:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8006ee4:	000a      	movs	r2, r1
 8006ee6:	40da      	lsrs	r2, r3
 8006ee8:	4b80      	ldr	r3, [pc, #512]	@ (80070ec <HAL_RCC_OscConfig+0x33c>)
 8006eea:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006eec:	4b80      	ldr	r3, [pc, #512]	@ (80070f0 <HAL_RCC_OscConfig+0x340>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	250f      	movs	r5, #15
 8006ef2:	197c      	adds	r4, r7, r5
 8006ef4:	0018      	movs	r0, r3
 8006ef6:	f7fe ffcb 	bl	8005e90 <HAL_InitTick>
 8006efa:	0003      	movs	r3, r0
 8006efc:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8006efe:	197b      	adds	r3, r7, r5
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d057      	beq.n	8006fb6 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8006f06:	197b      	adds	r3, r7, r5
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	f000 fb6e 	bl	80075ea <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	69db      	ldr	r3, [r3, #28]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d035      	beq.n	8006f82 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006f16:	4b72      	ldr	r3, [pc, #456]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	4b71      	ldr	r3, [pc, #452]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006f22:	f7ff f80f 	bl	8005f44 <HAL_GetTick>
 8006f26:	0003      	movs	r3, r0
 8006f28:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f2a:	e009      	b.n	8006f40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8006f2c:	f7ff f80a 	bl	8005f44 <HAL_GetTick>
 8006f30:	0002      	movs	r2, r0
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	1ad3      	subs	r3, r2, r3
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d902      	bls.n	8006f40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	f000 fb55 	bl	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f40:	4b67      	ldr	r3, [pc, #412]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2202      	movs	r2, #2
 8006f46:	4013      	ands	r3, r2
 8006f48:	d0f0      	beq.n	8006f2c <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f4a:	4b65      	ldr	r3, [pc, #404]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	4b64      	ldr	r3, [pc, #400]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f50:	2108      	movs	r1, #8
 8006f52:	430a      	orrs	r2, r1
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	4b62      	ldr	r3, [pc, #392]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	22f0      	movs	r2, #240	@ 0xf0
 8006f5c:	4393      	bics	r3, r2
 8006f5e:	0019      	movs	r1, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f64:	4b5e      	ldr	r3, [pc, #376]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f66:	430a      	orrs	r2, r1
 8006f68:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f6a:	4b5d      	ldr	r3, [pc, #372]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	4a5d      	ldr	r2, [pc, #372]	@ (80070e4 <HAL_RCC_OscConfig+0x334>)
 8006f70:	4013      	ands	r3, r2
 8006f72:	0019      	movs	r1, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a1b      	ldr	r3, [r3, #32]
 8006f78:	021a      	lsls	r2, r3, #8
 8006f7a:	4b59      	ldr	r3, [pc, #356]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	605a      	str	r2, [r3, #4]
 8006f80:	e01a      	b.n	8006fb8 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006f82:	4b57      	ldr	r3, [pc, #348]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	4b56      	ldr	r3, [pc, #344]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006f88:	2101      	movs	r1, #1
 8006f8a:	438a      	bics	r2, r1
 8006f8c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006f8e:	f7fe ffd9 	bl	8005f44 <HAL_GetTick>
 8006f92:	0003      	movs	r3, r0
 8006f94:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006f96:	e008      	b.n	8006faa <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8006f98:	f7fe ffd4 	bl	8005f44 <HAL_GetTick>
 8006f9c:	0002      	movs	r2, r0
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	2b02      	cmp	r3, #2
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e31f      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006faa:	4b4d      	ldr	r3, [pc, #308]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	d1f1      	bne.n	8006f98 <HAL_RCC_OscConfig+0x1e8>
 8006fb4:	e000      	b.n	8006fb8 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006fb6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	d100      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x214>
 8006fc2:	e065      	b.n	8007090 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	2b10      	cmp	r3, #16
 8006fc8:	d005      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x226>
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	2b18      	cmp	r3, #24
 8006fce:	d10e      	bne.n	8006fee <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	d10b      	bne.n	8006fee <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fd6:	4b42      	ldr	r3, [pc, #264]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	2380      	movs	r3, #128	@ 0x80
 8006fdc:	029b      	lsls	r3, r3, #10
 8006fde:	4013      	ands	r3, r2
 8006fe0:	d055      	beq.n	800708e <HAL_RCC_OscConfig+0x2de>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d151      	bne.n	800708e <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e2fd      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685a      	ldr	r2, [r3, #4]
 8006ff2:	2380      	movs	r3, #128	@ 0x80
 8006ff4:	025b      	lsls	r3, r3, #9
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d107      	bne.n	800700a <HAL_RCC_OscConfig+0x25a>
 8006ffa:	4b39      	ldr	r3, [pc, #228]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	4b38      	ldr	r3, [pc, #224]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8007000:	2180      	movs	r1, #128	@ 0x80
 8007002:	0249      	lsls	r1, r1, #9
 8007004:	430a      	orrs	r2, r1
 8007006:	601a      	str	r2, [r3, #0]
 8007008:	e013      	b.n	8007032 <HAL_RCC_OscConfig+0x282>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	23a0      	movs	r3, #160	@ 0xa0
 8007010:	02db      	lsls	r3, r3, #11
 8007012:	429a      	cmp	r2, r3
 8007014:	d107      	bne.n	8007026 <HAL_RCC_OscConfig+0x276>
 8007016:	4b32      	ldr	r3, [pc, #200]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	4b31      	ldr	r3, [pc, #196]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 800701c:	21a0      	movs	r1, #160	@ 0xa0
 800701e:	02c9      	lsls	r1, r1, #11
 8007020:	430a      	orrs	r2, r1
 8007022:	601a      	str	r2, [r3, #0]
 8007024:	e005      	b.n	8007032 <HAL_RCC_OscConfig+0x282>
 8007026:	4b2e      	ldr	r3, [pc, #184]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4b2d      	ldr	r3, [pc, #180]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 800702c:	4931      	ldr	r1, [pc, #196]	@ (80070f4 <HAL_RCC_OscConfig+0x344>)
 800702e:	400a      	ands	r2, r1
 8007030:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d014      	beq.n	8007064 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800703a:	f7fe ff83 	bl	8005f44 <HAL_GetTick>
 800703e:	0003      	movs	r3, r0
 8007040:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8007044:	f7fe ff7e 	bl	8005f44 <HAL_GetTick>
 8007048:	0002      	movs	r2, r0
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b64      	cmp	r3, #100	@ 0x64
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e2c9      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007056:	4b22      	ldr	r3, [pc, #136]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	2380      	movs	r3, #128	@ 0x80
 800705c:	029b      	lsls	r3, r3, #10
 800705e:	4013      	ands	r3, r2
 8007060:	d0f0      	beq.n	8007044 <HAL_RCC_OscConfig+0x294>
 8007062:	e015      	b.n	8007090 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007064:	f7fe ff6e 	bl	8005f44 <HAL_GetTick>
 8007068:	0003      	movs	r3, r0
 800706a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800706c:	e008      	b.n	8007080 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800706e:	f7fe ff69 	bl	8005f44 <HAL_GetTick>
 8007072:	0002      	movs	r2, r0
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	2b64      	cmp	r3, #100	@ 0x64
 800707a:	d901      	bls.n	8007080 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e2b4      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007080:	4b17      	ldr	r3, [pc, #92]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	2380      	movs	r3, #128	@ 0x80
 8007086:	029b      	lsls	r3, r3, #10
 8007088:	4013      	ands	r3, r2
 800708a:	d1f0      	bne.n	800706e <HAL_RCC_OscConfig+0x2be>
 800708c:	e000      	b.n	8007090 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800708e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2202      	movs	r2, #2
 8007096:	4013      	ands	r3, r2
 8007098:	d100      	bne.n	800709c <HAL_RCC_OscConfig+0x2ec>
 800709a:	e074      	b.n	8007186 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	2b08      	cmp	r3, #8
 80070a0:	d005      	beq.n	80070ae <HAL_RCC_OscConfig+0x2fe>
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	2b18      	cmp	r3, #24
 80070a6:	d129      	bne.n	80070fc <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d126      	bne.n	80070fc <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070ae:	4b0c      	ldr	r3, [pc, #48]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	2380      	movs	r3, #128	@ 0x80
 80070b4:	00db      	lsls	r3, r3, #3
 80070b6:	4013      	ands	r3, r2
 80070b8:	d005      	beq.n	80070c6 <HAL_RCC_OscConfig+0x316>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e291      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070c6:	4b06      	ldr	r3, [pc, #24]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	4a0b      	ldr	r2, [pc, #44]	@ (80070f8 <HAL_RCC_OscConfig+0x348>)
 80070cc:	4013      	ands	r3, r2
 80070ce:	0019      	movs	r1, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	061a      	lsls	r2, r3, #24
 80070d6:	4b02      	ldr	r3, [pc, #8]	@ (80070e0 <HAL_RCC_OscConfig+0x330>)
 80070d8:	430a      	orrs	r2, r1
 80070da:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070dc:	e053      	b.n	8007186 <HAL_RCC_OscConfig+0x3d6>
 80070de:	46c0      	nop			@ (mov r8, r8)
 80070e0:	40021000 	.word	0x40021000
 80070e4:	ffff00ff 	.word	0xffff00ff
 80070e8:	08010078 	.word	0x08010078
 80070ec:	20000004 	.word	0x20000004
 80070f0:	20000008 	.word	0x20000008
 80070f4:	fffaffff 	.word	0xfffaffff
 80070f8:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d026      	beq.n	8007152 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007104:	4bc7      	ldr	r3, [pc, #796]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	4bc6      	ldr	r3, [pc, #792]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800710a:	2180      	movs	r1, #128	@ 0x80
 800710c:	0049      	lsls	r1, r1, #1
 800710e:	430a      	orrs	r2, r1
 8007110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007112:	f7fe ff17 	bl	8005f44 <HAL_GetTick>
 8007116:	0003      	movs	r3, r0
 8007118:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800711a:	e008      	b.n	800712e <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800711c:	f7fe ff12 	bl	8005f44 <HAL_GetTick>
 8007120:	0002      	movs	r2, r0
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	2b02      	cmp	r3, #2
 8007128:	d901      	bls.n	800712e <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800712a:	2303      	movs	r3, #3
 800712c:	e25d      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800712e:	4bbd      	ldr	r3, [pc, #756]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	2380      	movs	r3, #128	@ 0x80
 8007134:	00db      	lsls	r3, r3, #3
 8007136:	4013      	ands	r3, r2
 8007138:	d0f0      	beq.n	800711c <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800713a:	4bba      	ldr	r3, [pc, #744]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	4aba      	ldr	r2, [pc, #744]	@ (8007428 <HAL_RCC_OscConfig+0x678>)
 8007140:	4013      	ands	r3, r2
 8007142:	0019      	movs	r1, r3
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	061a      	lsls	r2, r3, #24
 800714a:	4bb6      	ldr	r3, [pc, #728]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800714c:	430a      	orrs	r2, r1
 800714e:	605a      	str	r2, [r3, #4]
 8007150:	e019      	b.n	8007186 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007152:	4bb4      	ldr	r3, [pc, #720]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	4bb3      	ldr	r3, [pc, #716]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007158:	49b4      	ldr	r1, [pc, #720]	@ (800742c <HAL_RCC_OscConfig+0x67c>)
 800715a:	400a      	ands	r2, r1
 800715c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715e:	f7fe fef1 	bl	8005f44 <HAL_GetTick>
 8007162:	0003      	movs	r3, r0
 8007164:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007166:	e008      	b.n	800717a <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8007168:	f7fe feec 	bl	8005f44 <HAL_GetTick>
 800716c:	0002      	movs	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e237      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800717a:	4baa      	ldr	r3, [pc, #680]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	2380      	movs	r3, #128	@ 0x80
 8007180:	00db      	lsls	r3, r3, #3
 8007182:	4013      	ands	r3, r2
 8007184:	d1f0      	bne.n	8007168 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2208      	movs	r2, #8
 800718c:	4013      	ands	r3, r2
 800718e:	d051      	beq.n	8007234 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	695b      	ldr	r3, [r3, #20]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d031      	beq.n	80071fc <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d108      	bne.n	80071b2 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80071a0:	4aa0      	ldr	r2, [pc, #640]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071a2:	2394      	movs	r3, #148	@ 0x94
 80071a4:	58d3      	ldr	r3, [r2, r3]
 80071a6:	499f      	ldr	r1, [pc, #636]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071a8:	2204      	movs	r2, #4
 80071aa:	4393      	bics	r3, r2
 80071ac:	2294      	movs	r2, #148	@ 0x94
 80071ae:	508b      	str	r3, [r1, r2]
 80071b0:	e007      	b.n	80071c2 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 80071b2:	4a9c      	ldr	r2, [pc, #624]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071b4:	2394      	movs	r3, #148	@ 0x94
 80071b6:	58d3      	ldr	r3, [r2, r3]
 80071b8:	499a      	ldr	r1, [pc, #616]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071ba:	2204      	movs	r2, #4
 80071bc:	4313      	orrs	r3, r2
 80071be:	2294      	movs	r2, #148	@ 0x94
 80071c0:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071c2:	4a98      	ldr	r2, [pc, #608]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071c4:	2394      	movs	r3, #148	@ 0x94
 80071c6:	58d3      	ldr	r3, [r2, r3]
 80071c8:	4996      	ldr	r1, [pc, #600]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071ca:	2201      	movs	r2, #1
 80071cc:	4313      	orrs	r3, r2
 80071ce:	2294      	movs	r2, #148	@ 0x94
 80071d0:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071d2:	f7fe feb7 	bl	8005f44 <HAL_GetTick>
 80071d6:	0003      	movs	r3, r0
 80071d8:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071da:	e008      	b.n	80071ee <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071dc:	f7fe feb2 	bl	8005f44 <HAL_GetTick>
 80071e0:	0002      	movs	r2, r0
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b11      	cmp	r3, #17
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e1fd      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80071ee:	4a8d      	ldr	r2, [pc, #564]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071f0:	2394      	movs	r3, #148	@ 0x94
 80071f2:	58d3      	ldr	r3, [r2, r3]
 80071f4:	2202      	movs	r2, #2
 80071f6:	4013      	ands	r3, r2
 80071f8:	d0f0      	beq.n	80071dc <HAL_RCC_OscConfig+0x42c>
 80071fa:	e01b      	b.n	8007234 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071fc:	4a89      	ldr	r2, [pc, #548]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80071fe:	2394      	movs	r3, #148	@ 0x94
 8007200:	58d3      	ldr	r3, [r2, r3]
 8007202:	4988      	ldr	r1, [pc, #544]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007204:	2201      	movs	r2, #1
 8007206:	4393      	bics	r3, r2
 8007208:	2294      	movs	r2, #148	@ 0x94
 800720a:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800720c:	f7fe fe9a 	bl	8005f44 <HAL_GetTick>
 8007210:	0003      	movs	r3, r0
 8007212:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007214:	e008      	b.n	8007228 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007216:	f7fe fe95 	bl	8005f44 <HAL_GetTick>
 800721a:	0002      	movs	r2, r0
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b11      	cmp	r3, #17
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e1e0      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007228:	4a7e      	ldr	r2, [pc, #504]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800722a:	2394      	movs	r3, #148	@ 0x94
 800722c:	58d3      	ldr	r3, [r2, r3]
 800722e:	2202      	movs	r2, #2
 8007230:	4013      	ands	r3, r2
 8007232:	d1f0      	bne.n	8007216 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2204      	movs	r2, #4
 800723a:	4013      	ands	r3, r2
 800723c:	d100      	bne.n	8007240 <HAL_RCC_OscConfig+0x490>
 800723e:	e10d      	b.n	800745c <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007240:	201f      	movs	r0, #31
 8007242:	183b      	adds	r3, r7, r0
 8007244:	2200      	movs	r2, #0
 8007246:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8007248:	4b76      	ldr	r3, [pc, #472]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800724a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800724c:	2380      	movs	r3, #128	@ 0x80
 800724e:	055b      	lsls	r3, r3, #21
 8007250:	4013      	ands	r3, r2
 8007252:	d110      	bne.n	8007276 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007254:	4b73      	ldr	r3, [pc, #460]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007256:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007258:	4b72      	ldr	r3, [pc, #456]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800725a:	2180      	movs	r1, #128	@ 0x80
 800725c:	0549      	lsls	r1, r1, #21
 800725e:	430a      	orrs	r2, r1
 8007260:	659a      	str	r2, [r3, #88]	@ 0x58
 8007262:	4b70      	ldr	r3, [pc, #448]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007264:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007266:	2380      	movs	r3, #128	@ 0x80
 8007268:	055b      	lsls	r3, r3, #21
 800726a:	4013      	ands	r3, r2
 800726c:	60bb      	str	r3, [r7, #8]
 800726e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007270:	183b      	adds	r3, r7, r0
 8007272:	2201      	movs	r2, #1
 8007274:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007276:	4b6e      	ldr	r3, [pc, #440]	@ (8007430 <HAL_RCC_OscConfig+0x680>)
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	2380      	movs	r3, #128	@ 0x80
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	4013      	ands	r3, r2
 8007280:	d11a      	bne.n	80072b8 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007282:	4b6b      	ldr	r3, [pc, #428]	@ (8007430 <HAL_RCC_OscConfig+0x680>)
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	4b6a      	ldr	r3, [pc, #424]	@ (8007430 <HAL_RCC_OscConfig+0x680>)
 8007288:	2180      	movs	r1, #128	@ 0x80
 800728a:	0049      	lsls	r1, r1, #1
 800728c:	430a      	orrs	r2, r1
 800728e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007290:	f7fe fe58 	bl	8005f44 <HAL_GetTick>
 8007294:	0003      	movs	r3, r0
 8007296:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007298:	e008      	b.n	80072ac <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800729a:	f7fe fe53 	bl	8005f44 <HAL_GetTick>
 800729e:	0002      	movs	r2, r0
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d901      	bls.n	80072ac <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e19e      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072ac:	4b60      	ldr	r3, [pc, #384]	@ (8007430 <HAL_RCC_OscConfig+0x680>)
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	2380      	movs	r3, #128	@ 0x80
 80072b2:	005b      	lsls	r3, r3, #1
 80072b4:	4013      	ands	r3, r2
 80072b6:	d0f0      	beq.n	800729a <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	2201      	movs	r2, #1
 80072be:	4013      	ands	r3, r2
 80072c0:	d01e      	beq.n	8007300 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	2204      	movs	r2, #4
 80072c8:	4013      	ands	r3, r2
 80072ca:	d010      	beq.n	80072ee <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80072cc:	4a55      	ldr	r2, [pc, #340]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072ce:	2390      	movs	r3, #144	@ 0x90
 80072d0:	58d3      	ldr	r3, [r2, r3]
 80072d2:	4954      	ldr	r1, [pc, #336]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072d4:	2204      	movs	r2, #4
 80072d6:	4313      	orrs	r3, r2
 80072d8:	2290      	movs	r2, #144	@ 0x90
 80072da:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80072dc:	4a51      	ldr	r2, [pc, #324]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072de:	2390      	movs	r3, #144	@ 0x90
 80072e0:	58d3      	ldr	r3, [r2, r3]
 80072e2:	4950      	ldr	r1, [pc, #320]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072e4:	2201      	movs	r2, #1
 80072e6:	4313      	orrs	r3, r2
 80072e8:	2290      	movs	r2, #144	@ 0x90
 80072ea:	508b      	str	r3, [r1, r2]
 80072ec:	e018      	b.n	8007320 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80072ee:	4a4d      	ldr	r2, [pc, #308]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072f0:	2390      	movs	r3, #144	@ 0x90
 80072f2:	58d3      	ldr	r3, [r2, r3]
 80072f4:	494b      	ldr	r1, [pc, #300]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80072f6:	2201      	movs	r2, #1
 80072f8:	4313      	orrs	r3, r2
 80072fa:	2290      	movs	r2, #144	@ 0x90
 80072fc:	508b      	str	r3, [r1, r2]
 80072fe:	e00f      	b.n	8007320 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007300:	4a48      	ldr	r2, [pc, #288]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007302:	2390      	movs	r3, #144	@ 0x90
 8007304:	58d3      	ldr	r3, [r2, r3]
 8007306:	4947      	ldr	r1, [pc, #284]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007308:	2201      	movs	r2, #1
 800730a:	4393      	bics	r3, r2
 800730c:	2290      	movs	r2, #144	@ 0x90
 800730e:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007310:	4a44      	ldr	r2, [pc, #272]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007312:	2390      	movs	r3, #144	@ 0x90
 8007314:	58d3      	ldr	r3, [r2, r3]
 8007316:	4943      	ldr	r1, [pc, #268]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007318:	2204      	movs	r2, #4
 800731a:	4393      	bics	r3, r2
 800731c:	2290      	movs	r2, #144	@ 0x90
 800731e:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d04f      	beq.n	80073c8 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007328:	f7fe fe0c 	bl	8005f44 <HAL_GetTick>
 800732c:	0003      	movs	r3, r0
 800732e:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007330:	e009      	b.n	8007346 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007332:	f7fe fe07 	bl	8005f44 <HAL_GetTick>
 8007336:	0002      	movs	r2, r0
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	1ad3      	subs	r3, r2, r3
 800733c:	4a3d      	ldr	r2, [pc, #244]	@ (8007434 <HAL_RCC_OscConfig+0x684>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e151      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007346:	4a37      	ldr	r2, [pc, #220]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007348:	2390      	movs	r3, #144	@ 0x90
 800734a:	58d3      	ldr	r3, [r2, r3]
 800734c:	2202      	movs	r2, #2
 800734e:	4013      	ands	r3, r2
 8007350:	d0ef      	beq.n	8007332 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	2280      	movs	r2, #128	@ 0x80
 8007358:	4013      	ands	r3, r2
 800735a:	d01a      	beq.n	8007392 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800735c:	4a31      	ldr	r2, [pc, #196]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800735e:	2390      	movs	r3, #144	@ 0x90
 8007360:	58d3      	ldr	r3, [r2, r3]
 8007362:	4930      	ldr	r1, [pc, #192]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007364:	2280      	movs	r2, #128	@ 0x80
 8007366:	4313      	orrs	r3, r2
 8007368:	2290      	movs	r2, #144	@ 0x90
 800736a:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800736c:	e009      	b.n	8007382 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736e:	f7fe fde9 	bl	8005f44 <HAL_GetTick>
 8007372:	0002      	movs	r2, r0
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	4a2e      	ldr	r2, [pc, #184]	@ (8007434 <HAL_RCC_OscConfig+0x684>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d901      	bls.n	8007382 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e133      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007382:	4a28      	ldr	r2, [pc, #160]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007384:	2390      	movs	r3, #144	@ 0x90
 8007386:	58d2      	ldr	r2, [r2, r3]
 8007388:	2380      	movs	r3, #128	@ 0x80
 800738a:	011b      	lsls	r3, r3, #4
 800738c:	4013      	ands	r3, r2
 800738e:	d0ee      	beq.n	800736e <HAL_RCC_OscConfig+0x5be>
 8007390:	e059      	b.n	8007446 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007392:	4a24      	ldr	r2, [pc, #144]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007394:	2390      	movs	r3, #144	@ 0x90
 8007396:	58d3      	ldr	r3, [r2, r3]
 8007398:	4922      	ldr	r1, [pc, #136]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 800739a:	2280      	movs	r2, #128	@ 0x80
 800739c:	4393      	bics	r3, r2
 800739e:	2290      	movs	r2, #144	@ 0x90
 80073a0:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80073a2:	e009      	b.n	80073b8 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073a4:	f7fe fdce 	bl	8005f44 <HAL_GetTick>
 80073a8:	0002      	movs	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	4a21      	ldr	r2, [pc, #132]	@ (8007434 <HAL_RCC_OscConfig+0x684>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d901      	bls.n	80073b8 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e118      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80073b8:	4a1a      	ldr	r2, [pc, #104]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80073ba:	2390      	movs	r3, #144	@ 0x90
 80073bc:	58d2      	ldr	r2, [r2, r3]
 80073be:	2380      	movs	r3, #128	@ 0x80
 80073c0:	011b      	lsls	r3, r3, #4
 80073c2:	4013      	ands	r3, r2
 80073c4:	d1ee      	bne.n	80073a4 <HAL_RCC_OscConfig+0x5f4>
 80073c6:	e03e      	b.n	8007446 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073c8:	f7fe fdbc 	bl	8005f44 <HAL_GetTick>
 80073cc:	0003      	movs	r3, r0
 80073ce:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80073d0:	e009      	b.n	80073e6 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d2:	f7fe fdb7 	bl	8005f44 <HAL_GetTick>
 80073d6:	0002      	movs	r2, r0
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	4a15      	ldr	r2, [pc, #84]	@ (8007434 <HAL_RCC_OscConfig+0x684>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d901      	bls.n	80073e6 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e101      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80073e6:	4a0f      	ldr	r2, [pc, #60]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80073e8:	2390      	movs	r3, #144	@ 0x90
 80073ea:	58d3      	ldr	r3, [r2, r3]
 80073ec:	2202      	movs	r2, #2
 80073ee:	4013      	ands	r3, r2
 80073f0:	d1ef      	bne.n	80073d2 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80073f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 80073f4:	2390      	movs	r3, #144	@ 0x90
 80073f6:	58d3      	ldr	r3, [r2, r3]
 80073f8:	2280      	movs	r2, #128	@ 0x80
 80073fa:	4013      	ands	r3, r2
 80073fc:	d023      	beq.n	8007446 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80073fe:	4a09      	ldr	r2, [pc, #36]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007400:	2390      	movs	r3, #144	@ 0x90
 8007402:	58d3      	ldr	r3, [r2, r3]
 8007404:	4907      	ldr	r1, [pc, #28]	@ (8007424 <HAL_RCC_OscConfig+0x674>)
 8007406:	2280      	movs	r2, #128	@ 0x80
 8007408:	4393      	bics	r3, r2
 800740a:	2290      	movs	r2, #144	@ 0x90
 800740c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800740e:	e013      	b.n	8007438 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007410:	f7fe fd98 	bl	8005f44 <HAL_GetTick>
 8007414:	0002      	movs	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	4a06      	ldr	r2, [pc, #24]	@ (8007434 <HAL_RCC_OscConfig+0x684>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d90b      	bls.n	8007438 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e0e2      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
 8007424:	40021000 	.word	0x40021000
 8007428:	80ffffff 	.word	0x80ffffff
 800742c:	fffffeff 	.word	0xfffffeff
 8007430:	40007000 	.word	0x40007000
 8007434:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007438:	4a6e      	ldr	r2, [pc, #440]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800743a:	2390      	movs	r3, #144	@ 0x90
 800743c:	58d2      	ldr	r2, [r2, r3]
 800743e:	2380      	movs	r3, #128	@ 0x80
 8007440:	011b      	lsls	r3, r3, #4
 8007442:	4013      	ands	r3, r2
 8007444:	d1e4      	bne.n	8007410 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007446:	231f      	movs	r3, #31
 8007448:	18fb      	adds	r3, r7, r3
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d105      	bne.n	800745c <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007450:	4b68      	ldr	r3, [pc, #416]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007452:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007454:	4b67      	ldr	r3, [pc, #412]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007456:	4968      	ldr	r1, [pc, #416]	@ (80075f8 <HAL_RCC_OscConfig+0x848>)
 8007458:	400a      	ands	r2, r1
 800745a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2220      	movs	r2, #32
 8007462:	4013      	ands	r3, r2
 8007464:	d03c      	beq.n	80074e0 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746a:	2b00      	cmp	r3, #0
 800746c:	d01c      	beq.n	80074a8 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800746e:	4a61      	ldr	r2, [pc, #388]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007470:	2398      	movs	r3, #152	@ 0x98
 8007472:	58d3      	ldr	r3, [r2, r3]
 8007474:	495f      	ldr	r1, [pc, #380]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007476:	2201      	movs	r2, #1
 8007478:	4313      	orrs	r3, r2
 800747a:	2298      	movs	r2, #152	@ 0x98
 800747c:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800747e:	f7fe fd61 	bl	8005f44 <HAL_GetTick>
 8007482:	0003      	movs	r3, r0
 8007484:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007488:	f7fe fd5c 	bl	8005f44 <HAL_GetTick>
 800748c:	0002      	movs	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e0a7      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800749a:	4a56      	ldr	r2, [pc, #344]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800749c:	2398      	movs	r3, #152	@ 0x98
 800749e:	58d3      	ldr	r3, [r2, r3]
 80074a0:	2202      	movs	r2, #2
 80074a2:	4013      	ands	r3, r2
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCC_OscConfig+0x6d8>
 80074a6:	e01b      	b.n	80074e0 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80074a8:	4a52      	ldr	r2, [pc, #328]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80074aa:	2398      	movs	r3, #152	@ 0x98
 80074ac:	58d3      	ldr	r3, [r2, r3]
 80074ae:	4951      	ldr	r1, [pc, #324]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80074b0:	2201      	movs	r2, #1
 80074b2:	4393      	bics	r3, r2
 80074b4:	2298      	movs	r2, #152	@ 0x98
 80074b6:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074b8:	f7fe fd44 	bl	8005f44 <HAL_GetTick>
 80074bc:	0003      	movs	r3, r0
 80074be:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80074c0:	e008      	b.n	80074d4 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80074c2:	f7fe fd3f 	bl	8005f44 <HAL_GetTick>
 80074c6:	0002      	movs	r2, r0
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e08a      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80074d4:	4a47      	ldr	r2, [pc, #284]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80074d6:	2398      	movs	r3, #152	@ 0x98
 80074d8:	58d3      	ldr	r3, [r2, r3]
 80074da:	2202      	movs	r2, #2
 80074dc:	4013      	ands	r3, r2
 80074de:	d1f0      	bne.n	80074c2 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d100      	bne.n	80074ea <HAL_RCC_OscConfig+0x73a>
 80074e8:	e07e      	b.n	80075e8 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80074ea:	4b42      	ldr	r3, [pc, #264]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2238      	movs	r2, #56	@ 0x38
 80074f0:	4013      	ands	r3, r2
 80074f2:	2b18      	cmp	r3, #24
 80074f4:	d100      	bne.n	80074f8 <HAL_RCC_OscConfig+0x748>
 80074f6:	e075      	b.n	80075e4 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d156      	bne.n	80075ae <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007500:	4b3c      	ldr	r3, [pc, #240]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	4b3b      	ldr	r3, [pc, #236]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007506:	493d      	ldr	r1, [pc, #244]	@ (80075fc <HAL_RCC_OscConfig+0x84c>)
 8007508:	400a      	ands	r2, r1
 800750a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800750c:	f7fe fd1a 	bl	8005f44 <HAL_GetTick>
 8007510:	0003      	movs	r3, r0
 8007512:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007514:	e008      	b.n	8007528 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007516:	f7fe fd15 	bl	8005f44 <HAL_GetTick>
 800751a:	0002      	movs	r2, r0
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e060      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007528:	4b32      	ldr	r3, [pc, #200]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	2380      	movs	r3, #128	@ 0x80
 800752e:	049b      	lsls	r3, r3, #18
 8007530:	4013      	ands	r3, r2
 8007532:	d1f0      	bne.n	8007516 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007534:	4b2f      	ldr	r3, [pc, #188]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	4a31      	ldr	r2, [pc, #196]	@ (8007600 <HAL_RCC_OscConfig+0x850>)
 800753a:	4013      	ands	r3, r2
 800753c:	0019      	movs	r1, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754c:	021b      	lsls	r3, r3, #8
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007554:	431a      	orrs	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007560:	431a      	orrs	r2, r3
 8007562:	4b24      	ldr	r3, [pc, #144]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007564:	430a      	orrs	r2, r1
 8007566:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8007568:	4b22      	ldr	r3, [pc, #136]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	4b21      	ldr	r3, [pc, #132]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800756e:	2180      	movs	r1, #128	@ 0x80
 8007570:	0549      	lsls	r1, r1, #21
 8007572:	430a      	orrs	r2, r1
 8007574:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007576:	4b1f      	ldr	r3, [pc, #124]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	4b1e      	ldr	r3, [pc, #120]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 800757c:	2180      	movs	r1, #128	@ 0x80
 800757e:	0449      	lsls	r1, r1, #17
 8007580:	430a      	orrs	r2, r1
 8007582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007584:	f7fe fcde 	bl	8005f44 <HAL_GetTick>
 8007588:	0003      	movs	r3, r0
 800758a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800758c:	e008      	b.n	80075a0 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800758e:	f7fe fcd9 	bl	8005f44 <HAL_GetTick>
 8007592:	0002      	movs	r2, r0
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	2b02      	cmp	r3, #2
 800759a:	d901      	bls.n	80075a0 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	e024      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075a0:	4b14      	ldr	r3, [pc, #80]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	2380      	movs	r3, #128	@ 0x80
 80075a6:	049b      	lsls	r3, r3, #18
 80075a8:	4013      	ands	r3, r2
 80075aa:	d0f0      	beq.n	800758e <HAL_RCC_OscConfig+0x7de>
 80075ac:	e01c      	b.n	80075e8 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075ae:	4b11      	ldr	r3, [pc, #68]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	4b10      	ldr	r3, [pc, #64]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80075b4:	4911      	ldr	r1, [pc, #68]	@ (80075fc <HAL_RCC_OscConfig+0x84c>)
 80075b6:	400a      	ands	r2, r1
 80075b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ba:	f7fe fcc3 	bl	8005f44 <HAL_GetTick>
 80075be:	0003      	movs	r3, r0
 80075c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075c2:	e008      	b.n	80075d6 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075c4:	f7fe fcbe 	bl	8005f44 <HAL_GetTick>
 80075c8:	0002      	movs	r2, r0
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	1ad3      	subs	r3, r2, r3
 80075ce:	2b02      	cmp	r3, #2
 80075d0:	d901      	bls.n	80075d6 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e009      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80075d6:	4b07      	ldr	r3, [pc, #28]	@ (80075f4 <HAL_RCC_OscConfig+0x844>)
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	2380      	movs	r3, #128	@ 0x80
 80075dc:	049b      	lsls	r3, r3, #18
 80075de:	4013      	ands	r3, r2
 80075e0:	d1f0      	bne.n	80075c4 <HAL_RCC_OscConfig+0x814>
 80075e2:	e001      	b.n	80075e8 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80075e4:	2301      	movs	r3, #1
 80075e6:	e000      	b.n	80075ea <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	0018      	movs	r0, r3
 80075ec:	46bd      	mov	sp, r7
 80075ee:	b008      	add	sp, #32
 80075f0:	bdb0      	pop	{r4, r5, r7, pc}
 80075f2:	46c0      	nop			@ (mov r8, r8)
 80075f4:	40021000 	.word	0x40021000
 80075f8:	efffffff 	.word	0xefffffff
 80075fc:	feffffff 	.word	0xfeffffff
 8007600:	11c1808c 	.word	0x11c1808c

08007604 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8007604:	b5b0      	push	{r4, r5, r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800760e:	4b6c      	ldr	r3, [pc, #432]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2207      	movs	r2, #7
 8007614:	4013      	ands	r3, r2
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	429a      	cmp	r2, r3
 800761a:	d911      	bls.n	8007640 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800761c:	4b68      	ldr	r3, [pc, #416]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2207      	movs	r2, #7
 8007622:	4393      	bics	r3, r2
 8007624:	0019      	movs	r1, r3
 8007626:	4b66      	ldr	r3, [pc, #408]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007628:	683a      	ldr	r2, [r7, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800762e:	4b64      	ldr	r3, [pc, #400]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2207      	movs	r2, #7
 8007634:	4013      	ands	r3, r2
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	429a      	cmp	r2, r3
 800763a:	d001      	beq.n	8007640 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e0bb      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2201      	movs	r2, #1
 8007646:	4013      	ands	r3, r2
 8007648:	d100      	bne.n	800764c <HAL_RCC_ClockConfig+0x48>
 800764a:	e064      	b.n	8007716 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	2b03      	cmp	r3, #3
 8007652:	d107      	bne.n	8007664 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007654:	4b5b      	ldr	r3, [pc, #364]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	2380      	movs	r3, #128	@ 0x80
 800765a:	049b      	lsls	r3, r3, #18
 800765c:	4013      	ands	r3, r2
 800765e:	d138      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	e0a9      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2b02      	cmp	r3, #2
 800766a:	d107      	bne.n	800767c <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800766c:	4b55      	ldr	r3, [pc, #340]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	2380      	movs	r3, #128	@ 0x80
 8007672:	029b      	lsls	r3, r3, #10
 8007674:	4013      	ands	r3, r2
 8007676:	d12c      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e09d      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d106      	bne.n	8007692 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007684:	4b4f      	ldr	r3, [pc, #316]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2202      	movs	r2, #2
 800768a:	4013      	ands	r3, r2
 800768c:	d121      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e092      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d107      	bne.n	80076aa <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800769a:	4b4a      	ldr	r3, [pc, #296]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	2380      	movs	r3, #128	@ 0x80
 80076a0:	00db      	lsls	r3, r3, #3
 80076a2:	4013      	ands	r3, r2
 80076a4:	d115      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e086      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d107      	bne.n	80076c2 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076b2:	4a44      	ldr	r2, [pc, #272]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 80076b4:	2394      	movs	r3, #148	@ 0x94
 80076b6:	58d3      	ldr	r3, [r2, r3]
 80076b8:	2202      	movs	r2, #2
 80076ba:	4013      	ands	r3, r2
 80076bc:	d109      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e07a      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076c2:	4a40      	ldr	r2, [pc, #256]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 80076c4:	2390      	movs	r3, #144	@ 0x90
 80076c6:	58d3      	ldr	r3, [r2, r3]
 80076c8:	2202      	movs	r2, #2
 80076ca:	4013      	ands	r3, r2
 80076cc:	d101      	bne.n	80076d2 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e072      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80076d2:	4b3c      	ldr	r3, [pc, #240]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	2207      	movs	r2, #7
 80076d8:	4393      	bics	r3, r2
 80076da:	0019      	movs	r1, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685a      	ldr	r2, [r3, #4]
 80076e0:	4b38      	ldr	r3, [pc, #224]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 80076e2:	430a      	orrs	r2, r1
 80076e4:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076e6:	f7fe fc2d 	bl	8005f44 <HAL_GetTick>
 80076ea:	0003      	movs	r3, r0
 80076ec:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ee:	e009      	b.n	8007704 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076f0:	f7fe fc28 	bl	8005f44 <HAL_GetTick>
 80076f4:	0002      	movs	r2, r0
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	4a33      	ldr	r2, [pc, #204]	@ (80077c8 <HAL_RCC_ClockConfig+0x1c4>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d901      	bls.n	8007704 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	e059      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007704:	4b2f      	ldr	r3, [pc, #188]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2238      	movs	r2, #56	@ 0x38
 800770a:	401a      	ands	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	00db      	lsls	r3, r3, #3
 8007712:	429a      	cmp	r2, r3
 8007714:	d1ec      	bne.n	80076f0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2202      	movs	r2, #2
 800771c:	4013      	ands	r3, r2
 800771e:	d009      	beq.n	8007734 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007720:	4b28      	ldr	r3, [pc, #160]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	4a29      	ldr	r2, [pc, #164]	@ (80077cc <HAL_RCC_ClockConfig+0x1c8>)
 8007726:	4013      	ands	r3, r2
 8007728:	0019      	movs	r1, r3
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	689a      	ldr	r2, [r3, #8]
 800772e:	4b25      	ldr	r3, [pc, #148]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007730:	430a      	orrs	r2, r1
 8007732:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007734:	4b22      	ldr	r3, [pc, #136]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2207      	movs	r2, #7
 800773a:	4013      	ands	r3, r2
 800773c:	683a      	ldr	r2, [r7, #0]
 800773e:	429a      	cmp	r2, r3
 8007740:	d211      	bcs.n	8007766 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007742:	4b1f      	ldr	r3, [pc, #124]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2207      	movs	r2, #7
 8007748:	4393      	bics	r3, r2
 800774a:	0019      	movs	r1, r3
 800774c:	4b1c      	ldr	r3, [pc, #112]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	430a      	orrs	r2, r1
 8007752:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007754:	4b1a      	ldr	r3, [pc, #104]	@ (80077c0 <HAL_RCC_ClockConfig+0x1bc>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2207      	movs	r2, #7
 800775a:	4013      	ands	r3, r2
 800775c:	683a      	ldr	r2, [r7, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d001      	beq.n	8007766 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e028      	b.n	80077b8 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2204      	movs	r2, #4
 800776c:	4013      	ands	r3, r2
 800776e:	d009      	beq.n	8007784 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007770:	4b14      	ldr	r3, [pc, #80]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	4a16      	ldr	r2, [pc, #88]	@ (80077d0 <HAL_RCC_ClockConfig+0x1cc>)
 8007776:	4013      	ands	r3, r2
 8007778:	0019      	movs	r1, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	68da      	ldr	r2, [r3, #12]
 800777e:	4b11      	ldr	r3, [pc, #68]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 8007780:	430a      	orrs	r2, r1
 8007782:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007784:	f000 f82a 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8007788:	0001      	movs	r1, r0
 800778a:	4b0e      	ldr	r3, [pc, #56]	@ (80077c4 <HAL_RCC_ClockConfig+0x1c0>)
 800778c:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800778e:	0a1b      	lsrs	r3, r3, #8
 8007790:	220f      	movs	r2, #15
 8007792:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007794:	4a0f      	ldr	r2, [pc, #60]	@ (80077d4 <HAL_RCC_ClockConfig+0x1d0>)
 8007796:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007798:	001a      	movs	r2, r3
 800779a:	231f      	movs	r3, #31
 800779c:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800779e:	000a      	movs	r2, r1
 80077a0:	40da      	lsrs	r2, r3
 80077a2:	4b0d      	ldr	r3, [pc, #52]	@ (80077d8 <HAL_RCC_ClockConfig+0x1d4>)
 80077a4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 80077a6:	250b      	movs	r5, #11
 80077a8:	197c      	adds	r4, r7, r5
 80077aa:	2003      	movs	r0, #3
 80077ac:	f7fe fb70 	bl	8005e90 <HAL_InitTick>
 80077b0:	0003      	movs	r3, r0
 80077b2:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80077b4:	197b      	adds	r3, r7, r5
 80077b6:	781b      	ldrb	r3, [r3, #0]
}
 80077b8:	0018      	movs	r0, r3
 80077ba:	46bd      	mov	sp, r7
 80077bc:	b004      	add	sp, #16
 80077be:	bdb0      	pop	{r4, r5, r7, pc}
 80077c0:	40022000 	.word	0x40022000
 80077c4:	40021000 	.word	0x40021000
 80077c8:	00001388 	.word	0x00001388
 80077cc:	fffff0ff 	.word	0xfffff0ff
 80077d0:	ffff8fff 	.word	0xffff8fff
 80077d4:	08010078 	.word	0x08010078
 80077d8:	20000004 	.word	0x20000004

080077dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b08a      	sub	sp, #40	@ 0x28
 80077e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077ea:	4b46      	ldr	r3, [pc, #280]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	2238      	movs	r2, #56	@ 0x38
 80077f0:	4013      	ands	r3, r2
 80077f2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077f4:	4b43      	ldr	r3, [pc, #268]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	2203      	movs	r2, #3
 80077fa:	4013      	ands	r3, r2
 80077fc:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <HAL_RCC_GetSysClockFreq+0x34>
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	2b18      	cmp	r3, #24
 8007808:	d125      	bne.n	8007856 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d122      	bne.n	8007856 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007810:	4b3c      	ldr	r3, [pc, #240]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2208      	movs	r2, #8
 8007816:	4013      	ands	r3, r2
 8007818:	d107      	bne.n	800782a <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 800781a:	4a3a      	ldr	r2, [pc, #232]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 800781c:	2394      	movs	r3, #148	@ 0x94
 800781e:	58d3      	ldr	r3, [r2, r3]
 8007820:	0a1b      	lsrs	r3, r3, #8
 8007822:	220f      	movs	r2, #15
 8007824:	4013      	ands	r3, r2
 8007826:	627b      	str	r3, [r7, #36]	@ 0x24
 8007828:	e005      	b.n	8007836 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800782a:	4b36      	ldr	r3, [pc, #216]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	091b      	lsrs	r3, r3, #4
 8007830:	220f      	movs	r2, #15
 8007832:	4013      	ands	r3, r2
 8007834:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	2b0b      	cmp	r3, #11
 800783a:	d901      	bls.n	8007840 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8007840:	4b31      	ldr	r3, [pc, #196]	@ (8007908 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007844:	0092      	lsls	r2, r2, #2
 8007846:	58d3      	ldr	r3, [r2, r3]
 8007848:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d11b      	bne.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007852:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007854:	e018      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	2b08      	cmp	r3, #8
 800785a:	d102      	bne.n	8007862 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800785c:	4b2b      	ldr	r3, [pc, #172]	@ (800790c <HAL_RCC_GetSysClockFreq+0x130>)
 800785e:	623b      	str	r3, [r7, #32]
 8007860:	e012      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	2b10      	cmp	r3, #16
 8007866:	d102      	bne.n	800786e <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007868:	4b29      	ldr	r3, [pc, #164]	@ (8007910 <HAL_RCC_GetSysClockFreq+0x134>)
 800786a:	623b      	str	r3, [r7, #32]
 800786c:	e00c      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	2b20      	cmp	r3, #32
 8007872:	d103      	bne.n	800787c <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007874:	23fa      	movs	r3, #250	@ 0xfa
 8007876:	01db      	lsls	r3, r3, #7
 8007878:	623b      	str	r3, [r7, #32]
 800787a:	e005      	b.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 800787c:	69bb      	ldr	r3, [r7, #24]
 800787e:	2b28      	cmp	r3, #40	@ 0x28
 8007880:	d102      	bne.n	8007888 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007882:	2380      	movs	r3, #128	@ 0x80
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	2b18      	cmp	r3, #24
 800788c:	d135      	bne.n	80078fa <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800788e:	4b1d      	ldr	r3, [pc, #116]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	2203      	movs	r2, #3
 8007894:	4013      	ands	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007898:	4b1a      	ldr	r3, [pc, #104]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	091b      	lsrs	r3, r3, #4
 800789e:	2207      	movs	r2, #7
 80078a0:	4013      	ands	r3, r2
 80078a2:	3301      	adds	r3, #1
 80078a4:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d003      	beq.n	80078b4 <HAL_RCC_GetSysClockFreq+0xd8>
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	2b03      	cmp	r3, #3
 80078b0:	d003      	beq.n	80078ba <HAL_RCC_GetSysClockFreq+0xde>
 80078b2:	e005      	b.n	80078c0 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80078b4:	4b15      	ldr	r3, [pc, #84]	@ (800790c <HAL_RCC_GetSysClockFreq+0x130>)
 80078b6:	61fb      	str	r3, [r7, #28]
        break;
 80078b8:	e005      	b.n	80078c6 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80078ba:	4b15      	ldr	r3, [pc, #84]	@ (8007910 <HAL_RCC_GetSysClockFreq+0x134>)
 80078bc:	61fb      	str	r3, [r7, #28]
        break;
 80078be:	e002      	b.n	80078c6 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80078c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c2:	61fb      	str	r3, [r7, #28]
        break;
 80078c4:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80078c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	0a1b      	lsrs	r3, r3, #8
 80078cc:	227f      	movs	r2, #127	@ 0x7f
 80078ce:	4013      	ands	r3, r2
 80078d0:	69fa      	ldr	r2, [r7, #28]
 80078d2:	4353      	muls	r3, r2
 80078d4:	68f9      	ldr	r1, [r7, #12]
 80078d6:	0018      	movs	r0, r3
 80078d8:	f7f8 fc32 	bl	8000140 <__udivsi3>
 80078dc:	0003      	movs	r3, r0
 80078de:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80078e0:	4b08      	ldr	r3, [pc, #32]	@ (8007904 <HAL_RCC_GetSysClockFreq+0x128>)
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	0f5b      	lsrs	r3, r3, #29
 80078e6:	2207      	movs	r2, #7
 80078e8:	4013      	ands	r3, r2
 80078ea:	3301      	adds	r3, #1
 80078ec:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80078ee:	6879      	ldr	r1, [r7, #4]
 80078f0:	68b8      	ldr	r0, [r7, #8]
 80078f2:	f7f8 fc25 	bl	8000140 <__udivsi3>
 80078f6:	0003      	movs	r3, r0
 80078f8:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80078fa:	6a3b      	ldr	r3, [r7, #32]
}
 80078fc:	0018      	movs	r0, r3
 80078fe:	46bd      	mov	sp, r7
 8007900:	b00a      	add	sp, #40	@ 0x28
 8007902:	bd80      	pop	{r7, pc}
 8007904:	40021000 	.word	0x40021000
 8007908:	08010090 	.word	0x08010090
 800790c:	00f42400 	.word	0x00f42400
 8007910:	003d0900 	.word	0x003d0900

08007914 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007918:	4b02      	ldr	r3, [pc, #8]	@ (8007924 <HAL_RCC_GetHCLKFreq+0x10>)
 800791a:	681b      	ldr	r3, [r3, #0]
}
 800791c:	0018      	movs	r0, r3
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	46c0      	nop			@ (mov r8, r8)
 8007924:	20000004 	.word	0x20000004

08007928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 800792c:	f7ff fff2 	bl	8007914 <HAL_RCC_GetHCLKFreq>
 8007930:	0001      	movs	r1, r0
 8007932:	4b07      	ldr	r3, [pc, #28]	@ (8007950 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	0b1b      	lsrs	r3, r3, #12
 8007938:	2207      	movs	r2, #7
 800793a:	4013      	ands	r3, r2
 800793c:	4a05      	ldr	r2, [pc, #20]	@ (8007954 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800793e:	5cd3      	ldrb	r3, [r2, r3]
 8007940:	001a      	movs	r2, r3
 8007942:	231f      	movs	r3, #31
 8007944:	4013      	ands	r3, r2
 8007946:	40d9      	lsrs	r1, r3
 8007948:	000b      	movs	r3, r1
}
 800794a:	0018      	movs	r0, r3
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	40021000 	.word	0x40021000
 8007954:	08010088 	.word	0x08010088

08007958 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007960:	2300      	movs	r3, #0
 8007962:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007964:	4b2f      	ldr	r3, [pc, #188]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007966:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007968:	2380      	movs	r3, #128	@ 0x80
 800796a:	055b      	lsls	r3, r3, #21
 800796c:	4013      	ands	r3, r2
 800796e:	d004      	beq.n	800797a <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007970:	f7ff fa12 	bl	8006d98 <HAL_PWREx_GetVoltageRange>
 8007974:	0003      	movs	r3, r0
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	e017      	b.n	80079aa <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800797a:	4b2a      	ldr	r3, [pc, #168]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800797c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800797e:	4b29      	ldr	r3, [pc, #164]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007980:	2180      	movs	r1, #128	@ 0x80
 8007982:	0549      	lsls	r1, r1, #21
 8007984:	430a      	orrs	r2, r1
 8007986:	659a      	str	r2, [r3, #88]	@ 0x58
 8007988:	4b26      	ldr	r3, [pc, #152]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800798a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800798c:	2380      	movs	r3, #128	@ 0x80
 800798e:	055b      	lsls	r3, r3, #21
 8007990:	4013      	ands	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]
 8007994:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007996:	f7ff f9ff 	bl	8006d98 <HAL_PWREx_GetVoltageRange>
 800799a:	0003      	movs	r3, r0
 800799c:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800799e:	4b21      	ldr	r3, [pc, #132]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80079a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80079a2:	4b20      	ldr	r3, [pc, #128]	@ (8007a24 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80079a4:	4920      	ldr	r1, [pc, #128]	@ (8007a28 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 80079a6:	400a      	ands	r2, r1
 80079a8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	2380      	movs	r3, #128	@ 0x80
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d111      	bne.n	80079d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b80      	cmp	r3, #128	@ 0x80
 80079b8:	d91c      	bls.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2bb0      	cmp	r3, #176	@ 0xb0
 80079be:	d902      	bls.n	80079c6 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80079c0:	2302      	movs	r3, #2
 80079c2:	613b      	str	r3, [r7, #16]
 80079c4:	e016      	b.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b90      	cmp	r3, #144	@ 0x90
 80079ca:	d902      	bls.n	80079d2 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80079cc:	2301      	movs	r3, #1
 80079ce:	613b      	str	r3, [r7, #16]
 80079d0:	e010      	b.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 80079d2:	2300      	movs	r3, #0
 80079d4:	613b      	str	r3, [r7, #16]
 80079d6:	e00d      	b.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b7f      	cmp	r3, #127	@ 0x7f
 80079dc:	d902      	bls.n	80079e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 80079de:	2302      	movs	r3, #2
 80079e0:	613b      	str	r3, [r7, #16]
 80079e2:	e007      	b.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2b70      	cmp	r3, #112	@ 0x70
 80079e8:	d102      	bne.n	80079f0 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80079ea:	2301      	movs	r3, #1
 80079ec:	613b      	str	r3, [r7, #16]
 80079ee:	e001      	b.n	80079f4 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80079f0:	2300      	movs	r3, #0
 80079f2:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80079f4:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2207      	movs	r2, #7
 80079fa:	4393      	bics	r3, r2
 80079fc:	0019      	movs	r1, r3
 80079fe:	4b0b      	ldr	r3, [pc, #44]	@ (8007a2c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007a06:	4b09      	ldr	r3, [pc, #36]	@ (8007a2c <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	2207      	movs	r2, #7
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d001      	beq.n	8007a18 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e000      	b.n	8007a1a <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	b006      	add	sp, #24
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	46c0      	nop			@ (mov r8, r8)
 8007a24:	40021000 	.word	0x40021000
 8007a28:	efffffff 	.word	0xefffffff
 8007a2c:	40022000 	.word	0x40022000

08007a30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a38:	2313      	movs	r3, #19
 8007a3a:	18fb      	adds	r3, r7, r3
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a40:	2312      	movs	r3, #18
 8007a42:	18fb      	adds	r3, r7, r3
 8007a44:	2200      	movs	r2, #0
 8007a46:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	2380      	movs	r3, #128	@ 0x80
 8007a4e:	021b      	lsls	r3, r3, #8
 8007a50:	4013      	ands	r3, r2
 8007a52:	d100      	bne.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007a54:	e0b7      	b.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a56:	2011      	movs	r0, #17
 8007a58:	183b      	adds	r3, r7, r0
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a62:	2380      	movs	r3, #128	@ 0x80
 8007a64:	055b      	lsls	r3, r3, #21
 8007a66:	4013      	ands	r3, r2
 8007a68:	d110      	bne.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a6a:	4b49      	ldr	r3, [pc, #292]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a6e:	4b48      	ldr	r3, [pc, #288]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a70:	2180      	movs	r1, #128	@ 0x80
 8007a72:	0549      	lsls	r1, r1, #21
 8007a74:	430a      	orrs	r2, r1
 8007a76:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a78:	4b45      	ldr	r3, [pc, #276]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a7a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a7c:	2380      	movs	r3, #128	@ 0x80
 8007a7e:	055b      	lsls	r3, r3, #21
 8007a80:	4013      	ands	r3, r2
 8007a82:	60bb      	str	r3, [r7, #8]
 8007a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a86:	183b      	adds	r3, r7, r0
 8007a88:	2201      	movs	r2, #1
 8007a8a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a8c:	4b41      	ldr	r3, [pc, #260]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	4b40      	ldr	r3, [pc, #256]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007a92:	2180      	movs	r1, #128	@ 0x80
 8007a94:	0049      	lsls	r1, r1, #1
 8007a96:	430a      	orrs	r2, r1
 8007a98:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a9a:	f7fe fa53 	bl	8005f44 <HAL_GetTick>
 8007a9e:	0003      	movs	r3, r0
 8007aa0:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007aa2:	e00b      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aa4:	f7fe fa4e 	bl	8005f44 <HAL_GetTick>
 8007aa8:	0002      	movs	r2, r0
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d904      	bls.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007ab2:	2313      	movs	r3, #19
 8007ab4:	18fb      	adds	r3, r7, r3
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	701a      	strb	r2, [r3, #0]
        break;
 8007aba:	e005      	b.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007abc:	4b35      	ldr	r3, [pc, #212]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	2380      	movs	r3, #128	@ 0x80
 8007ac2:	005b      	lsls	r3, r3, #1
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	d0ed      	beq.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007ac8:	2313      	movs	r3, #19
 8007aca:	18fb      	adds	r3, r7, r3
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d168      	bne.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ad4:	2390      	movs	r3, #144	@ 0x90
 8007ad6:	58d2      	ldr	r2, [r2, r3]
 8007ad8:	23c0      	movs	r3, #192	@ 0xc0
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	4013      	ands	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d01f      	beq.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d01a      	beq.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007af0:	4a27      	ldr	r2, [pc, #156]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007af2:	2390      	movs	r3, #144	@ 0x90
 8007af4:	58d3      	ldr	r3, [r2, r3]
 8007af6:	4a28      	ldr	r2, [pc, #160]	@ (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007af8:	4013      	ands	r3, r2
 8007afa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007afc:	4a24      	ldr	r2, [pc, #144]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007afe:	2390      	movs	r3, #144	@ 0x90
 8007b00:	58d3      	ldr	r3, [r2, r3]
 8007b02:	4923      	ldr	r1, [pc, #140]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b04:	2280      	movs	r2, #128	@ 0x80
 8007b06:	0252      	lsls	r2, r2, #9
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	2290      	movs	r2, #144	@ 0x90
 8007b0c:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b0e:	4a20      	ldr	r2, [pc, #128]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b10:	2390      	movs	r3, #144	@ 0x90
 8007b12:	58d3      	ldr	r3, [r2, r3]
 8007b14:	491e      	ldr	r1, [pc, #120]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b16:	4a21      	ldr	r2, [pc, #132]	@ (8007b9c <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8007b18:	4013      	ands	r3, r2
 8007b1a:	2290      	movs	r2, #144	@ 0x90
 8007b1c:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007b1e:	491c      	ldr	r1, [pc, #112]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b20:	2290      	movs	r2, #144	@ 0x90
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	d017      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b2e:	f7fe fa09 	bl	8005f44 <HAL_GetTick>
 8007b32:	0003      	movs	r3, r0
 8007b34:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b36:	e00c      	b.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b38:	f7fe fa04 	bl	8005f44 <HAL_GetTick>
 8007b3c:	0002      	movs	r2, r0
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	1ad3      	subs	r3, r2, r3
 8007b42:	4a17      	ldr	r2, [pc, #92]	@ (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d904      	bls.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8007b48:	2313      	movs	r3, #19
 8007b4a:	18fb      	adds	r3, r7, r3
 8007b4c:	2203      	movs	r2, #3
 8007b4e:	701a      	strb	r2, [r3, #0]
            break;
 8007b50:	e005      	b.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b52:	4a0f      	ldr	r2, [pc, #60]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b54:	2390      	movs	r3, #144	@ 0x90
 8007b56:	58d3      	ldr	r3, [r2, r3]
 8007b58:	2202      	movs	r2, #2
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	d0ec      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8007b5e:	2313      	movs	r3, #19
 8007b60:	18fb      	adds	r3, r7, r3
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b68:	4a09      	ldr	r2, [pc, #36]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b6a:	2390      	movs	r3, #144	@ 0x90
 8007b6c:	58d3      	ldr	r3, [r2, r3]
 8007b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b70:	401a      	ands	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	4906      	ldr	r1, [pc, #24]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	2290      	movs	r2, #144	@ 0x90
 8007b7c:	508b      	str	r3, [r1, r2]
 8007b7e:	e017      	b.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b80:	2312      	movs	r3, #18
 8007b82:	18fb      	adds	r3, r7, r3
 8007b84:	2213      	movs	r2, #19
 8007b86:	18ba      	adds	r2, r7, r2
 8007b88:	7812      	ldrb	r2, [r2, #0]
 8007b8a:	701a      	strb	r2, [r3, #0]
 8007b8c:	e010      	b.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007b8e:	46c0      	nop			@ (mov r8, r8)
 8007b90:	40021000 	.word	0x40021000
 8007b94:	40007000 	.word	0x40007000
 8007b98:	fffffcff 	.word	0xfffffcff
 8007b9c:	fffeffff 	.word	0xfffeffff
 8007ba0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba4:	2312      	movs	r3, #18
 8007ba6:	18fb      	adds	r3, r7, r3
 8007ba8:	2213      	movs	r2, #19
 8007baa:	18ba      	adds	r2, r7, r2
 8007bac:	7812      	ldrb	r2, [r2, #0]
 8007bae:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007bb0:	2311      	movs	r3, #17
 8007bb2:	18fb      	adds	r3, r7, r3
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d105      	bne.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bba:	4ba4      	ldr	r3, [pc, #656]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bbc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007bbe:	4ba3      	ldr	r3, [pc, #652]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bc0:	49a3      	ldr	r1, [pc, #652]	@ (8007e50 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8007bc2:	400a      	ands	r2, r1
 8007bc4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	4013      	ands	r3, r2
 8007bce:	d00b      	beq.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007bd0:	4a9e      	ldr	r2, [pc, #632]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bd2:	2388      	movs	r3, #136	@ 0x88
 8007bd4:	58d3      	ldr	r3, [r2, r3]
 8007bd6:	2203      	movs	r2, #3
 8007bd8:	4393      	bics	r3, r2
 8007bda:	001a      	movs	r2, r3
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	499a      	ldr	r1, [pc, #616]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007be2:	4313      	orrs	r3, r2
 8007be4:	2288      	movs	r2, #136	@ 0x88
 8007be6:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2202      	movs	r2, #2
 8007bee:	4013      	ands	r3, r2
 8007bf0:	d00b      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007bf2:	4a96      	ldr	r2, [pc, #600]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007bf4:	2388      	movs	r3, #136	@ 0x88
 8007bf6:	58d3      	ldr	r3, [r2, r3]
 8007bf8:	220c      	movs	r2, #12
 8007bfa:	4393      	bics	r3, r2
 8007bfc:	001a      	movs	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	4992      	ldr	r1, [pc, #584]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	2288      	movs	r2, #136	@ 0x88
 8007c08:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2210      	movs	r2, #16
 8007c10:	4013      	ands	r3, r2
 8007c12:	d00a      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c14:	4a8d      	ldr	r2, [pc, #564]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c16:	2388      	movs	r3, #136	@ 0x88
 8007c18:	58d3      	ldr	r3, [r2, r3]
 8007c1a:	4a8e      	ldr	r2, [pc, #568]	@ (8007e54 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8007c1c:	401a      	ands	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	498a      	ldr	r1, [pc, #552]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	2288      	movs	r2, #136	@ 0x88
 8007c28:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2208      	movs	r2, #8
 8007c30:	4013      	ands	r3, r2
 8007c32:	d00a      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8007c34:	4a85      	ldr	r2, [pc, #532]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c36:	2388      	movs	r3, #136	@ 0x88
 8007c38:	58d3      	ldr	r3, [r2, r3]
 8007c3a:	4a87      	ldr	r2, [pc, #540]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8007c3c:	401a      	ands	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	4982      	ldr	r1, [pc, #520]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c44:	4313      	orrs	r3, r2
 8007c46:	2288      	movs	r2, #136	@ 0x88
 8007c48:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2204      	movs	r2, #4
 8007c50:	4013      	ands	r3, r2
 8007c52:	d00b      	beq.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8007c54:	4a7d      	ldr	r2, [pc, #500]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c56:	2388      	movs	r3, #136	@ 0x88
 8007c58:	58d3      	ldr	r3, [r2, r3]
 8007c5a:	22c0      	movs	r2, #192	@ 0xc0
 8007c5c:	4393      	bics	r3, r2
 8007c5e:	001a      	movs	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	4979      	ldr	r1, [pc, #484]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c66:	4313      	orrs	r3, r2
 8007c68:	2288      	movs	r2, #136	@ 0x88
 8007c6a:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2220      	movs	r2, #32
 8007c72:	4013      	ands	r3, r2
 8007c74:	d00a      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c76:	4a75      	ldr	r2, [pc, #468]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c78:	2388      	movs	r3, #136	@ 0x88
 8007c7a:	58d3      	ldr	r3, [r2, r3]
 8007c7c:	4a77      	ldr	r2, [pc, #476]	@ (8007e5c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007c7e:	401a      	ands	r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	4971      	ldr	r1, [pc, #452]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c86:	4313      	orrs	r3, r2
 8007c88:	2288      	movs	r2, #136	@ 0x88
 8007c8a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2240      	movs	r2, #64	@ 0x40
 8007c92:	4013      	ands	r3, r2
 8007c94:	d00a      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c96:	4a6d      	ldr	r2, [pc, #436]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007c98:	2388      	movs	r3, #136	@ 0x88
 8007c9a:	58d3      	ldr	r3, [r2, r3]
 8007c9c:	4a70      	ldr	r2, [pc, #448]	@ (8007e60 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8007c9e:	401a      	ands	r2, r3
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	69db      	ldr	r3, [r3, #28]
 8007ca4:	4969      	ldr	r1, [pc, #420]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	2288      	movs	r2, #136	@ 0x88
 8007caa:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2280      	movs	r2, #128	@ 0x80
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	d00a      	beq.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cb6:	4a65      	ldr	r2, [pc, #404]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cb8:	2388      	movs	r3, #136	@ 0x88
 8007cba:	58d3      	ldr	r3, [r2, r3]
 8007cbc:	4a69      	ldr	r2, [pc, #420]	@ (8007e64 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8007cbe:	401a      	ands	r2, r3
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a1b      	ldr	r3, [r3, #32]
 8007cc4:	4961      	ldr	r1, [pc, #388]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	2288      	movs	r2, #136	@ 0x88
 8007cca:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	2380      	movs	r3, #128	@ 0x80
 8007cd2:	005b      	lsls	r3, r3, #1
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	d00a      	beq.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007cd8:	4a5c      	ldr	r2, [pc, #368]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cda:	2388      	movs	r3, #136	@ 0x88
 8007cdc:	58d3      	ldr	r3, [r2, r3]
 8007cde:	4a62      	ldr	r2, [pc, #392]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007ce0:	401a      	ands	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce6:	4959      	ldr	r1, [pc, #356]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	2288      	movs	r2, #136	@ 0x88
 8007cec:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	2380      	movs	r3, #128	@ 0x80
 8007cf4:	009b      	lsls	r3, r3, #2
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	d00a      	beq.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007cfa:	4a54      	ldr	r2, [pc, #336]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007cfc:	2388      	movs	r3, #136	@ 0x88
 8007cfe:	58d3      	ldr	r3, [r2, r3]
 8007d00:	4a5a      	ldr	r2, [pc, #360]	@ (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8007d02:	401a      	ands	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d08:	4950      	ldr	r1, [pc, #320]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	2288      	movs	r2, #136	@ 0x88
 8007d0e:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	2380      	movs	r3, #128	@ 0x80
 8007d16:	01db      	lsls	r3, r3, #7
 8007d18:	4013      	ands	r3, r2
 8007d1a:	d017      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d20:	2380      	movs	r3, #128	@ 0x80
 8007d22:	055b      	lsls	r3, r3, #21
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d106      	bne.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8007d28:	4b48      	ldr	r3, [pc, #288]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d2a:	68da      	ldr	r2, [r3, #12]
 8007d2c:	4b47      	ldr	r3, [pc, #284]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d2e:	2180      	movs	r1, #128	@ 0x80
 8007d30:	0249      	lsls	r1, r1, #9
 8007d32:	430a      	orrs	r2, r1
 8007d34:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d36:	4a45      	ldr	r2, [pc, #276]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d38:	2388      	movs	r3, #136	@ 0x88
 8007d3a:	58d3      	ldr	r3, [r2, r3]
 8007d3c:	4a4c      	ldr	r2, [pc, #304]	@ (8007e70 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8007d3e:	401a      	ands	r2, r3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d44:	4941      	ldr	r1, [pc, #260]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	2288      	movs	r2, #136	@ 0x88
 8007d4a:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	2380      	movs	r3, #128	@ 0x80
 8007d52:	015b      	lsls	r3, r3, #5
 8007d54:	4013      	ands	r3, r2
 8007d56:	d017      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d5c:	2380      	movs	r3, #128	@ 0x80
 8007d5e:	051b      	lsls	r3, r3, #20
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d106      	bne.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007d64:	4b39      	ldr	r3, [pc, #228]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d66:	68da      	ldr	r2, [r3, #12]
 8007d68:	4b38      	ldr	r3, [pc, #224]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d6a:	2180      	movs	r1, #128	@ 0x80
 8007d6c:	0449      	lsls	r1, r1, #17
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007d72:	4a36      	ldr	r2, [pc, #216]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d74:	2388      	movs	r3, #136	@ 0x88
 8007d76:	58d3      	ldr	r3, [r2, r3]
 8007d78:	4a3e      	ldr	r2, [pc, #248]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007d7a:	401a      	ands	r2, r3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d80:	4932      	ldr	r1, [pc, #200]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	2288      	movs	r2, #136	@ 0x88
 8007d86:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	2380      	movs	r3, #128	@ 0x80
 8007d8e:	019b      	lsls	r3, r3, #6
 8007d90:	4013      	ands	r3, r2
 8007d92:	d017      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d98:	2380      	movs	r3, #128	@ 0x80
 8007d9a:	051b      	lsls	r3, r3, #20
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d106      	bne.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007da0:	4b2a      	ldr	r3, [pc, #168]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	4b29      	ldr	r3, [pc, #164]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007da6:	2180      	movs	r1, #128	@ 0x80
 8007da8:	0449      	lsls	r1, r1, #17
 8007daa:	430a      	orrs	r2, r1
 8007dac:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007dae:	4a27      	ldr	r2, [pc, #156]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007db0:	2388      	movs	r3, #136	@ 0x88
 8007db2:	58d3      	ldr	r3, [r2, r3]
 8007db4:	4a2f      	ldr	r2, [pc, #188]	@ (8007e74 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007db6:	401a      	ands	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dbc:	4923      	ldr	r1, [pc, #140]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	2288      	movs	r2, #136	@ 0x88
 8007dc2:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	2380      	movs	r3, #128	@ 0x80
 8007dca:	00db      	lsls	r3, r3, #3
 8007dcc:	4013      	ands	r3, r2
 8007dce:	d017      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd4:	2380      	movs	r3, #128	@ 0x80
 8007dd6:	045b      	lsls	r3, r3, #17
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d106      	bne.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dde:	68da      	ldr	r2, [r3, #12]
 8007de0:	4b1a      	ldr	r3, [pc, #104]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007de2:	2180      	movs	r1, #128	@ 0x80
 8007de4:	0449      	lsls	r1, r1, #17
 8007de6:	430a      	orrs	r2, r1
 8007de8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007dea:	4a18      	ldr	r2, [pc, #96]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dec:	2388      	movs	r3, #136	@ 0x88
 8007dee:	58d3      	ldr	r3, [r2, r3]
 8007df0:	4a21      	ldr	r2, [pc, #132]	@ (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007df2:	401a      	ands	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df8:	4914      	ldr	r1, [pc, #80]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	2288      	movs	r2, #136	@ 0x88
 8007dfe:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	2380      	movs	r3, #128	@ 0x80
 8007e06:	011b      	lsls	r3, r3, #4
 8007e08:	4013      	ands	r3, r2
 8007e0a:	d017      	beq.n	8007e3c <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e10:	2380      	movs	r3, #128	@ 0x80
 8007e12:	049b      	lsls	r3, r3, #18
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d106      	bne.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007e18:	4b0c      	ldr	r3, [pc, #48]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e1a:	68da      	ldr	r2, [r3, #12]
 8007e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e1e:	2180      	movs	r1, #128	@ 0x80
 8007e20:	0449      	lsls	r1, r1, #17
 8007e22:	430a      	orrs	r2, r1
 8007e24:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007e26:	4a09      	ldr	r2, [pc, #36]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e28:	2388      	movs	r3, #136	@ 0x88
 8007e2a:	58d3      	ldr	r3, [r2, r3]
 8007e2c:	4a12      	ldr	r2, [pc, #72]	@ (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8007e2e:	401a      	ands	r2, r3
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e34:	4905      	ldr	r1, [pc, #20]	@ (8007e4c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e36:	4313      	orrs	r3, r2
 8007e38:	2288      	movs	r2, #136	@ 0x88
 8007e3a:	508b      	str	r3, [r1, r2]

  }

  return status;
 8007e3c:	2312      	movs	r3, #18
 8007e3e:	18fb      	adds	r3, r7, r3
 8007e40:	781b      	ldrb	r3, [r3, #0]
}
 8007e42:	0018      	movs	r0, r3
 8007e44:	46bd      	mov	sp, r7
 8007e46:	b006      	add	sp, #24
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	46c0      	nop			@ (mov r8, r8)
 8007e4c:	40021000 	.word	0x40021000
 8007e50:	efffffff 	.word	0xefffffff
 8007e54:	fffff3ff 	.word	0xfffff3ff
 8007e58:	fffffcff 	.word	0xfffffcff
 8007e5c:	ffffcfff 	.word	0xffffcfff
 8007e60:	fffcffff 	.word	0xfffcffff
 8007e64:	fff3ffff 	.word	0xfff3ffff
 8007e68:	ffcfffff 	.word	0xffcfffff
 8007e6c:	ff3fffff 	.word	0xff3fffff
 8007e70:	cfffffff 	.word	0xcfffffff
 8007e74:	f3ffffff 	.word	0xf3ffffff
 8007e78:	feffffff 	.word	0xfeffffff

08007e7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007e7c:	b590      	push	{r4, r7, lr}
 8007e7e:	b089      	sub	sp, #36	@ 0x24
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007e84:	2300      	movs	r3, #0
 8007e86:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	2380      	movs	r3, #128	@ 0x80
 8007e8c:	021b      	lsls	r3, r3, #8
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d154      	bne.n	8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007e92:	4ad5      	ldr	r2, [pc, #852]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007e94:	2390      	movs	r3, #144	@ 0x90
 8007e96:	58d2      	ldr	r2, [r2, r3]
 8007e98:	23c0      	movs	r3, #192	@ 0xc0
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	23c0      	movs	r3, #192	@ 0xc0
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d039      	beq.n	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	23c0      	movs	r3, #192	@ 0xc0
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d901      	bls.n	8007eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007eb4:	f000 fd1a 	bl	80088ec <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	2380      	movs	r3, #128	@ 0x80
 8007ebc:	005b      	lsls	r3, r3, #1
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d006      	beq.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	2380      	movs	r3, #128	@ 0x80
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d00f      	beq.n	8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 8007ecc:	f000 fd0e 	bl	80088ec <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ed0:	4ac5      	ldr	r2, [pc, #788]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007ed2:	2390      	movs	r3, #144	@ 0x90
 8007ed4:	58d3      	ldr	r3, [r2, r3]
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	4013      	ands	r3, r2
 8007eda:	2b02      	cmp	r3, #2
 8007edc:	d001      	beq.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8007ede:	f000 fd07 	bl	80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 8007ee2:	2380      	movs	r3, #128	@ 0x80
 8007ee4:	021b      	lsls	r3, r3, #8
 8007ee6:	61fb      	str	r3, [r7, #28]
        break;
 8007ee8:	f000 fd02 	bl	80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007eec:	4abe      	ldr	r2, [pc, #760]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007eee:	2394      	movs	r3, #148	@ 0x94
 8007ef0:	58d3      	ldr	r3, [r2, r3]
 8007ef2:	2202      	movs	r2, #2
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d001      	beq.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8007efa:	f000 fcfb 	bl	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8007efe:	4aba      	ldr	r2, [pc, #744]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007f00:	2394      	movs	r3, #148	@ 0x94
 8007f02:	58d3      	ldr	r3, [r2, r3]
 8007f04:	2204      	movs	r2, #4
 8007f06:	4013      	ands	r3, r2
 8007f08:	2b04      	cmp	r3, #4
 8007f0a:	d103      	bne.n	8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 8007f0c:	23fa      	movs	r3, #250	@ 0xfa
 8007f0e:	61fb      	str	r3, [r7, #28]
        break;
 8007f10:	f000 fcf0 	bl	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8007f14:	23fa      	movs	r3, #250	@ 0xfa
 8007f16:	01db      	lsls	r3, r3, #7
 8007f18:	61fb      	str	r3, [r7, #28]
        break;
 8007f1a:	f000 fceb 	bl	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007f1e:	4bb2      	ldr	r3, [pc, #712]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	2380      	movs	r3, #128	@ 0x80
 8007f24:	029b      	lsls	r3, r3, #10
 8007f26:	401a      	ands	r2, r3
 8007f28:	2380      	movs	r3, #128	@ 0x80
 8007f2a:	029b      	lsls	r3, r3, #10
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d001      	beq.n	8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8007f30:	f000 fce2 	bl	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 8007f34:	4bad      	ldr	r3, [pc, #692]	@ (80081ec <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8007f36:	61fb      	str	r3, [r7, #28]
        break;
 8007f38:	f000 fcde 	bl	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	2380      	movs	r3, #128	@ 0x80
 8007f40:	029b      	lsls	r3, r3, #10
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d100      	bne.n	8007f48 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8007f46:	e11a      	b.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	2380      	movs	r3, #128	@ 0x80
 8007f4c:	029b      	lsls	r3, r3, #10
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d901      	bls.n	8007f56 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8007f52:	f000 fcd3 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	2380      	movs	r3, #128	@ 0x80
 8007f5a:	025b      	lsls	r3, r3, #9
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d100      	bne.n	8007f62 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8007f60:	e10d      	b.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	2380      	movs	r3, #128	@ 0x80
 8007f66:	025b      	lsls	r3, r3, #9
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d901      	bls.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8007f6c:	f000 fcc6 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	2380      	movs	r3, #128	@ 0x80
 8007f74:	01db      	lsls	r3, r3, #7
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d100      	bne.n	8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007f7a:	e1eb      	b.n	8008354 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	2380      	movs	r3, #128	@ 0x80
 8007f80:	01db      	lsls	r3, r3, #7
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d901      	bls.n	8007f8a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8007f86:	f000 fcb9 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	2380      	movs	r3, #128	@ 0x80
 8007f8e:	019b      	lsls	r3, r3, #6
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d101      	bne.n	8007f98 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8007f94:	f000 fc50 	bl	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	2380      	movs	r3, #128	@ 0x80
 8007f9c:	019b      	lsls	r3, r3, #6
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8007fa2:	f000 fcab 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	2380      	movs	r3, #128	@ 0x80
 8007faa:	015b      	lsls	r3, r3, #5
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d101      	bne.n	8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007fb0:	f000 fbe2 	bl	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	2380      	movs	r3, #128	@ 0x80
 8007fb8:	015b      	lsls	r3, r3, #5
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d901      	bls.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007fbe:	f000 fc9d 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	2380      	movs	r3, #128	@ 0x80
 8007fc6:	011b      	lsls	r3, r3, #4
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d101      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8007fcc:	f000 fba9 	bl	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	2380      	movs	r3, #128	@ 0x80
 8007fd4:	011b      	lsls	r3, r3, #4
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d901      	bls.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8007fda:	f000 fc8f 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	2380      	movs	r3, #128	@ 0x80
 8007fe2:	00db      	lsls	r3, r3, #3
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d101      	bne.n	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8007fe8:	f000 fb70 	bl	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	2380      	movs	r3, #128	@ 0x80
 8007ff0:	00db      	lsls	r3, r3, #3
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d901      	bls.n	8007ffa <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8007ff6:	f000 fc81 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	2380      	movs	r3, #128	@ 0x80
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	429a      	cmp	r2, r3
 8008002:	d100      	bne.n	8008006 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8008004:	e305      	b.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	2380      	movs	r3, #128	@ 0x80
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	429a      	cmp	r2, r3
 800800e:	d901      	bls.n	8008014 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8008010:	f000 fc74 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	2380      	movs	r3, #128	@ 0x80
 8008018:	005b      	lsls	r3, r3, #1
 800801a:	429a      	cmp	r2, r3
 800801c:	d100      	bne.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800801e:	e29b      	b.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	2380      	movs	r3, #128	@ 0x80
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	429a      	cmp	r2, r3
 8008028:	d901      	bls.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 800802a:	f000 fc67 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b80      	cmp	r3, #128	@ 0x80
 8008032:	d100      	bne.n	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8008034:	e22f      	b.n	8008496 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2b80      	cmp	r3, #128	@ 0x80
 800803a:	d901      	bls.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 800803c:	f000 fc5e 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b20      	cmp	r3, #32
 8008044:	d80f      	bhi.n	8008066 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d101      	bne.n	8008050 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 800804c:	f000 fc56 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2b20      	cmp	r3, #32
 8008054:	d901      	bls.n	800805a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 8008056:	f000 fc51 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	009a      	lsls	r2, r3, #2
 800805e:	4b64      	ldr	r3, [pc, #400]	@ (80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8008060:	18d3      	adds	r3, r2, r3
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	469f      	mov	pc, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2b40      	cmp	r3, #64	@ 0x40
 800806a:	d100      	bne.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 800806c:	e1df      	b.n	800842e <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 800806e:	f000 fc45 	bl	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008072:	4a5d      	ldr	r2, [pc, #372]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008074:	2388      	movs	r3, #136	@ 0x88
 8008076:	58d3      	ldr	r3, [r2, r3]
 8008078:	2203      	movs	r2, #3
 800807a:	4013      	ands	r3, r2
 800807c:	617b      	str	r3, [r7, #20]
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	2b03      	cmp	r3, #3
 8008082:	d025      	beq.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2b03      	cmp	r3, #3
 8008088:	d82d      	bhi.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b02      	cmp	r3, #2
 800808e:	d013      	beq.n	80080b8 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	2b02      	cmp	r3, #2
 8008094:	d827      	bhi.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d003      	beq.n	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d005      	beq.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 80080a2:	e020      	b.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 80080a4:	f7ff fc40 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80080a8:	0003      	movs	r3, r0
 80080aa:	61fb      	str	r3, [r7, #28]
            break;
 80080ac:	e022      	b.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 80080ae:	f7ff fb95 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 80080b2:	0003      	movs	r3, r0
 80080b4:	61fb      	str	r3, [r7, #28]
            break;
 80080b6:	e01d      	b.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80080b8:	4b4b      	ldr	r3, [pc, #300]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	2380      	movs	r3, #128	@ 0x80
 80080be:	00db      	lsls	r3, r3, #3
 80080c0:	401a      	ands	r2, r3
 80080c2:	2380      	movs	r3, #128	@ 0x80
 80080c4:	00db      	lsls	r3, r3, #3
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d110      	bne.n	80080ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 80080ca:	4b4a      	ldr	r3, [pc, #296]	@ (80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80080cc:	61fb      	str	r3, [r7, #28]
            break;
 80080ce:	e00d      	b.n	80080ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80080d0:	4a45      	ldr	r2, [pc, #276]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80080d2:	2390      	movs	r3, #144	@ 0x90
 80080d4:	58d3      	ldr	r3, [r2, r3]
 80080d6:	2202      	movs	r2, #2
 80080d8:	4013      	ands	r3, r2
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d109      	bne.n	80080f2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 80080de:	2380      	movs	r3, #128	@ 0x80
 80080e0:	021b      	lsls	r3, r3, #8
 80080e2:	61fb      	str	r3, [r7, #28]
            break;
 80080e4:	e005      	b.n	80080f2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 80080e6:	46c0      	nop			@ (mov r8, r8)
 80080e8:	f000 fc09 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80080ec:	46c0      	nop			@ (mov r8, r8)
 80080ee:	f000 fc06 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80080f2:	46c0      	nop			@ (mov r8, r8)
        break;
 80080f4:	f000 fc03 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80080f8:	4a3b      	ldr	r2, [pc, #236]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80080fa:	2388      	movs	r3, #136	@ 0x88
 80080fc:	58d3      	ldr	r3, [r2, r3]
 80080fe:	220c      	movs	r2, #12
 8008100:	4013      	ands	r3, r2
 8008102:	617b      	str	r3, [r7, #20]
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2b0c      	cmp	r3, #12
 8008108:	d025      	beq.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2b0c      	cmp	r3, #12
 800810e:	d82d      	bhi.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	2b08      	cmp	r3, #8
 8008114:	d013      	beq.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2b08      	cmp	r3, #8
 800811a:	d827      	bhi.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	2b04      	cmp	r3, #4
 8008126:	d005      	beq.n	8008134 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 8008128:	e020      	b.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 800812a:	f7ff fbfd 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 800812e:	0003      	movs	r3, r0
 8008130:	61fb      	str	r3, [r7, #28]
            break;
 8008132:	e022      	b.n	800817a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 8008134:	f7ff fb52 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8008138:	0003      	movs	r3, r0
 800813a:	61fb      	str	r3, [r7, #28]
            break;
 800813c:	e01d      	b.n	800817a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800813e:	4b2a      	ldr	r3, [pc, #168]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	2380      	movs	r3, #128	@ 0x80
 8008144:	00db      	lsls	r3, r3, #3
 8008146:	401a      	ands	r2, r3
 8008148:	2380      	movs	r3, #128	@ 0x80
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	429a      	cmp	r2, r3
 800814e:	d110      	bne.n	8008172 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 8008150:	4b28      	ldr	r3, [pc, #160]	@ (80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8008152:	61fb      	str	r3, [r7, #28]
            break;
 8008154:	e00d      	b.n	8008172 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008156:	4a24      	ldr	r2, [pc, #144]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008158:	2390      	movs	r3, #144	@ 0x90
 800815a:	58d3      	ldr	r3, [r2, r3]
 800815c:	2202      	movs	r2, #2
 800815e:	4013      	ands	r3, r2
 8008160:	2b02      	cmp	r3, #2
 8008162:	d109      	bne.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 8008164:	2380      	movs	r3, #128	@ 0x80
 8008166:	021b      	lsls	r3, r3, #8
 8008168:	61fb      	str	r3, [r7, #28]
            break;
 800816a:	e005      	b.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 800816c:	46c0      	nop			@ (mov r8, r8)
 800816e:	f000 fbc6 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008172:	46c0      	nop			@ (mov r8, r8)
 8008174:	f000 fbc3 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008178:	46c0      	nop			@ (mov r8, r8)
        break;
 800817a:	f000 fbc0 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 800817e:	f7ff fbd3 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 8008182:	0003      	movs	r3, r0
 8008184:	61fb      	str	r3, [r7, #28]
        break;
 8008186:	f000 fbba 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800818a:	4a17      	ldr	r2, [pc, #92]	@ (80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800818c:	2388      	movs	r3, #136	@ 0x88
 800818e:	58d2      	ldr	r2, [r2, r3]
 8008190:	23c0      	movs	r3, #192	@ 0xc0
 8008192:	011b      	lsls	r3, r3, #4
 8008194:	4013      	ands	r3, r2
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	697a      	ldr	r2, [r7, #20]
 800819a:	23c0      	movs	r3, #192	@ 0xc0
 800819c:	011b      	lsls	r3, r3, #4
 800819e:	429a      	cmp	r2, r3
 80081a0:	d036      	beq.n	8008210 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 80081a2:	697a      	ldr	r2, [r7, #20]
 80081a4:	23c0      	movs	r3, #192	@ 0xc0
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d83c      	bhi.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80081ac:	697a      	ldr	r2, [r7, #20]
 80081ae:	2380      	movs	r3, #128	@ 0x80
 80081b0:	011b      	lsls	r3, r3, #4
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d020      	beq.n	80081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	2380      	movs	r3, #128	@ 0x80
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	429a      	cmp	r2, r3
 80081be:	d832      	bhi.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d005      	beq.n	80081d2 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	2380      	movs	r3, #128	@ 0x80
 80081ca:	00db      	lsls	r3, r3, #3
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d005      	beq.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 80081d0:	e029      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 80081d2:	f7ff fba9 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80081d6:	0003      	movs	r3, r0
 80081d8:	61fb      	str	r3, [r7, #28]
            break;
 80081da:	e02b      	b.n	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 80081dc:	f7ff fafe 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 80081e0:	0003      	movs	r3, r0
 80081e2:	61fb      	str	r3, [r7, #28]
            break;
 80081e4:	e026      	b.n	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80081e6:	46c0      	nop			@ (mov r8, r8)
 80081e8:	40021000 	.word	0x40021000
 80081ec:	0001e848 	.word	0x0001e848
 80081f0:	080100c0 	.word	0x080100c0
 80081f4:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80081f8:	4bbb      	ldr	r3, [pc, #748]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	2380      	movs	r3, #128	@ 0x80
 80081fe:	00db      	lsls	r3, r3, #3
 8008200:	401a      	ands	r2, r3
 8008202:	2380      	movs	r3, #128	@ 0x80
 8008204:	00db      	lsls	r3, r3, #3
 8008206:	429a      	cmp	r2, r3
 8008208:	d110      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 800820a:	4bb8      	ldr	r3, [pc, #736]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800820c:	61fb      	str	r3, [r7, #28]
            break;
 800820e:	e00d      	b.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008210:	4ab5      	ldr	r2, [pc, #724]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008212:	2390      	movs	r3, #144	@ 0x90
 8008214:	58d3      	ldr	r3, [r2, r3]
 8008216:	2202      	movs	r2, #2
 8008218:	4013      	ands	r3, r2
 800821a:	2b02      	cmp	r3, #2
 800821c:	d109      	bne.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 800821e:	2380      	movs	r3, #128	@ 0x80
 8008220:	021b      	lsls	r3, r3, #8
 8008222:	61fb      	str	r3, [r7, #28]
            break;
 8008224:	e005      	b.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 8008226:	46c0      	nop			@ (mov r8, r8)
 8008228:	f000 fb69 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800822c:	46c0      	nop			@ (mov r8, r8)
 800822e:	f000 fb66 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008232:	46c0      	nop			@ (mov r8, r8)
        break;
 8008234:	f000 fb63 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8008238:	4aab      	ldr	r2, [pc, #684]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800823a:	2388      	movs	r3, #136	@ 0x88
 800823c:	58d2      	ldr	r2, [r2, r3]
 800823e:	23c0      	movs	r3, #192	@ 0xc0
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4013      	ands	r3, r2
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	697a      	ldr	r2, [r7, #20]
 8008248:	23c0      	movs	r3, #192	@ 0xc0
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	429a      	cmp	r2, r3
 800824e:	d02d      	beq.n	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8008250:	697a      	ldr	r2, [r7, #20]
 8008252:	23c0      	movs	r3, #192	@ 0xc0
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	429a      	cmp	r2, r3
 8008258:	d833      	bhi.n	80082c2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800825a:	697a      	ldr	r2, [r7, #20]
 800825c:	2380      	movs	r3, #128	@ 0x80
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	429a      	cmp	r2, r3
 8008262:	d017      	beq.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	2380      	movs	r3, #128	@ 0x80
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	429a      	cmp	r2, r3
 800826c:	d829      	bhi.n	80082c2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d005      	beq.n	8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	2380      	movs	r3, #128	@ 0x80
 8008278:	005b      	lsls	r3, r3, #1
 800827a:	429a      	cmp	r2, r3
 800827c:	d005      	beq.n	800828a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 800827e:	e020      	b.n	80082c2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008280:	f7ff fb52 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 8008284:	0003      	movs	r3, r0
 8008286:	61fb      	str	r3, [r7, #28]
            break;
 8008288:	e022      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 800828a:	f7ff faa7 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 800828e:	0003      	movs	r3, r0
 8008290:	61fb      	str	r3, [r7, #28]
            break;
 8008292:	e01d      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008294:	4b94      	ldr	r3, [pc, #592]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	2380      	movs	r3, #128	@ 0x80
 800829a:	00db      	lsls	r3, r3, #3
 800829c:	401a      	ands	r2, r3
 800829e:	2380      	movs	r3, #128	@ 0x80
 80082a0:	00db      	lsls	r3, r3, #3
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d110      	bne.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 80082a6:	4b91      	ldr	r3, [pc, #580]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80082a8:	61fb      	str	r3, [r7, #28]
            break;
 80082aa:	e00d      	b.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082ac:	4a8e      	ldr	r2, [pc, #568]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80082ae:	2390      	movs	r3, #144	@ 0x90
 80082b0:	58d3      	ldr	r3, [r2, r3]
 80082b2:	2202      	movs	r2, #2
 80082b4:	4013      	ands	r3, r2
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d109      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 80082ba:	2380      	movs	r3, #128	@ 0x80
 80082bc:	021b      	lsls	r3, r3, #8
 80082be:	61fb      	str	r3, [r7, #28]
            break;
 80082c0:	e005      	b.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 80082c2:	46c0      	nop			@ (mov r8, r8)
 80082c4:	f000 fb1b 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80082c8:	46c0      	nop			@ (mov r8, r8)
 80082ca:	f000 fb18 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80082ce:	46c0      	nop			@ (mov r8, r8)
        break;
 80082d0:	f000 fb15 	bl	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 80082d4:	4a84      	ldr	r2, [pc, #528]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80082d6:	2388      	movs	r3, #136	@ 0x88
 80082d8:	58d3      	ldr	r3, [r2, r3]
 80082da:	22c0      	movs	r2, #192	@ 0xc0
 80082dc:	4013      	ands	r3, r2
 80082de:	617b      	str	r3, [r7, #20]
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80082e4:	d025      	beq.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	2bc0      	cmp	r3, #192	@ 0xc0
 80082ea:	d82d      	bhi.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	2b80      	cmp	r3, #128	@ 0x80
 80082f0:	d013      	beq.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	2b80      	cmp	r3, #128	@ 0x80
 80082f6:	d827      	bhi.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	2b40      	cmp	r3, #64	@ 0x40
 8008302:	d005      	beq.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8008304:	e020      	b.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008306:	f7ff fb0f 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 800830a:	0003      	movs	r3, r0
 800830c:	61fb      	str	r3, [r7, #28]
            break;
 800830e:	e020      	b.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 8008310:	f7ff fa64 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8008314:	0003      	movs	r3, r0
 8008316:	61fb      	str	r3, [r7, #28]
            break;
 8008318:	e01b      	b.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800831a:	4b73      	ldr	r3, [pc, #460]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	2380      	movs	r3, #128	@ 0x80
 8008320:	00db      	lsls	r3, r3, #3
 8008322:	401a      	ands	r2, r3
 8008324:	2380      	movs	r3, #128	@ 0x80
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	429a      	cmp	r2, r3
 800832a:	d10f      	bne.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 800832c:	4b6f      	ldr	r3, [pc, #444]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800832e:	61fb      	str	r3, [r7, #28]
            break;
 8008330:	e00c      	b.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008332:	4a6d      	ldr	r2, [pc, #436]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008334:	2390      	movs	r3, #144	@ 0x90
 8008336:	58d3      	ldr	r3, [r2, r3]
 8008338:	2202      	movs	r2, #2
 800833a:	4013      	ands	r3, r2
 800833c:	2b02      	cmp	r3, #2
 800833e:	d107      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 8008340:	2380      	movs	r3, #128	@ 0x80
 8008342:	021b      	lsls	r3, r3, #8
 8008344:	61fb      	str	r3, [r7, #28]
            break;
 8008346:	e003      	b.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 8008348:	46c0      	nop			@ (mov r8, r8)
 800834a:	e2d8      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800834c:	46c0      	nop			@ (mov r8, r8)
 800834e:	e2d6      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008350:	46c0      	nop			@ (mov r8, r8)
        break;
 8008352:	e2d4      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008354:	4a64      	ldr	r2, [pc, #400]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008356:	2388      	movs	r3, #136	@ 0x88
 8008358:	58d2      	ldr	r2, [r2, r3]
 800835a:	23c0      	movs	r3, #192	@ 0xc0
 800835c:	059b      	lsls	r3, r3, #22
 800835e:	4013      	ands	r3, r2
 8008360:	617b      	str	r3, [r7, #20]
 8008362:	697a      	ldr	r2, [r7, #20]
 8008364:	2380      	movs	r3, #128	@ 0x80
 8008366:	059b      	lsls	r3, r3, #22
 8008368:	429a      	cmp	r2, r3
 800836a:	d012      	beq.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	2380      	movs	r3, #128	@ 0x80
 8008370:	059b      	lsls	r3, r3, #22
 8008372:	429a      	cmp	r2, r3
 8008374:	d825      	bhi.n	80083c2 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d005      	beq.n	8008388 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	2380      	movs	r3, #128	@ 0x80
 8008380:	055b      	lsls	r3, r3, #21
 8008382:	429a      	cmp	r2, r3
 8008384:	d014      	beq.n	80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 8008386:	e01c      	b.n	80083c2 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 8008388:	f7ff fa28 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 800838c:	0003      	movs	r3, r0
 800838e:	61fb      	str	r3, [r7, #28]
            break;
 8008390:	e018      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008392:	4b55      	ldr	r3, [pc, #340]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	2380      	movs	r3, #128	@ 0x80
 8008398:	00db      	lsls	r3, r3, #3
 800839a:	401a      	ands	r2, r3
 800839c:	2380      	movs	r3, #128	@ 0x80
 800839e:	00db      	lsls	r3, r3, #3
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d102      	bne.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 80083a4:	4b51      	ldr	r3, [pc, #324]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80083a6:	61fb      	str	r3, [r7, #28]
            break;
 80083a8:	e00c      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 80083aa:	2300      	movs	r3, #0
 80083ac:	61fb      	str	r3, [r7, #28]
            break;
 80083ae:	e009      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80083b0:	2408      	movs	r4, #8
 80083b2:	193b      	adds	r3, r7, r4
 80083b4:	0018      	movs	r0, r3
 80083b6:	f000 faad 	bl	8008914 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 80083ba:	193b      	adds	r3, r7, r4
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	61fb      	str	r3, [r7, #28]
            break;
 80083c0:	e000      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 80083c2:	46c0      	nop			@ (mov r8, r8)
        break;
 80083c4:	e29b      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80083c6:	4a48      	ldr	r2, [pc, #288]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80083c8:	2388      	movs	r3, #136	@ 0x88
 80083ca:	58d2      	ldr	r2, [r2, r3]
 80083cc:	23c0      	movs	r3, #192	@ 0xc0
 80083ce:	019b      	lsls	r3, r3, #6
 80083d0:	4013      	ands	r3, r2
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	2380      	movs	r3, #128	@ 0x80
 80083d8:	019b      	lsls	r3, r3, #6
 80083da:	429a      	cmp	r2, r3
 80083dc:	d017      	beq.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	2380      	movs	r3, #128	@ 0x80
 80083e2:	019b      	lsls	r3, r3, #6
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d81e      	bhi.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d005      	beq.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 80083ee:	697a      	ldr	r2, [r7, #20]
 80083f0:	2380      	movs	r3, #128	@ 0x80
 80083f2:	015b      	lsls	r3, r3, #5
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d005      	beq.n	8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 80083f8:	e015      	b.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 80083fa:	f7ff fa95 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80083fe:	0003      	movs	r3, r0
 8008400:	61fb      	str	r3, [r7, #28]
            break;
 8008402:	e013      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8008404:	f7ff f9ea 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8008408:	0003      	movs	r3, r0
 800840a:	61fb      	str	r3, [r7, #28]
            break;
 800840c:	e00e      	b.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800840e:	4b36      	ldr	r3, [pc, #216]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	2380      	movs	r3, #128	@ 0x80
 8008414:	00db      	lsls	r3, r3, #3
 8008416:	401a      	ands	r2, r3
 8008418:	2380      	movs	r3, #128	@ 0x80
 800841a:	00db      	lsls	r3, r3, #3
 800841c:	429a      	cmp	r2, r3
 800841e:	d104      	bne.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 8008420:	4b32      	ldr	r3, [pc, #200]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008422:	61fb      	str	r3, [r7, #28]
            break;
 8008424:	e001      	b.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 8008426:	46c0      	nop			@ (mov r8, r8)
 8008428:	e269      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800842a:	46c0      	nop			@ (mov r8, r8)
        break;
 800842c:	e267      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800842e:	4a2e      	ldr	r2, [pc, #184]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008430:	2388      	movs	r3, #136	@ 0x88
 8008432:	58d2      	ldr	r2, [r2, r3]
 8008434:	23c0      	movs	r3, #192	@ 0xc0
 8008436:	029b      	lsls	r3, r3, #10
 8008438:	4013      	ands	r3, r2
 800843a:	617b      	str	r3, [r7, #20]
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	2380      	movs	r3, #128	@ 0x80
 8008440:	029b      	lsls	r3, r3, #10
 8008442:	429a      	cmp	r2, r3
 8008444:	d017      	beq.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	2380      	movs	r3, #128	@ 0x80
 800844a:	029b      	lsls	r3, r3, #10
 800844c:	429a      	cmp	r2, r3
 800844e:	d81e      	bhi.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d005      	beq.n	8008462 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 8008456:	697a      	ldr	r2, [r7, #20]
 8008458:	2380      	movs	r3, #128	@ 0x80
 800845a:	025b      	lsls	r3, r3, #9
 800845c:	429a      	cmp	r2, r3
 800845e:	d005      	beq.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 8008460:	e015      	b.n	800848e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008462:	f7ff fa61 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 8008466:	0003      	movs	r3, r0
 8008468:	61fb      	str	r3, [r7, #28]
            break;
 800846a:	e013      	b.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 800846c:	f7ff f9b6 	bl	80077dc <HAL_RCC_GetSysClockFreq>
 8008470:	0003      	movs	r3, r0
 8008472:	61fb      	str	r3, [r7, #28]
            break;
 8008474:	e00e      	b.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008476:	4b1c      	ldr	r3, [pc, #112]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	2380      	movs	r3, #128	@ 0x80
 800847c:	00db      	lsls	r3, r3, #3
 800847e:	401a      	ands	r2, r3
 8008480:	2380      	movs	r3, #128	@ 0x80
 8008482:	00db      	lsls	r3, r3, #3
 8008484:	429a      	cmp	r2, r3
 8008486:	d104      	bne.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 8008488:	4b18      	ldr	r3, [pc, #96]	@ (80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800848a:	61fb      	str	r3, [r7, #28]
            break;
 800848c:	e001      	b.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 800848e:	46c0      	nop			@ (mov r8, r8)
 8008490:	e235      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008492:	46c0      	nop			@ (mov r8, r8)
        break;
 8008494:	e233      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008496:	4a14      	ldr	r2, [pc, #80]	@ (80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008498:	2388      	movs	r3, #136	@ 0x88
 800849a:	58d2      	ldr	r2, [r2, r3]
 800849c:	23c0      	movs	r3, #192	@ 0xc0
 800849e:	031b      	lsls	r3, r3, #12
 80084a0:	4013      	ands	r3, r2
 80084a2:	617b      	str	r3, [r7, #20]
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	23c0      	movs	r3, #192	@ 0xc0
 80084a8:	031b      	lsls	r3, r3, #12
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d041      	beq.n	8008532 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	23c0      	movs	r3, #192	@ 0xc0
 80084b2:	031b      	lsls	r3, r3, #12
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d847      	bhi.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80084b8:	697a      	ldr	r2, [r7, #20]
 80084ba:	2380      	movs	r3, #128	@ 0x80
 80084bc:	031b      	lsls	r3, r3, #12
 80084be:	429a      	cmp	r2, r3
 80084c0:	d02b      	beq.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	2380      	movs	r3, #128	@ 0x80
 80084c6:	031b      	lsls	r3, r3, #12
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d83d      	bhi.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d005      	beq.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	2380      	movs	r3, #128	@ 0x80
 80084d6:	02db      	lsls	r3, r3, #11
 80084d8:	429a      	cmp	r2, r3
 80084da:	d009      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 80084dc:	e034      	b.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 80084de:	f7ff fa23 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80084e2:	0003      	movs	r3, r0
 80084e4:	61fb      	str	r3, [r7, #28]
            break;
 80084e6:	e036      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80084e8:	40021000 	.word	0x40021000
 80084ec:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80084f0:	4abd      	ldr	r2, [pc, #756]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80084f2:	2394      	movs	r3, #148	@ 0x94
 80084f4:	58d3      	ldr	r3, [r2, r3]
 80084f6:	2202      	movs	r2, #2
 80084f8:	4013      	ands	r3, r2
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d126      	bne.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80084fe:	4aba      	ldr	r2, [pc, #744]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008500:	2394      	movs	r3, #148	@ 0x94
 8008502:	58d3      	ldr	r3, [r2, r3]
 8008504:	2204      	movs	r2, #4
 8008506:	4013      	ands	r3, r2
 8008508:	2b04      	cmp	r3, #4
 800850a:	d102      	bne.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 800850c:	23fa      	movs	r3, #250	@ 0xfa
 800850e:	61fb      	str	r3, [r7, #28]
            break;
 8008510:	e01c      	b.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 8008512:	23fa      	movs	r3, #250	@ 0xfa
 8008514:	01db      	lsls	r3, r3, #7
 8008516:	61fb      	str	r3, [r7, #28]
            break;
 8008518:	e018      	b.n	800854c <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800851a:	4bb3      	ldr	r3, [pc, #716]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	2380      	movs	r3, #128	@ 0x80
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	401a      	ands	r2, r3
 8008524:	2380      	movs	r3, #128	@ 0x80
 8008526:	00db      	lsls	r3, r3, #3
 8008528:	429a      	cmp	r2, r3
 800852a:	d111      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 800852c:	4baf      	ldr	r3, [pc, #700]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 800852e:	61fb      	str	r3, [r7, #28]
            break;
 8008530:	e00e      	b.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008532:	4aad      	ldr	r2, [pc, #692]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008534:	2390      	movs	r3, #144	@ 0x90
 8008536:	58d3      	ldr	r3, [r2, r3]
 8008538:	2202      	movs	r2, #2
 800853a:	4013      	ands	r3, r2
 800853c:	2b02      	cmp	r3, #2
 800853e:	d109      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 8008540:	2380      	movs	r3, #128	@ 0x80
 8008542:	021b      	lsls	r3, r3, #8
 8008544:	61fb      	str	r3, [r7, #28]
            break;
 8008546:	e005      	b.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 8008548:	46c0      	nop			@ (mov r8, r8)
 800854a:	e1d8      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800854c:	46c0      	nop			@ (mov r8, r8)
 800854e:	e1d6      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008550:	46c0      	nop			@ (mov r8, r8)
 8008552:	e1d4      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008554:	46c0      	nop			@ (mov r8, r8)
        break;
 8008556:	e1d2      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008558:	4aa3      	ldr	r2, [pc, #652]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800855a:	2388      	movs	r3, #136	@ 0x88
 800855c:	58d2      	ldr	r2, [r2, r3]
 800855e:	23c0      	movs	r3, #192	@ 0xc0
 8008560:	039b      	lsls	r3, r3, #14
 8008562:	4013      	ands	r3, r2
 8008564:	617b      	str	r3, [r7, #20]
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	23c0      	movs	r3, #192	@ 0xc0
 800856a:	039b      	lsls	r3, r3, #14
 800856c:	429a      	cmp	r2, r3
 800856e:	d03d      	beq.n	80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008570:	697a      	ldr	r2, [r7, #20]
 8008572:	23c0      	movs	r3, #192	@ 0xc0
 8008574:	039b      	lsls	r3, r3, #14
 8008576:	429a      	cmp	r2, r3
 8008578:	d843      	bhi.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	2380      	movs	r3, #128	@ 0x80
 800857e:	039b      	lsls	r3, r3, #14
 8008580:	429a      	cmp	r2, r3
 8008582:	d027      	beq.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	2380      	movs	r3, #128	@ 0x80
 8008588:	039b      	lsls	r3, r3, #14
 800858a:	429a      	cmp	r2, r3
 800858c:	d839      	bhi.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d005      	beq.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	2380      	movs	r3, #128	@ 0x80
 8008598:	035b      	lsls	r3, r3, #13
 800859a:	429a      	cmp	r2, r3
 800859c:	d005      	beq.n	80085aa <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 800859e:	e030      	b.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 80085a0:	f7ff f9c2 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80085a4:	0003      	movs	r3, r0
 80085a6:	61fb      	str	r3, [r7, #28]
            break;
 80085a8:	e032      	b.n	8008610 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80085aa:	4a8f      	ldr	r2, [pc, #572]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085ac:	2394      	movs	r3, #148	@ 0x94
 80085ae:	58d3      	ldr	r3, [r2, r3]
 80085b0:	2202      	movs	r2, #2
 80085b2:	4013      	ands	r3, r2
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d126      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80085b8:	4a8b      	ldr	r2, [pc, #556]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085ba:	2394      	movs	r3, #148	@ 0x94
 80085bc:	58d3      	ldr	r3, [r2, r3]
 80085be:	2204      	movs	r2, #4
 80085c0:	4013      	ands	r3, r2
 80085c2:	2b04      	cmp	r3, #4
 80085c4:	d102      	bne.n	80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 80085c6:	23fa      	movs	r3, #250	@ 0xfa
 80085c8:	61fb      	str	r3, [r7, #28]
            break;
 80085ca:	e01c      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 80085cc:	23fa      	movs	r3, #250	@ 0xfa
 80085ce:	01db      	lsls	r3, r3, #7
 80085d0:	61fb      	str	r3, [r7, #28]
            break;
 80085d2:	e018      	b.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085d4:	4b84      	ldr	r3, [pc, #528]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	2380      	movs	r3, #128	@ 0x80
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	401a      	ands	r2, r3
 80085de:	2380      	movs	r3, #128	@ 0x80
 80085e0:	00db      	lsls	r3, r3, #3
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d111      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 80085e6:	4b81      	ldr	r3, [pc, #516]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80085e8:	61fb      	str	r3, [r7, #28]
            break;
 80085ea:	e00e      	b.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085ec:	4a7e      	ldr	r2, [pc, #504]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80085ee:	2390      	movs	r3, #144	@ 0x90
 80085f0:	58d3      	ldr	r3, [r2, r3]
 80085f2:	2202      	movs	r2, #2
 80085f4:	4013      	ands	r3, r2
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d109      	bne.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 80085fa:	2380      	movs	r3, #128	@ 0x80
 80085fc:	021b      	lsls	r3, r3, #8
 80085fe:	61fb      	str	r3, [r7, #28]
            break;
 8008600:	e005      	b.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8008602:	46c0      	nop			@ (mov r8, r8)
 8008604:	e17b      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008606:	46c0      	nop			@ (mov r8, r8)
 8008608:	e179      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800860a:	46c0      	nop			@ (mov r8, r8)
 800860c:	e177      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800860e:	46c0      	nop			@ (mov r8, r8)
        break;
 8008610:	e175      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008612:	4a75      	ldr	r2, [pc, #468]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008614:	2388      	movs	r3, #136	@ 0x88
 8008616:	58d2      	ldr	r2, [r2, r3]
 8008618:	23c0      	movs	r3, #192	@ 0xc0
 800861a:	041b      	lsls	r3, r3, #16
 800861c:	4013      	ands	r3, r2
 800861e:	617b      	str	r3, [r7, #20]
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	23c0      	movs	r3, #192	@ 0xc0
 8008624:	041b      	lsls	r3, r3, #16
 8008626:	429a      	cmp	r2, r3
 8008628:	d03d      	beq.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	23c0      	movs	r3, #192	@ 0xc0
 800862e:	041b      	lsls	r3, r3, #16
 8008630:	429a      	cmp	r2, r3
 8008632:	d843      	bhi.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008634:	697a      	ldr	r2, [r7, #20]
 8008636:	2380      	movs	r3, #128	@ 0x80
 8008638:	041b      	lsls	r3, r3, #16
 800863a:	429a      	cmp	r2, r3
 800863c:	d027      	beq.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800863e:	697a      	ldr	r2, [r7, #20]
 8008640:	2380      	movs	r3, #128	@ 0x80
 8008642:	041b      	lsls	r3, r3, #16
 8008644:	429a      	cmp	r2, r3
 8008646:	d839      	bhi.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d005      	beq.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	2380      	movs	r3, #128	@ 0x80
 8008652:	03db      	lsls	r3, r3, #15
 8008654:	429a      	cmp	r2, r3
 8008656:	d005      	beq.n	8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 8008658:	e030      	b.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 800865a:	f7ff f965 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 800865e:	0003      	movs	r3, r0
 8008660:	61fb      	str	r3, [r7, #28]
            break;
 8008662:	e032      	b.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008664:	4a60      	ldr	r2, [pc, #384]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008666:	2394      	movs	r3, #148	@ 0x94
 8008668:	58d3      	ldr	r3, [r2, r3]
 800866a:	2202      	movs	r2, #2
 800866c:	4013      	ands	r3, r2
 800866e:	2b02      	cmp	r3, #2
 8008670:	d126      	bne.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8008672:	4a5d      	ldr	r2, [pc, #372]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008674:	2394      	movs	r3, #148	@ 0x94
 8008676:	58d3      	ldr	r3, [r2, r3]
 8008678:	2204      	movs	r2, #4
 800867a:	4013      	ands	r3, r2
 800867c:	2b04      	cmp	r3, #4
 800867e:	d102      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 8008680:	23fa      	movs	r3, #250	@ 0xfa
 8008682:	61fb      	str	r3, [r7, #28]
            break;
 8008684:	e01c      	b.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 8008686:	23fa      	movs	r3, #250	@ 0xfa
 8008688:	01db      	lsls	r3, r3, #7
 800868a:	61fb      	str	r3, [r7, #28]
            break;
 800868c:	e018      	b.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800868e:	4b56      	ldr	r3, [pc, #344]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	2380      	movs	r3, #128	@ 0x80
 8008694:	00db      	lsls	r3, r3, #3
 8008696:	401a      	ands	r2, r3
 8008698:	2380      	movs	r3, #128	@ 0x80
 800869a:	00db      	lsls	r3, r3, #3
 800869c:	429a      	cmp	r2, r3
 800869e:	d111      	bne.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 80086a0:	4b52      	ldr	r3, [pc, #328]	@ (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80086a2:	61fb      	str	r3, [r7, #28]
            break;
 80086a4:	e00e      	b.n	80086c4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086a6:	4a50      	ldr	r2, [pc, #320]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086a8:	2390      	movs	r3, #144	@ 0x90
 80086aa:	58d3      	ldr	r3, [r2, r3]
 80086ac:	2202      	movs	r2, #2
 80086ae:	4013      	ands	r3, r2
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d109      	bne.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 80086b4:	2380      	movs	r3, #128	@ 0x80
 80086b6:	021b      	lsls	r3, r3, #8
 80086b8:	61fb      	str	r3, [r7, #28]
            break;
 80086ba:	e005      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 80086bc:	46c0      	nop			@ (mov r8, r8)
 80086be:	e11e      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086c0:	46c0      	nop			@ (mov r8, r8)
 80086c2:	e11c      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086c4:	46c0      	nop			@ (mov r8, r8)
 80086c6:	e11a      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086c8:	46c0      	nop			@ (mov r8, r8)
        break;
 80086ca:	e118      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 80086cc:	4a46      	ldr	r2, [pc, #280]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086ce:	2388      	movs	r3, #136	@ 0x88
 80086d0:	58d2      	ldr	r2, [r2, r3]
 80086d2:	2380      	movs	r3, #128	@ 0x80
 80086d4:	045b      	lsls	r3, r3, #17
 80086d6:	4013      	ands	r3, r2
 80086d8:	617b      	str	r3, [r7, #20]
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d005      	beq.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	2380      	movs	r3, #128	@ 0x80
 80086e4:	045b      	lsls	r3, r3, #17
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d011      	beq.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 80086ea:	e019      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80086ec:	4b3e      	ldr	r3, [pc, #248]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80086ee:	689a      	ldr	r2, [r3, #8]
 80086f0:	23e0      	movs	r3, #224	@ 0xe0
 80086f2:	01db      	lsls	r3, r3, #7
 80086f4:	4013      	ands	r3, r2
 80086f6:	d104      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 80086f8:	f7ff f916 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 80086fc:	0003      	movs	r3, r0
 80086fe:	61fb      	str	r3, [r7, #28]
            break;
 8008700:	e00e      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8008702:	f7ff f911 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 8008706:	0003      	movs	r3, r0
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	61fb      	str	r3, [r7, #28]
            break;
 800870c:	e008      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 800870e:	2408      	movs	r4, #8
 8008710:	193b      	adds	r3, r7, r4
 8008712:	0018      	movs	r0, r3
 8008714:	f000 f8fe 	bl	8008914 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008718:	193b      	adds	r3, r7, r4
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	61fb      	str	r3, [r7, #28]
            break;
 800871e:	46c0      	nop			@ (mov r8, r8)
        break;
 8008720:	e0ed      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8008722:	4a31      	ldr	r2, [pc, #196]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008724:	2388      	movs	r3, #136	@ 0x88
 8008726:	58d2      	ldr	r2, [r2, r3]
 8008728:	2380      	movs	r3, #128	@ 0x80
 800872a:	049b      	lsls	r3, r3, #18
 800872c:	4013      	ands	r3, r2
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d005      	beq.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8008736:	697a      	ldr	r2, [r7, #20]
 8008738:	2380      	movs	r3, #128	@ 0x80
 800873a:	049b      	lsls	r3, r3, #18
 800873c:	429a      	cmp	r2, r3
 800873e:	d011      	beq.n	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 8008740:	e019      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8008742:	4b29      	ldr	r3, [pc, #164]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008744:	689a      	ldr	r2, [r3, #8]
 8008746:	23e0      	movs	r3, #224	@ 0xe0
 8008748:	01db      	lsls	r3, r3, #7
 800874a:	4013      	ands	r3, r2
 800874c:	d104      	bne.n	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 800874e:	f7ff f8eb 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 8008752:	0003      	movs	r3, r0
 8008754:	61fb      	str	r3, [r7, #28]
            break;
 8008756:	e00e      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8008758:	f7ff f8e6 	bl	8007928 <HAL_RCC_GetPCLK1Freq>
 800875c:	0003      	movs	r3, r0
 800875e:	005b      	lsls	r3, r3, #1
 8008760:	61fb      	str	r3, [r7, #28]
            break;
 8008762:	e008      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008764:	2408      	movs	r4, #8
 8008766:	193b      	adds	r3, r7, r4
 8008768:	0018      	movs	r0, r3
 800876a:	f000 f8d3 	bl	8008914 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 800876e:	193b      	adds	r3, r7, r4
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	61fb      	str	r3, [r7, #28]
            break;
 8008774:	46c0      	nop			@ (mov r8, r8)
        break;
 8008776:	e0c2      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008778:	4a1b      	ldr	r2, [pc, #108]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800877a:	2388      	movs	r3, #136	@ 0x88
 800877c:	58d2      	ldr	r2, [r2, r3]
 800877e:	23c0      	movs	r3, #192	@ 0xc0
 8008780:	051b      	lsls	r3, r3, #20
 8008782:	4013      	ands	r3, r2
 8008784:	617b      	str	r3, [r7, #20]
 8008786:	697a      	ldr	r2, [r7, #20]
 8008788:	23c0      	movs	r3, #192	@ 0xc0
 800878a:	051b      	lsls	r3, r3, #20
 800878c:	429a      	cmp	r2, r3
 800878e:	d017      	beq.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8008790:	697a      	ldr	r2, [r7, #20]
 8008792:	23c0      	movs	r3, #192	@ 0xc0
 8008794:	051b      	lsls	r3, r3, #20
 8008796:	429a      	cmp	r2, r3
 8008798:	d84a      	bhi.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	2380      	movs	r3, #128	@ 0x80
 800879e:	051b      	lsls	r3, r3, #20
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d039      	beq.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 80087a4:	697a      	ldr	r2, [r7, #20]
 80087a6:	2380      	movs	r3, #128	@ 0x80
 80087a8:	051b      	lsls	r3, r3, #20
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d840      	bhi.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d03a      	beq.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 80087b4:	697a      	ldr	r2, [r7, #20]
 80087b6:	2380      	movs	r3, #128	@ 0x80
 80087b8:	04db      	lsls	r3, r3, #19
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d003      	beq.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 80087be:	e037      	b.n	8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 80087c0:	4b0b      	ldr	r3, [pc, #44]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 80087c2:	61fb      	str	r3, [r7, #28]
            break;
 80087c4:	e037      	b.n	8008836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80087c6:	4b08      	ldr	r3, [pc, #32]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2202      	movs	r2, #2
 80087cc:	4013      	ands	r3, r2
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d130      	bne.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 80087d2:	4b05      	ldr	r3, [pc, #20]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2208      	movs	r2, #8
 80087d8:	4013      	ands	r3, r2
 80087da:	d00b      	beq.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 80087dc:	4b02      	ldr	r3, [pc, #8]	@ (80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	091b      	lsrs	r3, r3, #4
 80087e2:	220f      	movs	r2, #15
 80087e4:	4013      	ands	r3, r2
 80087e6:	e00b      	b.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 80087e8:	40021000 	.word	0x40021000
 80087ec:	00f42400 	.word	0x00f42400
 80087f0:	02dc6c00 	.word	0x02dc6c00
 80087f4:	4a44      	ldr	r2, [pc, #272]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80087f6:	2394      	movs	r3, #148	@ 0x94
 80087f8:	58d3      	ldr	r3, [r2, r3]
 80087fa:	0a1b      	lsrs	r3, r3, #8
 80087fc:	220f      	movs	r2, #15
 80087fe:	4013      	ands	r3, r2
 8008800:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	2b0b      	cmp	r3, #11
 8008806:	d901      	bls.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 8008808:	230b      	movs	r3, #11
 800880a:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 800880c:	4b3f      	ldr	r3, [pc, #252]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 800880e:	69ba      	ldr	r2, [r7, #24]
 8008810:	0092      	lsls	r2, r2, #2
 8008812:	58d3      	ldr	r3, [r2, r3]
 8008814:	61fb      	str	r3, [r7, #28]
            break;
 8008816:	e00d      	b.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008818:	2408      	movs	r4, #8
 800881a:	193b      	adds	r3, r7, r4
 800881c:	0018      	movs	r0, r3
 800881e:	f000 f879 	bl	8008914 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008822:	193b      	adds	r3, r7, r4
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	61fb      	str	r3, [r7, #28]
            break;
 8008828:	e005      	b.n	8008836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 800882a:	2300      	movs	r3, #0
 800882c:	61fb      	str	r3, [r7, #28]
            break;
 800882e:	e002      	b.n	8008836 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 8008830:	46c0      	nop			@ (mov r8, r8)
 8008832:	e064      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008834:	46c0      	nop			@ (mov r8, r8)
        break;
 8008836:	e062      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008838:	4a33      	ldr	r2, [pc, #204]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800883a:	2388      	movs	r3, #136	@ 0x88
 800883c:	58d2      	ldr	r2, [r2, r3]
 800883e:	23c0      	movs	r3, #192	@ 0xc0
 8008840:	051b      	lsls	r3, r3, #20
 8008842:	4013      	ands	r3, r2
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	23c0      	movs	r3, #192	@ 0xc0
 800884a:	051b      	lsls	r3, r3, #20
 800884c:	429a      	cmp	r2, r3
 800884e:	d017      	beq.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 8008850:	697a      	ldr	r2, [r7, #20]
 8008852:	23c0      	movs	r3, #192	@ 0xc0
 8008854:	051b      	lsls	r3, r3, #20
 8008856:	429a      	cmp	r2, r3
 8008858:	d844      	bhi.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	2380      	movs	r3, #128	@ 0x80
 800885e:	051b      	lsls	r3, r3, #20
 8008860:	429a      	cmp	r2, r3
 8008862:	d033      	beq.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8008864:	697a      	ldr	r2, [r7, #20]
 8008866:	2380      	movs	r3, #128	@ 0x80
 8008868:	051b      	lsls	r3, r3, #20
 800886a:	429a      	cmp	r2, r3
 800886c:	d83a      	bhi.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d034      	beq.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8008874:	697a      	ldr	r2, [r7, #20]
 8008876:	2380      	movs	r3, #128	@ 0x80
 8008878:	04db      	lsls	r3, r3, #19
 800887a:	429a      	cmp	r2, r3
 800887c:	d003      	beq.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 800887e:	e031      	b.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 8008880:	4b23      	ldr	r3, [pc, #140]	@ (8008910 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 8008882:	61fb      	str	r3, [r7, #28]
            break;
 8008884:	e031      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008886:	4b20      	ldr	r3, [pc, #128]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2202      	movs	r2, #2
 800888c:	4013      	ands	r3, r2
 800888e:	2b02      	cmp	r3, #2
 8008890:	d12a      	bne.n	80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008892:	4b1d      	ldr	r3, [pc, #116]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	2208      	movs	r2, #8
 8008898:	4013      	ands	r3, r2
 800889a:	d005      	beq.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 800889c:	4b1a      	ldr	r3, [pc, #104]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	091b      	lsrs	r3, r3, #4
 80088a2:	220f      	movs	r2, #15
 80088a4:	4013      	ands	r3, r2
 80088a6:	e005      	b.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80088a8:	4a17      	ldr	r2, [pc, #92]	@ (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 80088aa:	2394      	movs	r3, #148	@ 0x94
 80088ac:	58d3      	ldr	r3, [r2, r3]
 80088ae:	0a1b      	lsrs	r3, r3, #8
 80088b0:	220f      	movs	r2, #15
 80088b2:	4013      	ands	r3, r2
 80088b4:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	2b0b      	cmp	r3, #11
 80088ba:	d901      	bls.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 80088bc:	230b      	movs	r3, #11
 80088be:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 80088c0:	4b12      	ldr	r3, [pc, #72]	@ (800890c <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	0092      	lsls	r2, r2, #2
 80088c6:	58d3      	ldr	r3, [r2, r3]
 80088c8:	61fb      	str	r3, [r7, #28]
            break;
 80088ca:	e00d      	b.n	80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80088cc:	2408      	movs	r4, #8
 80088ce:	193b      	adds	r3, r7, r4
 80088d0:	0018      	movs	r0, r3
 80088d2:	f000 f81f 	bl	8008914 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80088d6:	193b      	adds	r3, r7, r4
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	61fb      	str	r3, [r7, #28]
            break;
 80088dc:	e005      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 80088de:	2300      	movs	r3, #0
 80088e0:	61fb      	str	r3, [r7, #28]
            break;
 80088e2:	e002      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 80088e4:	46c0      	nop			@ (mov r8, r8)
 80088e6:	e00a      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80088e8:	46c0      	nop			@ (mov r8, r8)
        break;
 80088ea:	e008      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80088ec:	46c0      	nop			@ (mov r8, r8)
 80088ee:	e006      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80088f0:	46c0      	nop			@ (mov r8, r8)
 80088f2:	e004      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80088f4:	46c0      	nop			@ (mov r8, r8)
 80088f6:	e002      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80088f8:	46c0      	nop			@ (mov r8, r8)
 80088fa:	e000      	b.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 80088fc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 80088fe:	69fb      	ldr	r3, [r7, #28]
}
 8008900:	0018      	movs	r0, r3
 8008902:	46bd      	mov	sp, r7
 8008904:	b009      	add	sp, #36	@ 0x24
 8008906:	bd90      	pop	{r4, r7, pc}
 8008908:	40021000 	.word	0x40021000
 800890c:	08010090 	.word	0x08010090
 8008910:	02dc6c00 	.word	0x02dc6c00

08008914 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b088      	sub	sp, #32
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800891c:	4b58      	ldr	r3, [pc, #352]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800891e:	68db      	ldr	r3, [r3, #12]
 8008920:	0a1b      	lsrs	r3, r3, #8
 8008922:	227f      	movs	r2, #127	@ 0x7f
 8008924:	4013      	ands	r3, r2
 8008926:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008928:	4b55      	ldr	r3, [pc, #340]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	2203      	movs	r2, #3
 800892e:	4013      	ands	r3, r2
 8008930:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008932:	4b53      	ldr	r3, [pc, #332]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008934:	68db      	ldr	r3, [r3, #12]
 8008936:	091b      	lsrs	r3, r3, #4
 8008938:	2207      	movs	r2, #7
 800893a:	4013      	ands	r3, r2
 800893c:	3301      	adds	r3, #1
 800893e:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008940:	4b4f      	ldr	r3, [pc, #316]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2208      	movs	r2, #8
 8008946:	4013      	ands	r3, r2
 8008948:	d005      	beq.n	8008956 <HAL_RCCEx_GetPLLClockFreq+0x42>
 800894a:	4b4d      	ldr	r3, [pc, #308]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	091b      	lsrs	r3, r3, #4
 8008950:	220f      	movs	r2, #15
 8008952:	4013      	ands	r3, r2
 8008954:	e005      	b.n	8008962 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 8008956:	4a4a      	ldr	r2, [pc, #296]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008958:	2394      	movs	r3, #148	@ 0x94
 800895a:	58d3      	ldr	r3, [r2, r3]
 800895c:	0a1b      	lsrs	r3, r3, #8
 800895e:	220f      	movs	r2, #15
 8008960:	4013      	ands	r3, r2
 8008962:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	2b0b      	cmp	r3, #11
 8008968:	d901      	bls.n	800896e <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 800896a:	230b      	movs	r3, #11
 800896c:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	2b03      	cmp	r3, #3
 8008972:	d020      	beq.n	80089b6 <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b03      	cmp	r3, #3
 8008978:	d827      	bhi.n	80089ca <HAL_RCCEx_GetPLLClockFreq+0xb6>
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d00c      	beq.n	800899a <HAL_RCCEx_GetPLLClockFreq+0x86>
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	2b02      	cmp	r3, #2
 8008984:	d121      	bne.n	80089ca <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 8008986:	68f9      	ldr	r1, [r7, #12]
 8008988:	483e      	ldr	r0, [pc, #248]	@ (8008a84 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 800898a:	f7f7 fbd9 	bl	8000140 <__udivsi3>
 800898e:	0003      	movs	r3, r0
 8008990:	001a      	movs	r2, r3
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	4353      	muls	r3, r2
 8008996:	61fb      	str	r3, [r7, #28]
      break;
 8008998:	e025      	b.n	80089e6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 800899a:	4b3b      	ldr	r3, [pc, #236]	@ (8008a88 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 800899c:	69ba      	ldr	r2, [r7, #24]
 800899e:	0092      	lsls	r2, r2, #2
 80089a0:	58d3      	ldr	r3, [r2, r3]
 80089a2:	68f9      	ldr	r1, [r7, #12]
 80089a4:	0018      	movs	r0, r3
 80089a6:	f7f7 fbcb 	bl	8000140 <__udivsi3>
 80089aa:	0003      	movs	r3, r0
 80089ac:	001a      	movs	r2, r3
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	4353      	muls	r3, r2
 80089b2:	61fb      	str	r3, [r7, #28]
      break;
 80089b4:	e017      	b.n	80089e6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 80089b6:	68f9      	ldr	r1, [r7, #12]
 80089b8:	4834      	ldr	r0, [pc, #208]	@ (8008a8c <HAL_RCCEx_GetPLLClockFreq+0x178>)
 80089ba:	f7f7 fbc1 	bl	8000140 <__udivsi3>
 80089be:	0003      	movs	r3, r0
 80089c0:	001a      	movs	r2, r3
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	4353      	muls	r3, r2
 80089c6:	61fb      	str	r3, [r7, #28]
      break;
 80089c8:	e00d      	b.n	80089e6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 80089ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008a88 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 80089cc:	69ba      	ldr	r2, [r7, #24]
 80089ce:	0092      	lsls	r2, r2, #2
 80089d0:	58d3      	ldr	r3, [r2, r3]
 80089d2:	68f9      	ldr	r1, [r7, #12]
 80089d4:	0018      	movs	r0, r3
 80089d6:	f7f7 fbb3 	bl	8000140 <__udivsi3>
 80089da:	0003      	movs	r3, r0
 80089dc:	001a      	movs	r2, r3
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	4353      	muls	r3, r2
 80089e2:	61fb      	str	r3, [r7, #28]
      break;
 80089e4:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80089e6:	4b26      	ldr	r3, [pc, #152]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	2380      	movs	r3, #128	@ 0x80
 80089ec:	025b      	lsls	r3, r3, #9
 80089ee:	4013      	ands	r3, r2
 80089f0:	d00e      	beq.n	8008a10 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80089f2:	4b23      	ldr	r3, [pc, #140]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80089f4:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 80089f6:	0c5b      	lsrs	r3, r3, #17
 80089f8:	221f      	movs	r2, #31
 80089fa:	4013      	ands	r3, r2
 80089fc:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80089fe:	0019      	movs	r1, r3
 8008a00:	69f8      	ldr	r0, [r7, #28]
 8008a02:	f7f7 fb9d 	bl	8000140 <__udivsi3>
 8008a06:	0003      	movs	r3, r0
 8008a08:	001a      	movs	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	601a      	str	r2, [r3, #0]
 8008a0e:	e002      	b.n	8008a16 <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 8008a16:	4b1a      	ldr	r3, [pc, #104]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a18:	68da      	ldr	r2, [r3, #12]
 8008a1a:	2380      	movs	r3, #128	@ 0x80
 8008a1c:	045b      	lsls	r3, r3, #17
 8008a1e:	4013      	ands	r3, r2
 8008a20:	d00e      	beq.n	8008a40 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008a22:	4b17      	ldr	r3, [pc, #92]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a24:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 8008a26:	0e5b      	lsrs	r3, r3, #25
 8008a28:	2207      	movs	r2, #7
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008a2e:	0019      	movs	r1, r3
 8008a30:	69f8      	ldr	r0, [r7, #28]
 8008a32:	f7f7 fb85 	bl	8000140 <__udivsi3>
 8008a36:	0003      	movs	r3, r0
 8008a38:	001a      	movs	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	605a      	str	r2, [r3, #4]
 8008a3e:	e002      	b.n	8008a46 <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8008a46:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	2380      	movs	r3, #128	@ 0x80
 8008a4c:	055b      	lsls	r3, r3, #21
 8008a4e:	4013      	ands	r3, r2
 8008a50:	d00e      	beq.n	8008a70 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008a52:	4b0b      	ldr	r3, [pc, #44]	@ (8008a80 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008a54:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8008a56:	0f5b      	lsrs	r3, r3, #29
 8008a58:	2207      	movs	r2, #7
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008a5e:	0019      	movs	r1, r3
 8008a60:	69f8      	ldr	r0, [r7, #28]
 8008a62:	f7f7 fb6d 	bl	8000140 <__udivsi3>
 8008a66:	0003      	movs	r3, r0
 8008a68:	001a      	movs	r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8008a6e:	e002      	b.n	8008a76 <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	609a      	str	r2, [r3, #8]
}
 8008a76:	46c0      	nop			@ (mov r8, r8)
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	b008      	add	sp, #32
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	46c0      	nop			@ (mov r8, r8)
 8008a80:	40021000 	.word	0x40021000
 8008a84:	00f42400 	.word	0x00f42400
 8008a88:	08010090 	.word	0x08010090
 8008a8c:	003d0900 	.word	0x003d0900

08008a90 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008a98:	210f      	movs	r1, #15
 8008a9a:	187b      	adds	r3, r7, r1
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d100      	bne.n	8008aa8 <HAL_RTC_Init+0x18>
 8008aa6:	e08b      	b.n	8008bc0 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8008aa8:	187b      	adds	r3, r7, r1
 8008aaa:	2200      	movs	r2, #0
 8008aac:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	222d      	movs	r2, #45	@ 0x2d
 8008ab2:	5c9b      	ldrb	r3, [r3, r2]
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d107      	bne.n	8008aca <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	222c      	movs	r2, #44	@ 0x2c
 8008abe:	2100      	movs	r1, #0
 8008ac0:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	f7fc fef3 	bl	80058b0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	222d      	movs	r2, #45	@ 0x2d
 8008ace:	2102      	movs	r1, #2
 8008ad0:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008ad2:	4b3f      	ldr	r3, [pc, #252]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008ad4:	22ca      	movs	r2, #202	@ 0xca
 8008ad6:	625a      	str	r2, [r3, #36]	@ 0x24
 8008ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008ada:	2253      	movs	r2, #83	@ 0x53
 8008adc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	0018      	movs	r0, r3
 8008ae2:	f000 f8a1 	bl	8008c28 <RTC_EnterInitMode>
 8008ae6:	1e03      	subs	r3, r0, #0
 8008ae8:	d00b      	beq.n	8008b02 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008aea:	4b39      	ldr	r3, [pc, #228]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008aec:	22ff      	movs	r2, #255	@ 0xff
 8008aee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	222d      	movs	r2, #45	@ 0x2d
 8008af4:	2104      	movs	r1, #4
 8008af6:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8008af8:	230f      	movs	r3, #15
 8008afa:	18fb      	adds	r3, r7, r3
 8008afc:	2201      	movs	r2, #1
 8008afe:	701a      	strb	r2, [r3, #0]
 8008b00:	e05e      	b.n	8008bc0 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008b02:	4b33      	ldr	r3, [pc, #204]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b04:	699a      	ldr	r2, [r3, #24]
 8008b06:	4b32      	ldr	r3, [pc, #200]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b08:	4932      	ldr	r1, [pc, #200]	@ (8008bd4 <HAL_RTC_Init+0x144>)
 8008b0a:	400a      	ands	r2, r1
 8008b0c:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008b0e:	4b30      	ldr	r3, [pc, #192]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b10:	6999      	ldr	r1, [r3, #24]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685a      	ldr	r2, [r3, #4]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	431a      	orrs	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	431a      	orrs	r2, r3
 8008b22:	4b2b      	ldr	r3, [pc, #172]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b24:	430a      	orrs	r2, r1
 8008b26:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	68d9      	ldr	r1, [r3, #12]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	041a      	lsls	r2, r3, #16
 8008b32:	4b27      	ldr	r3, [pc, #156]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b34:	430a      	orrs	r2, r1
 8008b36:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8008b38:	4b25      	ldr	r3, [pc, #148]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	4a26      	ldr	r2, [pc, #152]	@ (8008bd8 <HAL_RTC_Init+0x148>)
 8008b3e:	4013      	ands	r3, r2
 8008b40:	0019      	movs	r1, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b4a:	431a      	orrs	r2, r3
 8008b4c:	4b20      	ldr	r3, [pc, #128]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b4e:	430a      	orrs	r2, r1
 8008b50:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008b52:	4b1f      	ldr	r3, [pc, #124]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b54:	68da      	ldr	r2, [r3, #12]
 8008b56:	4b1e      	ldr	r3, [pc, #120]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b58:	2180      	movs	r1, #128	@ 0x80
 8008b5a:	438a      	bics	r2, r1
 8008b5c:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	2220      	movs	r2, #32
 8008b64:	4013      	ands	r3, r2
 8008b66:	d110      	bne.n	8008b8a <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	f000 f836 	bl	8008bdc <HAL_RTC_WaitForSynchro>
 8008b70:	1e03      	subs	r3, r0, #0
 8008b72:	d00a      	beq.n	8008b8a <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b74:	4b16      	ldr	r3, [pc, #88]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b76:	22ff      	movs	r2, #255	@ 0xff
 8008b78:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	222d      	movs	r2, #45	@ 0x2d
 8008b7e:	2104      	movs	r1, #4
 8008b80:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8008b82:	230f      	movs	r3, #15
 8008b84:	18fb      	adds	r3, r7, r3
 8008b86:	2201      	movs	r2, #1
 8008b88:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8008b8a:	230f      	movs	r3, #15
 8008b8c:	18fb      	adds	r3, r7, r3
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d115      	bne.n	8008bc0 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8008b94:	4b0e      	ldr	r3, [pc, #56]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	00db      	lsls	r3, r3, #3
 8008b9a:	08d9      	lsrs	r1, r3, #3
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a1a      	ldr	r2, [r3, #32]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	431a      	orrs	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	431a      	orrs	r2, r3
 8008bac:	4b08      	ldr	r3, [pc, #32]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008bae:	430a      	orrs	r2, r1
 8008bb0:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb2:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <HAL_RTC_Init+0x140>)
 8008bb4:	22ff      	movs	r2, #255	@ 0xff
 8008bb6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	222d      	movs	r2, #45	@ 0x2d
 8008bbc:	2101      	movs	r1, #1
 8008bbe:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8008bc0:	230f      	movs	r3, #15
 8008bc2:	18fb      	adds	r3, r7, r3
 8008bc4:	781b      	ldrb	r3, [r3, #0]
}
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	b004      	add	sp, #16
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	46c0      	nop			@ (mov r8, r8)
 8008bd0:	40002800 	.word	0x40002800
 8008bd4:	fb8fffbf 	.word	0xfb8fffbf
 8008bd8:	ffffe0ff 	.word	0xffffe0ff

08008bdc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8008be4:	4b0f      	ldr	r3, [pc, #60]	@ (8008c24 <HAL_RTC_WaitForSynchro+0x48>)
 8008be6:	68da      	ldr	r2, [r3, #12]
 8008be8:	4b0e      	ldr	r3, [pc, #56]	@ (8008c24 <HAL_RTC_WaitForSynchro+0x48>)
 8008bea:	2120      	movs	r1, #32
 8008bec:	438a      	bics	r2, r1
 8008bee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008bf0:	f7fd f9a8 	bl	8005f44 <HAL_GetTick>
 8008bf4:	0003      	movs	r3, r0
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008bf8:	e00a      	b.n	8008c10 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008bfa:	f7fd f9a3 	bl	8005f44 <HAL_GetTick>
 8008bfe:	0002      	movs	r2, r0
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	1ad2      	subs	r2, r2, r3
 8008c04:	23fa      	movs	r3, #250	@ 0xfa
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d901      	bls.n	8008c10 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e005      	b.n	8008c1c <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008c10:	4b04      	ldr	r3, [pc, #16]	@ (8008c24 <HAL_RTC_WaitForSynchro+0x48>)
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	2220      	movs	r2, #32
 8008c16:	4013      	ands	r3, r2
 8008c18:	d0ef      	beq.n	8008bfa <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	0018      	movs	r0, r3
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	b004      	add	sp, #16
 8008c22:	bd80      	pop	{r7, pc}
 8008c24:	40002800 	.word	0x40002800

08008c28 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c30:	4b12      	ldr	r3, [pc, #72]	@ (8008c7c <RTC_EnterInitMode+0x54>)
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	2240      	movs	r2, #64	@ 0x40
 8008c36:	4013      	ands	r3, r2
 8008c38:	d11a      	bne.n	8008c70 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008c3a:	4b10      	ldr	r3, [pc, #64]	@ (8008c7c <RTC_EnterInitMode+0x54>)
 8008c3c:	68da      	ldr	r2, [r3, #12]
 8008c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8008c7c <RTC_EnterInitMode+0x54>)
 8008c40:	2180      	movs	r1, #128	@ 0x80
 8008c42:	430a      	orrs	r2, r1
 8008c44:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008c46:	f7fd f97d 	bl	8005f44 <HAL_GetTick>
 8008c4a:	0003      	movs	r3, r0
 8008c4c:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c4e:	e00a      	b.n	8008c66 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008c50:	f7fd f978 	bl	8005f44 <HAL_GetTick>
 8008c54:	0002      	movs	r2, r0
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	1ad2      	subs	r2, r2, r3
 8008c5a:	23fa      	movs	r3, #250	@ 0xfa
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d901      	bls.n	8008c66 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e005      	b.n	8008c72 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008c66:	4b05      	ldr	r3, [pc, #20]	@ (8008c7c <RTC_EnterInitMode+0x54>)
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	2240      	movs	r2, #64	@ 0x40
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	d0ef      	beq.n	8008c50 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	0018      	movs	r0, r3
 8008c74:	46bd      	mov	sp, r7
 8008c76:	b004      	add	sp, #16
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	46c0      	nop			@ (mov r8, r8)
 8008c7c:	40002800 	.word	0x40002800

08008c80 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                         EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock,
                                              uint32_t WakeUpAutoClr)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
 8008c8c:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	222c      	movs	r2, #44	@ 0x2c
 8008c92:	5c9b      	ldrb	r3, [r3, r2]
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d101      	bne.n	8008c9c <HAL_RTCEx_SetWakeUpTimer_IT+0x1c>
 8008c98:	2302      	movs	r3, #2
 8008c9a:	e088      	b.n	8008dae <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	222c      	movs	r2, #44	@ 0x2c
 8008ca0:	2101      	movs	r1, #1
 8008ca2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	222d      	movs	r2, #45	@ 0x2d
 8008ca8:	2102      	movs	r1, #2
 8008caa:	5499      	strb	r1, [r3, r2]

  /* Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if (READ_BIT(RTC->CR, RTC_CR_WUTE) != 0U)
 8008cac:	4b42      	ldr	r3, [pc, #264]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008cae:	699a      	ldr	r2, [r3, #24]
 8008cb0:	2380      	movs	r3, #128	@ 0x80
 8008cb2:	00db      	lsls	r3, r3, #3
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	d01c      	beq.n	8008cf2 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
  {
    tickstart = HAL_GetTick();
 8008cb8:	f7fd f944 	bl	8005f44 <HAL_GetTick>
 8008cbc:	0003      	movs	r3, r0
 8008cbe:	617b      	str	r3, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008cc0:	e012      	b.n	8008ce8 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008cc2:	f7fd f93f 	bl	8005f44 <HAL_GetTick>
 8008cc6:	0002      	movs	r2, r0
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	1ad2      	subs	r2, r2, r3
 8008ccc:	23fa      	movs	r3, #250	@ 0xfa
 8008cce:	009b      	lsls	r3, r3, #2
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d909      	bls.n	8008ce8 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
      {
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	222d      	movs	r2, #45	@ 0x2d
 8008cd8:	2103      	movs	r1, #3
 8008cda:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	222c      	movs	r2, #44	@ 0x2c
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e062      	b.n	8008dae <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) != 0U)
 8008ce8:	4b33      	ldr	r3, [pc, #204]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	2204      	movs	r2, #4
 8008cee:	4013      	ands	r3, r2
 8008cf0:	d1e7      	bne.n	8008cc2 <HAL_RTCEx_SetWakeUpTimer_IT+0x42>
      }
    }
  }
  /* Disable the Wake-Up timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8008cf2:	4b31      	ldr	r3, [pc, #196]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008cf4:	699a      	ldr	r2, [r3, #24]
 8008cf6:	4b30      	ldr	r3, [pc, #192]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008cf8:	4930      	ldr	r1, [pc, #192]	@ (8008dbc <HAL_RTCEx_SetWakeUpTimer_IT+0x13c>)
 8008cfa:	400a      	ands	r2, r1
 8008cfc:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8008cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d00:	2204      	movs	r2, #4
 8008d02:	65da      	str	r2, [r3, #92]	@ 0x5c

  tickstart = HAL_GetTick();
 8008d04:	f7fd f91e 	bl	8005f44 <HAL_GetTick>
 8008d08:	0003      	movs	r3, r0
 8008d0a:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d0c:	e015      	b.n	8008d3a <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d0e:	f7fd f919 	bl	8005f44 <HAL_GetTick>
 8008d12:	0002      	movs	r2, r0
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	1ad2      	subs	r2, r2, r3
 8008d18:	23fa      	movs	r3, #250	@ 0xfa
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d90c      	bls.n	8008d3a <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d20:	4b25      	ldr	r3, [pc, #148]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d22:	22ff      	movs	r2, #255	@ 0xff
 8008d24:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	222d      	movs	r2, #45	@ 0x2d
 8008d2a:	2103      	movs	r1, #3
 8008d2c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	222c      	movs	r2, #44	@ 0x2c
 8008d32:	2100      	movs	r1, #0
 8008d34:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 8008d36:	2303      	movs	r3, #3
 8008d38:	e039      	b.n	8008dae <HAL_RTCEx_SetWakeUpTimer_IT+0x12e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8008d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	2204      	movs	r2, #4
 8008d40:	4013      	ands	r3, r2
 8008d42:	d0e4      	beq.n	8008d0e <HAL_RTCEx_SetWakeUpTimer_IT+0x8e>
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	0419      	lsls	r1, r3, #16
 8008d48:	4b1b      	ldr	r3, [pc, #108]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	615a      	str	r2, [r3, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8008d50:	4b19      	ldr	r3, [pc, #100]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d52:	699b      	ldr	r3, [r3, #24]
 8008d54:	2207      	movs	r2, #7
 8008d56:	4393      	bics	r3, r2
 8008d58:	0019      	movs	r1, r3
 8008d5a:	4b17      	ldr	r3, [pc, #92]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	430a      	orrs	r2, r1
 8008d60:	619a      	str	r2, [r3, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d009      	beq.n	8008d7c <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8008d68:	4a15      	ldr	r2, [pc, #84]	@ (8008dc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8008d6a:	2384      	movs	r3, #132	@ 0x84
 8008d6c:	58d3      	ldr	r3, [r2, r3]
 8008d6e:	4914      	ldr	r1, [pc, #80]	@ (8008dc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8008d70:	2280      	movs	r2, #128	@ 0x80
 8008d72:	0552      	lsls	r2, r2, #21
 8008d74:	4313      	orrs	r3, r2
 8008d76:	2284      	movs	r2, #132	@ 0x84
 8008d78:	508b      	str	r3, [r1, r2]
 8008d7a:	e008      	b.n	8008d8e <HAL_RTCEx_SetWakeUpTimer_IT+0x10e>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008d7c:	4a10      	ldr	r2, [pc, #64]	@ (8008dc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8008d7e:	2380      	movs	r3, #128	@ 0x80
 8008d80:	58d3      	ldr	r3, [r2, r3]
 8008d82:	490f      	ldr	r1, [pc, #60]	@ (8008dc0 <HAL_RTCEx_SetWakeUpTimer_IT+0x140>)
 8008d84:	2280      	movs	r2, #128	@ 0x80
 8008d86:	0552      	lsls	r2, r2, #21
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	2280      	movs	r2, #128	@ 0x80
 8008d8c:	508b      	str	r3, [r1, r2]
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8008d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d90:	699a      	ldr	r2, [r3, #24]
 8008d92:	4b09      	ldr	r3, [pc, #36]	@ (8008db8 <HAL_RTCEx_SetWakeUpTimer_IT+0x138>)
 8008d94:	2188      	movs	r1, #136	@ 0x88
 8008d96:	01c9      	lsls	r1, r1, #7
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	619a      	str	r2, [r3, #24]

  hrtc->State = HAL_RTC_STATE_READY;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	222d      	movs	r2, #45	@ 0x2d
 8008da0:	2101      	movs	r1, #1
 8008da2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	222c      	movs	r2, #44	@ 0x2c
 8008da8:	2100      	movs	r1, #0
 8008daa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	0018      	movs	r0, r3
 8008db0:	46bd      	mov	sp, r7
 8008db2:	b006      	add	sp, #24
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	46c0      	nop			@ (mov r8, r8)
 8008db8:	40002800 	.word	0x40002800
 8008dbc:	fffffbff 	.word	0xfffffbff
 8008dc0:	40021800 	.word	0x40021800

08008dc4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b082      	sub	sp, #8
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 8008dcc:	4b09      	ldr	r3, [pc, #36]	@ (8008df4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 8008dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dd0:	2204      	movs	r2, #4
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	d006      	beq.n	8008de4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x20>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8008dd6:	4b07      	ldr	r3, [pc, #28]	@ (8008df4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 8008dd8:	2204      	movs	r2, #4
 8008dda:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	0018      	movs	r0, r3
 8008de0:	f000 f80a 	bl	8008df8 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	222d      	movs	r2, #45	@ 0x2d
 8008de8:	2101      	movs	r1, #1
 8008dea:	5499      	strb	r1, [r3, r2]
}
 8008dec:	46c0      	nop			@ (mov r8, r8)
 8008dee:	46bd      	mov	sp, r7
 8008df0:	b002      	add	sp, #8
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	40002800 	.word	0x40002800

08008df8 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8008e00:	46c0      	nop			@ (mov r8, r8)
 8008e02:	46bd      	mov	sp, r7
 8008e04:	b002      	add	sp, #8
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e0a0      	b.n	8008f5c <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d109      	bne.n	8008e36 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	685a      	ldr	r2, [r3, #4]
 8008e26:	2382      	movs	r3, #130	@ 0x82
 8008e28:	005b      	lsls	r3, r3, #1
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d009      	beq.n	8008e42 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	61da      	str	r2, [r3, #28]
 8008e34:	e005      	b.n	8008e42 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	225d      	movs	r2, #93	@ 0x5d
 8008e4c:	5c9b      	ldrb	r3, [r3, r2]
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d107      	bne.n	8008e64 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	225c      	movs	r2, #92	@ 0x5c
 8008e58:	2100      	movs	r1, #0
 8008e5a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	0018      	movs	r0, r3
 8008e60:	f7fc fdac 	bl	80059bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	225d      	movs	r2, #93	@ 0x5d
 8008e68:	2102      	movs	r1, #2
 8008e6a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	2140      	movs	r1, #64	@ 0x40
 8008e78:	438a      	bics	r2, r1
 8008e7a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	68da      	ldr	r2, [r3, #12]
 8008e80:	23e0      	movs	r3, #224	@ 0xe0
 8008e82:	00db      	lsls	r3, r3, #3
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d902      	bls.n	8008e8e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	e002      	b.n	8008e94 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e8e:	2380      	movs	r3, #128	@ 0x80
 8008e90:	015b      	lsls	r3, r3, #5
 8008e92:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	68da      	ldr	r2, [r3, #12]
 8008e98:	23f0      	movs	r3, #240	@ 0xf0
 8008e9a:	011b      	lsls	r3, r3, #4
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d008      	beq.n	8008eb2 <HAL_SPI_Init+0xaa>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	68da      	ldr	r2, [r3, #12]
 8008ea4:	23e0      	movs	r3, #224	@ 0xe0
 8008ea6:	00db      	lsls	r3, r3, #3
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d002      	beq.n	8008eb2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	2382      	movs	r3, #130	@ 0x82
 8008eb8:	005b      	lsls	r3, r3, #1
 8008eba:	401a      	ands	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6899      	ldr	r1, [r3, #8]
 8008ec0:	2384      	movs	r3, #132	@ 0x84
 8008ec2:	021b      	lsls	r3, r3, #8
 8008ec4:	400b      	ands	r3, r1
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	2102      	movs	r1, #2
 8008ece:	400b      	ands	r3, r1
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	695b      	ldr	r3, [r3, #20]
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	400b      	ands	r3, r1
 8008eda:	431a      	orrs	r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6999      	ldr	r1, [r3, #24]
 8008ee0:	2380      	movs	r3, #128	@ 0x80
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	400b      	ands	r3, r1
 8008ee6:	431a      	orrs	r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	69db      	ldr	r3, [r3, #28]
 8008eec:	2138      	movs	r1, #56	@ 0x38
 8008eee:	400b      	ands	r3, r1
 8008ef0:	431a      	orrs	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	2180      	movs	r1, #128	@ 0x80
 8008ef8:	400b      	ands	r3, r1
 8008efa:	431a      	orrs	r2, r3
 8008efc:	0011      	movs	r1, r2
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f02:	2380      	movs	r3, #128	@ 0x80
 8008f04:	019b      	lsls	r3, r3, #6
 8008f06:	401a      	ands	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	430a      	orrs	r2, r1
 8008f0e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	0c1b      	lsrs	r3, r3, #16
 8008f16:	2204      	movs	r2, #4
 8008f18:	401a      	ands	r2, r3
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f1e:	2110      	movs	r1, #16
 8008f20:	400b      	ands	r3, r1
 8008f22:	431a      	orrs	r2, r3
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f28:	2108      	movs	r1, #8
 8008f2a:	400b      	ands	r3, r1
 8008f2c:	431a      	orrs	r2, r3
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	68d9      	ldr	r1, [r3, #12]
 8008f32:	23f0      	movs	r3, #240	@ 0xf0
 8008f34:	011b      	lsls	r3, r3, #4
 8008f36:	400b      	ands	r3, r1
 8008f38:	431a      	orrs	r2, r3
 8008f3a:	0011      	movs	r1, r2
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	2380      	movs	r3, #128	@ 0x80
 8008f40:	015b      	lsls	r3, r3, #5
 8008f42:	401a      	ands	r2, r3
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	225d      	movs	r2, #93	@ 0x5d
 8008f56:	2101      	movs	r1, #1
 8008f58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	0018      	movs	r0, r3
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	b004      	add	sp, #16
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e046      	b.n	8009004 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2288      	movs	r2, #136	@ 0x88
 8008f7a:	589b      	ldr	r3, [r3, r2]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d107      	bne.n	8008f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2284      	movs	r2, #132	@ 0x84
 8008f84:	2100      	movs	r1, #0
 8008f86:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	0018      	movs	r0, r3
 8008f8c:	f7fc fee0 	bl	8005d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2288      	movs	r2, #136	@ 0x88
 8008f94:	2124      	movs	r1, #36	@ 0x24
 8008f96:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2101      	movs	r1, #1
 8008fa4:	438a      	bics	r2, r1
 8008fa6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d003      	beq.n	8008fb8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	0018      	movs	r0, r3
 8008fb4:	f000 f9fe 	bl	80093b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	0018      	movs	r0, r3
 8008fbc:	f000 f828 	bl	8009010 <UART_SetConfig>
 8008fc0:	0003      	movs	r3, r0
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d101      	bne.n	8008fca <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e01c      	b.n	8009004 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	490d      	ldr	r1, [pc, #52]	@ (800900c <HAL_UART_Init+0xa8>)
 8008fd6:	400a      	ands	r2, r1
 8008fd8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689a      	ldr	r2, [r3, #8]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	212a      	movs	r1, #42	@ 0x2a
 8008fe6:	438a      	bics	r2, r1
 8008fe8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	430a      	orrs	r2, r1
 8008ff8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	0018      	movs	r0, r3
 8008ffe:	f000 fa8d 	bl	800951c <UART_CheckIdleState>
 8009002:	0003      	movs	r3, r0
}
 8009004:	0018      	movs	r0, r3
 8009006:	46bd      	mov	sp, r7
 8009008:	b002      	add	sp, #8
 800900a:	bd80      	pop	{r7, pc}
 800900c:	ffffb7ff 	.word	0xffffb7ff

08009010 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009010:	b5b0      	push	{r4, r5, r7, lr}
 8009012:	b092      	sub	sp, #72	@ 0x48
 8009014:	af00      	add	r7, sp, #0
 8009016:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009018:	231f      	movs	r3, #31
 800901a:	2220      	movs	r2, #32
 800901c:	189b      	adds	r3, r3, r2
 800901e:	19db      	adds	r3, r3, r7
 8009020:	2200      	movs	r2, #0
 8009022:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4ac8      	ldr	r2, [pc, #800]	@ (800934c <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800902a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009030:	691b      	ldr	r3, [r3, #16]
 8009032:	431a      	orrs	r2, r3
 8009034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009036:	695b      	ldr	r3, [r3, #20]
 8009038:	431a      	orrs	r2, r3
 800903a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903c:	69db      	ldr	r3, [r3, #28]
 800903e:	4313      	orrs	r3, r2
 8009040:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4ac1      	ldr	r2, [pc, #772]	@ (8009350 <UART_SetConfig+0x340>)
 800904a:	4013      	ands	r3, r2
 800904c:	0019      	movs	r1, r3
 800904e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009054:	430b      	orrs	r3, r1
 8009056:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	4abd      	ldr	r2, [pc, #756]	@ (8009354 <UART_SetConfig+0x344>)
 8009060:	4013      	ands	r3, r2
 8009062:	0018      	movs	r0, r3
 8009064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009066:	68d9      	ldr	r1, [r3, #12]
 8009068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906a:	681a      	ldr	r2, [r3, #0]
 800906c:	0003      	movs	r3, r0
 800906e:	430b      	orrs	r3, r1
 8009070:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009074:	699b      	ldr	r3, [r3, #24]
 8009076:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4ab3      	ldr	r2, [pc, #716]	@ (800934c <UART_SetConfig+0x33c>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d00e      	beq.n	80090a0 <UART_SetConfig+0x90>
 8009082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4ab4      	ldr	r2, [pc, #720]	@ (8009358 <UART_SetConfig+0x348>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d009      	beq.n	80090a0 <UART_SetConfig+0x90>
 800908c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4ab2      	ldr	r2, [pc, #712]	@ (800935c <UART_SetConfig+0x34c>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d004      	beq.n	80090a0 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009098:	6a1b      	ldr	r3, [r3, #32]
 800909a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800909c:	4313      	orrs	r3, r2
 800909e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80090a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	4aae      	ldr	r2, [pc, #696]	@ (8009360 <UART_SetConfig+0x350>)
 80090a8:	4013      	ands	r3, r2
 80090aa:	0019      	movs	r1, r3
 80090ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090b2:	430b      	orrs	r3, r1
 80090b4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80090b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090bc:	220f      	movs	r2, #15
 80090be:	4393      	bics	r3, r2
 80090c0:	0018      	movs	r0, r3
 80090c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80090c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	0003      	movs	r3, r0
 80090cc:	430b      	orrs	r3, r1
 80090ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80090d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4aa3      	ldr	r2, [pc, #652]	@ (8009364 <UART_SetConfig+0x354>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d102      	bne.n	80090e0 <UART_SetConfig+0xd0>
 80090da:	2301      	movs	r3, #1
 80090dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80090de:	e033      	b.n	8009148 <UART_SetConfig+0x138>
 80090e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4aa0      	ldr	r2, [pc, #640]	@ (8009368 <UART_SetConfig+0x358>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d102      	bne.n	80090f0 <UART_SetConfig+0xe0>
 80090ea:	2302      	movs	r3, #2
 80090ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80090ee:	e02b      	b.n	8009148 <UART_SetConfig+0x138>
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	4a9d      	ldr	r2, [pc, #628]	@ (800936c <UART_SetConfig+0x35c>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d103      	bne.n	8009102 <UART_SetConfig+0xf2>
 80090fa:	2380      	movs	r3, #128	@ 0x80
 80090fc:	025b      	lsls	r3, r3, #9
 80090fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009100:	e022      	b.n	8009148 <UART_SetConfig+0x138>
 8009102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a9a      	ldr	r2, [pc, #616]	@ (8009370 <UART_SetConfig+0x360>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d103      	bne.n	8009114 <UART_SetConfig+0x104>
 800910c:	2380      	movs	r3, #128	@ 0x80
 800910e:	029b      	lsls	r3, r3, #10
 8009110:	643b      	str	r3, [r7, #64]	@ 0x40
 8009112:	e019      	b.n	8009148 <UART_SetConfig+0x138>
 8009114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a8c      	ldr	r2, [pc, #560]	@ (800934c <UART_SetConfig+0x33c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d102      	bne.n	8009124 <UART_SetConfig+0x114>
 800911e:	2310      	movs	r3, #16
 8009120:	643b      	str	r3, [r7, #64]	@ 0x40
 8009122:	e011      	b.n	8009148 <UART_SetConfig+0x138>
 8009124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a8b      	ldr	r2, [pc, #556]	@ (8009358 <UART_SetConfig+0x348>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d102      	bne.n	8009134 <UART_SetConfig+0x124>
 800912e:	2308      	movs	r3, #8
 8009130:	643b      	str	r3, [r7, #64]	@ 0x40
 8009132:	e009      	b.n	8009148 <UART_SetConfig+0x138>
 8009134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a88      	ldr	r2, [pc, #544]	@ (800935c <UART_SetConfig+0x34c>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d102      	bne.n	8009144 <UART_SetConfig+0x134>
 800913e:	2304      	movs	r3, #4
 8009140:	643b      	str	r3, [r7, #64]	@ 0x40
 8009142:	e001      	b.n	8009148 <UART_SetConfig+0x138>
 8009144:	2300      	movs	r3, #0
 8009146:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a7f      	ldr	r2, [pc, #508]	@ (800934c <UART_SetConfig+0x33c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d00a      	beq.n	8009168 <UART_SetConfig+0x158>
 8009152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a80      	ldr	r2, [pc, #512]	@ (8009358 <UART_SetConfig+0x348>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d005      	beq.n	8009168 <UART_SetConfig+0x158>
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a7e      	ldr	r2, [pc, #504]	@ (800935c <UART_SetConfig+0x34c>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d000      	beq.n	8009168 <UART_SetConfig+0x158>
 8009166:	e06f      	b.n	8009248 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800916a:	0018      	movs	r0, r3
 800916c:	f7fe fe86 	bl	8007e7c <HAL_RCCEx_GetPeriphCLKFreq>
 8009170:	0003      	movs	r3, r0
 8009172:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8009174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009176:	2b00      	cmp	r3, #0
 8009178:	d100      	bne.n	800917c <UART_SetConfig+0x16c>
 800917a:	e103      	b.n	8009384 <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800917c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009180:	4b7c      	ldr	r3, [pc, #496]	@ (8009374 <UART_SetConfig+0x364>)
 8009182:	0052      	lsls	r2, r2, #1
 8009184:	5ad3      	ldrh	r3, [r2, r3]
 8009186:	0019      	movs	r1, r3
 8009188:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800918a:	f7f6 ffd9 	bl	8000140 <__udivsi3>
 800918e:	0003      	movs	r3, r0
 8009190:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	0013      	movs	r3, r2
 8009198:	005b      	lsls	r3, r3, #1
 800919a:	189b      	adds	r3, r3, r2
 800919c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800919e:	429a      	cmp	r2, r3
 80091a0:	d305      	bcc.n	80091ae <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80091a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d906      	bls.n	80091bc <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 80091ae:	231f      	movs	r3, #31
 80091b0:	2220      	movs	r2, #32
 80091b2:	189b      	adds	r3, r3, r2
 80091b4:	19db      	adds	r3, r3, r7
 80091b6:	2201      	movs	r2, #1
 80091b8:	701a      	strb	r2, [r3, #0]
 80091ba:	e044      	b.n	8009246 <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091be:	61bb      	str	r3, [r7, #24]
 80091c0:	2300      	movs	r3, #0
 80091c2:	61fb      	str	r3, [r7, #28]
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80091c8:	4b6a      	ldr	r3, [pc, #424]	@ (8009374 <UART_SetConfig+0x364>)
 80091ca:	0052      	lsls	r2, r2, #1
 80091cc:	5ad3      	ldrh	r3, [r2, r3]
 80091ce:	613b      	str	r3, [r7, #16]
 80091d0:	2300      	movs	r3, #0
 80091d2:	617b      	str	r3, [r7, #20]
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	69b8      	ldr	r0, [r7, #24]
 80091da:	69f9      	ldr	r1, [r7, #28]
 80091dc:	f7f7 f982 	bl	80004e4 <__aeabi_uldivmod>
 80091e0:	0002      	movs	r2, r0
 80091e2:	000b      	movs	r3, r1
 80091e4:	0e11      	lsrs	r1, r2, #24
 80091e6:	021d      	lsls	r5, r3, #8
 80091e8:	430d      	orrs	r5, r1
 80091ea:	0214      	lsls	r4, r2, #8
 80091ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	085b      	lsrs	r3, r3, #1
 80091f2:	60bb      	str	r3, [r7, #8]
 80091f4:	2300      	movs	r3, #0
 80091f6:	60fb      	str	r3, [r7, #12]
 80091f8:	68b8      	ldr	r0, [r7, #8]
 80091fa:	68f9      	ldr	r1, [r7, #12]
 80091fc:	1900      	adds	r0, r0, r4
 80091fe:	4169      	adcs	r1, r5
 8009200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	603b      	str	r3, [r7, #0]
 8009206:	2300      	movs	r3, #0
 8009208:	607b      	str	r3, [r7, #4]
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f7f7 f969 	bl	80004e4 <__aeabi_uldivmod>
 8009212:	0002      	movs	r2, r0
 8009214:	000b      	movs	r3, r1
 8009216:	0013      	movs	r3, r2
 8009218:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800921a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800921c:	23c0      	movs	r3, #192	@ 0xc0
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	429a      	cmp	r2, r3
 8009222:	d309      	bcc.n	8009238 <UART_SetConfig+0x228>
 8009224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009226:	2380      	movs	r3, #128	@ 0x80
 8009228:	035b      	lsls	r3, r3, #13
 800922a:	429a      	cmp	r2, r3
 800922c:	d204      	bcs.n	8009238 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 800922e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009234:	60da      	str	r2, [r3, #12]
 8009236:	e006      	b.n	8009246 <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 8009238:	231f      	movs	r3, #31
 800923a:	2220      	movs	r2, #32
 800923c:	189b      	adds	r3, r3, r2
 800923e:	19db      	adds	r3, r3, r7
 8009240:	2201      	movs	r2, #1
 8009242:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8009244:	e09e      	b.n	8009384 <UART_SetConfig+0x374>
 8009246:	e09d      	b.n	8009384 <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924a:	69da      	ldr	r2, [r3, #28]
 800924c:	2380      	movs	r3, #128	@ 0x80
 800924e:	021b      	lsls	r3, r3, #8
 8009250:	429a      	cmp	r2, r3
 8009252:	d14c      	bne.n	80092ee <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009256:	0018      	movs	r0, r3
 8009258:	f7fe fe10 	bl	8007e7c <HAL_RCCEx_GetPeriphCLKFreq>
 800925c:	0003      	movs	r3, r0
 800925e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009262:	2b00      	cmp	r3, #0
 8009264:	d100      	bne.n	8009268 <UART_SetConfig+0x258>
 8009266:	e08d      	b.n	8009384 <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800926c:	4b41      	ldr	r3, [pc, #260]	@ (8009374 <UART_SetConfig+0x364>)
 800926e:	0052      	lsls	r2, r2, #1
 8009270:	5ad3      	ldrh	r3, [r2, r3]
 8009272:	0019      	movs	r1, r3
 8009274:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009276:	f7f6 ff63 	bl	8000140 <__udivsi3>
 800927a:	0003      	movs	r3, r0
 800927c:	005a      	lsls	r2, r3, #1
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	085b      	lsrs	r3, r3, #1
 8009284:	18d2      	adds	r2, r2, r3
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	0019      	movs	r1, r3
 800928c:	0010      	movs	r0, r2
 800928e:	f7f6 ff57 	bl	8000140 <__udivsi3>
 8009292:	0003      	movs	r3, r0
 8009294:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009298:	2b0f      	cmp	r3, #15
 800929a:	d921      	bls.n	80092e0 <UART_SetConfig+0x2d0>
 800929c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800929e:	2380      	movs	r3, #128	@ 0x80
 80092a0:	025b      	lsls	r3, r3, #9
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d21c      	bcs.n	80092e0 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80092a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	2012      	movs	r0, #18
 80092ac:	2420      	movs	r4, #32
 80092ae:	1903      	adds	r3, r0, r4
 80092b0:	19db      	adds	r3, r3, r7
 80092b2:	210f      	movs	r1, #15
 80092b4:	438a      	bics	r2, r1
 80092b6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80092b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092ba:	085b      	lsrs	r3, r3, #1
 80092bc:	b29b      	uxth	r3, r3
 80092be:	2207      	movs	r2, #7
 80092c0:	4013      	ands	r3, r2
 80092c2:	b299      	uxth	r1, r3
 80092c4:	1903      	adds	r3, r0, r4
 80092c6:	19db      	adds	r3, r3, r7
 80092c8:	1902      	adds	r2, r0, r4
 80092ca:	19d2      	adds	r2, r2, r7
 80092cc:	8812      	ldrh	r2, [r2, #0]
 80092ce:	430a      	orrs	r2, r1
 80092d0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	1902      	adds	r2, r0, r4
 80092d8:	19d2      	adds	r2, r2, r7
 80092da:	8812      	ldrh	r2, [r2, #0]
 80092dc:	60da      	str	r2, [r3, #12]
 80092de:	e051      	b.n	8009384 <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 80092e0:	231f      	movs	r3, #31
 80092e2:	2220      	movs	r2, #32
 80092e4:	189b      	adds	r3, r3, r2
 80092e6:	19db      	adds	r3, r3, r7
 80092e8:	2201      	movs	r2, #1
 80092ea:	701a      	strb	r2, [r3, #0]
 80092ec:	e04a      	b.n	8009384 <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80092ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092f0:	0018      	movs	r0, r3
 80092f2:	f7fe fdc3 	bl	8007e7c <HAL_RCCEx_GetPeriphCLKFreq>
 80092f6:	0003      	movs	r3, r0
 80092f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 80092fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d041      	beq.n	8009384 <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009302:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009304:	4b1b      	ldr	r3, [pc, #108]	@ (8009374 <UART_SetConfig+0x364>)
 8009306:	0052      	lsls	r2, r2, #1
 8009308:	5ad3      	ldrh	r3, [r2, r3]
 800930a:	0019      	movs	r1, r3
 800930c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800930e:	f7f6 ff17 	bl	8000140 <__udivsi3>
 8009312:	0003      	movs	r3, r0
 8009314:	001a      	movs	r2, r3
 8009316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	085b      	lsrs	r3, r3, #1
 800931c:	18d2      	adds	r2, r2, r3
 800931e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	0019      	movs	r1, r3
 8009324:	0010      	movs	r0, r2
 8009326:	f7f6 ff0b 	bl	8000140 <__udivsi3>
 800932a:	0003      	movs	r3, r0
 800932c:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800932e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009330:	2b0f      	cmp	r3, #15
 8009332:	d921      	bls.n	8009378 <UART_SetConfig+0x368>
 8009334:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009336:	2380      	movs	r3, #128	@ 0x80
 8009338:	025b      	lsls	r3, r3, #9
 800933a:	429a      	cmp	r2, r3
 800933c:	d21c      	bcs.n	8009378 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800933e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009340:	b29a      	uxth	r2, r3
 8009342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	60da      	str	r2, [r3, #12]
 8009348:	e01c      	b.n	8009384 <UART_SetConfig+0x374>
 800934a:	46c0      	nop			@ (mov r8, r8)
 800934c:	40008000 	.word	0x40008000
 8009350:	cfff69f3 	.word	0xcfff69f3
 8009354:	ffffcfff 	.word	0xffffcfff
 8009358:	40008400 	.word	0x40008400
 800935c:	40008c00 	.word	0x40008c00
 8009360:	11fff4ff 	.word	0x11fff4ff
 8009364:	40013800 	.word	0x40013800
 8009368:	40004400 	.word	0x40004400
 800936c:	40004800 	.word	0x40004800
 8009370:	40004c00 	.word	0x40004c00
 8009374:	08010144 	.word	0x08010144
      }
      else
      {
        ret = HAL_ERROR;
 8009378:	231f      	movs	r3, #31
 800937a:	2220      	movs	r2, #32
 800937c:	189b      	adds	r3, r3, r2
 800937e:	19db      	adds	r3, r3, r7
 8009380:	2201      	movs	r2, #1
 8009382:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009386:	226a      	movs	r2, #106	@ 0x6a
 8009388:	2101      	movs	r1, #1
 800938a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800938c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938e:	2268      	movs	r2, #104	@ 0x68
 8009390:	2101      	movs	r1, #1
 8009392:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009396:	2200      	movs	r2, #0
 8009398:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800939a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939c:	2200      	movs	r2, #0
 800939e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80093a0:	231f      	movs	r3, #31
 80093a2:	2220      	movs	r2, #32
 80093a4:	189b      	adds	r3, r3, r2
 80093a6:	19db      	adds	r3, r3, r7
 80093a8:	781b      	ldrb	r3, [r3, #0]
}
 80093aa:	0018      	movs	r0, r3
 80093ac:	46bd      	mov	sp, r7
 80093ae:	b012      	add	sp, #72	@ 0x48
 80093b0:	bdb0      	pop	{r4, r5, r7, pc}
 80093b2:	46c0      	nop			@ (mov r8, r8)

080093b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c0:	2208      	movs	r2, #8
 80093c2:	4013      	ands	r3, r2
 80093c4:	d00b      	beq.n	80093de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	4a4a      	ldr	r2, [pc, #296]	@ (80094f8 <UART_AdvFeatureConfig+0x144>)
 80093ce:	4013      	ands	r3, r2
 80093d0:	0019      	movs	r1, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	430a      	orrs	r2, r1
 80093dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e2:	2201      	movs	r2, #1
 80093e4:	4013      	ands	r3, r2
 80093e6:	d00b      	beq.n	8009400 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	4a43      	ldr	r2, [pc, #268]	@ (80094fc <UART_AdvFeatureConfig+0x148>)
 80093f0:	4013      	ands	r3, r2
 80093f2:	0019      	movs	r1, r3
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	430a      	orrs	r2, r1
 80093fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009404:	2202      	movs	r2, #2
 8009406:	4013      	ands	r3, r2
 8009408:	d00b      	beq.n	8009422 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	4a3b      	ldr	r2, [pc, #236]	@ (8009500 <UART_AdvFeatureConfig+0x14c>)
 8009412:	4013      	ands	r3, r2
 8009414:	0019      	movs	r1, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	430a      	orrs	r2, r1
 8009420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009426:	2204      	movs	r2, #4
 8009428:	4013      	ands	r3, r2
 800942a:	d00b      	beq.n	8009444 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	4a34      	ldr	r2, [pc, #208]	@ (8009504 <UART_AdvFeatureConfig+0x150>)
 8009434:	4013      	ands	r3, r2
 8009436:	0019      	movs	r1, r3
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	430a      	orrs	r2, r1
 8009442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009448:	2210      	movs	r2, #16
 800944a:	4013      	ands	r3, r2
 800944c:	d00b      	beq.n	8009466 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	4a2c      	ldr	r2, [pc, #176]	@ (8009508 <UART_AdvFeatureConfig+0x154>)
 8009456:	4013      	ands	r3, r2
 8009458:	0019      	movs	r1, r3
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	430a      	orrs	r2, r1
 8009464:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946a:	2220      	movs	r2, #32
 800946c:	4013      	ands	r3, r2
 800946e:	d00b      	beq.n	8009488 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	4a25      	ldr	r2, [pc, #148]	@ (800950c <UART_AdvFeatureConfig+0x158>)
 8009478:	4013      	ands	r3, r2
 800947a:	0019      	movs	r1, r3
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	430a      	orrs	r2, r1
 8009486:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800948c:	2240      	movs	r2, #64	@ 0x40
 800948e:	4013      	ands	r3, r2
 8009490:	d01d      	beq.n	80094ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	4a1d      	ldr	r2, [pc, #116]	@ (8009510 <UART_AdvFeatureConfig+0x15c>)
 800949a:	4013      	ands	r3, r2
 800949c:	0019      	movs	r1, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	430a      	orrs	r2, r1
 80094a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094ae:	2380      	movs	r3, #128	@ 0x80
 80094b0:	035b      	lsls	r3, r3, #13
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d10b      	bne.n	80094ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	4a15      	ldr	r2, [pc, #84]	@ (8009514 <UART_AdvFeatureConfig+0x160>)
 80094be:	4013      	ands	r3, r2
 80094c0:	0019      	movs	r1, r3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	430a      	orrs	r2, r1
 80094cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d2:	2280      	movs	r2, #128	@ 0x80
 80094d4:	4013      	ands	r3, r2
 80094d6:	d00b      	beq.n	80094f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	4a0e      	ldr	r2, [pc, #56]	@ (8009518 <UART_AdvFeatureConfig+0x164>)
 80094e0:	4013      	ands	r3, r2
 80094e2:	0019      	movs	r1, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	430a      	orrs	r2, r1
 80094ee:	605a      	str	r2, [r3, #4]
  }
}
 80094f0:	46c0      	nop			@ (mov r8, r8)
 80094f2:	46bd      	mov	sp, r7
 80094f4:	b002      	add	sp, #8
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	ffff7fff 	.word	0xffff7fff
 80094fc:	fffdffff 	.word	0xfffdffff
 8009500:	fffeffff 	.word	0xfffeffff
 8009504:	fffbffff 	.word	0xfffbffff
 8009508:	ffffefff 	.word	0xffffefff
 800950c:	ffffdfff 	.word	0xffffdfff
 8009510:	ffefffff 	.word	0xffefffff
 8009514:	ff9fffff 	.word	0xff9fffff
 8009518:	fff7ffff 	.word	0xfff7ffff

0800951c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b092      	sub	sp, #72	@ 0x48
 8009520:	af02      	add	r7, sp, #8
 8009522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2290      	movs	r2, #144	@ 0x90
 8009528:	2100      	movs	r1, #0
 800952a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800952c:	f7fc fd0a 	bl	8005f44 <HAL_GetTick>
 8009530:	0003      	movs	r3, r0
 8009532:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	2208      	movs	r2, #8
 800953c:	4013      	ands	r3, r2
 800953e:	2b08      	cmp	r3, #8
 8009540:	d12d      	bne.n	800959e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009544:	2280      	movs	r2, #128	@ 0x80
 8009546:	0391      	lsls	r1, r2, #14
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	4a47      	ldr	r2, [pc, #284]	@ (8009668 <UART_CheckIdleState+0x14c>)
 800954c:	9200      	str	r2, [sp, #0]
 800954e:	2200      	movs	r2, #0
 8009550:	f000 f88e 	bl	8009670 <UART_WaitOnFlagUntilTimeout>
 8009554:	1e03      	subs	r3, r0, #0
 8009556:	d022      	beq.n	800959e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009558:	f3ef 8310 	mrs	r3, PRIMASK
 800955c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800955e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009560:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009562:	2301      	movs	r3, #1
 8009564:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009568:	f383 8810 	msr	PRIMASK, r3
}
 800956c:	46c0      	nop			@ (mov r8, r8)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2180      	movs	r1, #128	@ 0x80
 800957a:	438a      	bics	r2, r1
 800957c:	601a      	str	r2, [r3, #0]
 800957e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009580:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009584:	f383 8810 	msr	PRIMASK, r3
}
 8009588:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2288      	movs	r2, #136	@ 0x88
 800958e:	2120      	movs	r1, #32
 8009590:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2284      	movs	r2, #132	@ 0x84
 8009596:	2100      	movs	r1, #0
 8009598:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800959a:	2303      	movs	r3, #3
 800959c:	e060      	b.n	8009660 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2204      	movs	r2, #4
 80095a6:	4013      	ands	r3, r2
 80095a8:	2b04      	cmp	r3, #4
 80095aa:	d146      	bne.n	800963a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ae:	2280      	movs	r2, #128	@ 0x80
 80095b0:	03d1      	lsls	r1, r2, #15
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	4a2c      	ldr	r2, [pc, #176]	@ (8009668 <UART_CheckIdleState+0x14c>)
 80095b6:	9200      	str	r2, [sp, #0]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f000 f859 	bl	8009670 <UART_WaitOnFlagUntilTimeout>
 80095be:	1e03      	subs	r3, r0, #0
 80095c0:	d03b      	beq.n	800963a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80095c2:	f3ef 8310 	mrs	r3, PRIMASK
 80095c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80095c8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80095cc:	2301      	movs	r3, #1
 80095ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	f383 8810 	msr	PRIMASK, r3
}
 80095d6:	46c0      	nop			@ (mov r8, r8)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4922      	ldr	r1, [pc, #136]	@ (800966c <UART_CheckIdleState+0x150>)
 80095e4:	400a      	ands	r2, r1
 80095e6:	601a      	str	r2, [r3, #0]
 80095e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	f383 8810 	msr	PRIMASK, r3
}
 80095f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80095f4:	f3ef 8310 	mrs	r3, PRIMASK
 80095f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80095fa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80095fe:	2301      	movs	r3, #1
 8009600:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	f383 8810 	msr	PRIMASK, r3
}
 8009608:	46c0      	nop			@ (mov r8, r8)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	689a      	ldr	r2, [r3, #8]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2101      	movs	r1, #1
 8009616:	438a      	bics	r2, r1
 8009618:	609a      	str	r2, [r3, #8]
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	f383 8810 	msr	PRIMASK, r3
}
 8009624:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	228c      	movs	r2, #140	@ 0x8c
 800962a:	2120      	movs	r1, #32
 800962c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2284      	movs	r2, #132	@ 0x84
 8009632:	2100      	movs	r1, #0
 8009634:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009636:	2303      	movs	r3, #3
 8009638:	e012      	b.n	8009660 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2288      	movs	r2, #136	@ 0x88
 800963e:	2120      	movs	r1, #32
 8009640:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	228c      	movs	r2, #140	@ 0x8c
 8009646:	2120      	movs	r1, #32
 8009648:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2200      	movs	r2, #0
 8009654:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2284      	movs	r2, #132	@ 0x84
 800965a:	2100      	movs	r1, #0
 800965c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800965e:	2300      	movs	r3, #0
}
 8009660:	0018      	movs	r0, r3
 8009662:	46bd      	mov	sp, r7
 8009664:	b010      	add	sp, #64	@ 0x40
 8009666:	bd80      	pop	{r7, pc}
 8009668:	01ffffff 	.word	0x01ffffff
 800966c:	fffffedf 	.word	0xfffffedf

08009670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	603b      	str	r3, [r7, #0]
 800967c:	1dfb      	adds	r3, r7, #7
 800967e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009680:	e051      	b.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	3301      	adds	r3, #1
 8009686:	d04e      	beq.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009688:	f7fc fc5c 	bl	8005f44 <HAL_GetTick>
 800968c:	0002      	movs	r2, r0
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	1ad3      	subs	r3, r2, r3
 8009692:	69ba      	ldr	r2, [r7, #24]
 8009694:	429a      	cmp	r2, r3
 8009696:	d302      	bcc.n	800969e <UART_WaitOnFlagUntilTimeout+0x2e>
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d101      	bne.n	80096a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800969e:	2303      	movs	r3, #3
 80096a0:	e051      	b.n	8009746 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	2204      	movs	r2, #4
 80096aa:	4013      	ands	r3, r2
 80096ac:	d03b      	beq.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	2b80      	cmp	r3, #128	@ 0x80
 80096b2:	d038      	beq.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b40      	cmp	r3, #64	@ 0x40
 80096b8:	d035      	beq.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	69db      	ldr	r3, [r3, #28]
 80096c0:	2208      	movs	r2, #8
 80096c2:	4013      	ands	r3, r2
 80096c4:	2b08      	cmp	r3, #8
 80096c6:	d111      	bne.n	80096ec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2208      	movs	r2, #8
 80096ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	0018      	movs	r0, r3
 80096d4:	f000 f83c 	bl	8009750 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2290      	movs	r2, #144	@ 0x90
 80096dc:	2108      	movs	r1, #8
 80096de:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2284      	movs	r2, #132	@ 0x84
 80096e4:	2100      	movs	r1, #0
 80096e6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e02c      	b.n	8009746 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	69da      	ldr	r2, [r3, #28]
 80096f2:	2380      	movs	r3, #128	@ 0x80
 80096f4:	011b      	lsls	r3, r3, #4
 80096f6:	401a      	ands	r2, r3
 80096f8:	2380      	movs	r3, #128	@ 0x80
 80096fa:	011b      	lsls	r3, r3, #4
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d112      	bne.n	8009726 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2280      	movs	r2, #128	@ 0x80
 8009706:	0112      	lsls	r2, r2, #4
 8009708:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	0018      	movs	r0, r3
 800970e:	f000 f81f 	bl	8009750 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2290      	movs	r2, #144	@ 0x90
 8009716:	2120      	movs	r1, #32
 8009718:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2284      	movs	r2, #132	@ 0x84
 800971e:	2100      	movs	r1, #0
 8009720:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009722:	2303      	movs	r3, #3
 8009724:	e00f      	b.n	8009746 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	69db      	ldr	r3, [r3, #28]
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	4013      	ands	r3, r2
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	1ad3      	subs	r3, r2, r3
 8009734:	425a      	negs	r2, r3
 8009736:	4153      	adcs	r3, r2
 8009738:	b2db      	uxtb	r3, r3
 800973a:	001a      	movs	r2, r3
 800973c:	1dfb      	adds	r3, r7, #7
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	429a      	cmp	r2, r3
 8009742:	d09e      	beq.n	8009682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	0018      	movs	r0, r3
 8009748:	46bd      	mov	sp, r7
 800974a:	b004      	add	sp, #16
 800974c:	bd80      	pop	{r7, pc}
	...

08009750 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b08e      	sub	sp, #56	@ 0x38
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009758:	f3ef 8310 	mrs	r3, PRIMASK
 800975c:	617b      	str	r3, [r7, #20]
  return(result);
 800975e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009760:	637b      	str	r3, [r7, #52]	@ 0x34
 8009762:	2301      	movs	r3, #1
 8009764:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009766:	69bb      	ldr	r3, [r7, #24]
 8009768:	f383 8810 	msr	PRIMASK, r3
}
 800976c:	46c0      	nop			@ (mov r8, r8)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4926      	ldr	r1, [pc, #152]	@ (8009814 <UART_EndRxTransfer+0xc4>)
 800977a:	400a      	ands	r2, r1
 800977c:	601a      	str	r2, [r3, #0]
 800977e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009780:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009782:	69fb      	ldr	r3, [r7, #28]
 8009784:	f383 8810 	msr	PRIMASK, r3
}
 8009788:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800978a:	f3ef 8310 	mrs	r3, PRIMASK
 800978e:	623b      	str	r3, [r7, #32]
  return(result);
 8009790:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009792:	633b      	str	r3, [r7, #48]	@ 0x30
 8009794:	2301      	movs	r3, #1
 8009796:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800979a:	f383 8810 	msr	PRIMASK, r3
}
 800979e:	46c0      	nop			@ (mov r8, r8)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	689a      	ldr	r2, [r3, #8]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	491b      	ldr	r1, [pc, #108]	@ (8009818 <UART_EndRxTransfer+0xc8>)
 80097ac:	400a      	ands	r2, r1
 80097ae:	609a      	str	r2, [r3, #8]
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b6:	f383 8810 	msr	PRIMASK, r3
}
 80097ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d118      	bne.n	80097f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80097c4:	f3ef 8310 	mrs	r3, PRIMASK
 80097c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80097ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097ce:	2301      	movs	r3, #1
 80097d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f383 8810 	msr	PRIMASK, r3
}
 80097d8:	46c0      	nop			@ (mov r8, r8)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2110      	movs	r1, #16
 80097e6:	438a      	bics	r2, r1
 80097e8:	601a      	str	r2, [r3, #0]
 80097ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f383 8810 	msr	PRIMASK, r3
}
 80097f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	228c      	movs	r2, #140	@ 0x8c
 80097fa:	2120      	movs	r1, #32
 80097fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2200      	movs	r2, #0
 8009802:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800980a:	46c0      	nop			@ (mov r8, r8)
 800980c:	46bd      	mov	sp, r7
 800980e:	b00e      	add	sp, #56	@ 0x38
 8009810:	bd80      	pop	{r7, pc}
 8009812:	46c0      	nop			@ (mov r8, r8)
 8009814:	fffffedf 	.word	0xfffffedf
 8009818:	effffffe 	.word	0xeffffffe

0800981c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b084      	sub	sp, #16
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2284      	movs	r2, #132	@ 0x84
 8009828:	5c9b      	ldrb	r3, [r3, r2]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d101      	bne.n	8009832 <HAL_UARTEx_DisableFifoMode+0x16>
 800982e:	2302      	movs	r3, #2
 8009830:	e027      	b.n	8009882 <HAL_UARTEx_DisableFifoMode+0x66>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2284      	movs	r2, #132	@ 0x84
 8009836:	2101      	movs	r1, #1
 8009838:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2288      	movs	r2, #136	@ 0x88
 800983e:	2124      	movs	r1, #36	@ 0x24
 8009840:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681a      	ldr	r2, [r3, #0]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2101      	movs	r1, #1
 8009856:	438a      	bics	r2, r1
 8009858:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	4a0b      	ldr	r2, [pc, #44]	@ (800988c <HAL_UARTEx_DisableFifoMode+0x70>)
 800985e:	4013      	ands	r3, r2
 8009860:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2288      	movs	r2, #136	@ 0x88
 8009874:	2120      	movs	r1, #32
 8009876:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2284      	movs	r2, #132	@ 0x84
 800987c:	2100      	movs	r1, #0
 800987e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	0018      	movs	r0, r3
 8009884:	46bd      	mov	sp, r7
 8009886:	b004      	add	sp, #16
 8009888:	bd80      	pop	{r7, pc}
 800988a:	46c0      	nop			@ (mov r8, r8)
 800988c:	dfffffff 	.word	0xdfffffff

08009890 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2284      	movs	r2, #132	@ 0x84
 800989e:	5c9b      	ldrb	r3, [r3, r2]
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d101      	bne.n	80098a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80098a4:	2302      	movs	r3, #2
 80098a6:	e02e      	b.n	8009906 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2284      	movs	r2, #132	@ 0x84
 80098ac:	2101      	movs	r1, #1
 80098ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2288      	movs	r2, #136	@ 0x88
 80098b4:	2124      	movs	r1, #36	@ 0x24
 80098b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2101      	movs	r1, #1
 80098cc:	438a      	bics	r2, r1
 80098ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	00db      	lsls	r3, r3, #3
 80098d8:	08d9      	lsrs	r1, r3, #3
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	683a      	ldr	r2, [r7, #0]
 80098e0:	430a      	orrs	r2, r1
 80098e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	0018      	movs	r0, r3
 80098e8:	f000 f854 	bl	8009994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2288      	movs	r2, #136	@ 0x88
 80098f8:	2120      	movs	r1, #32
 80098fa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2284      	movs	r2, #132	@ 0x84
 8009900:	2100      	movs	r1, #0
 8009902:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	0018      	movs	r0, r3
 8009908:	46bd      	mov	sp, r7
 800990a:	b004      	add	sp, #16
 800990c:	bd80      	pop	{r7, pc}
	...

08009910 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b084      	sub	sp, #16
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2284      	movs	r2, #132	@ 0x84
 800991e:	5c9b      	ldrb	r3, [r3, r2]
 8009920:	2b01      	cmp	r3, #1
 8009922:	d101      	bne.n	8009928 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009924:	2302      	movs	r3, #2
 8009926:	e02f      	b.n	8009988 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2284      	movs	r2, #132	@ 0x84
 800992c:	2101      	movs	r1, #1
 800992e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2288      	movs	r2, #136	@ 0x88
 8009934:	2124      	movs	r1, #36	@ 0x24
 8009936:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	2101      	movs	r1, #1
 800994c:	438a      	bics	r2, r1
 800994e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	4a0e      	ldr	r2, [pc, #56]	@ (8009990 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009958:	4013      	ands	r3, r2
 800995a:	0019      	movs	r1, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	683a      	ldr	r2, [r7, #0]
 8009962:	430a      	orrs	r2, r1
 8009964:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	0018      	movs	r0, r3
 800996a:	f000 f813 	bl	8009994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68fa      	ldr	r2, [r7, #12]
 8009974:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2288      	movs	r2, #136	@ 0x88
 800997a:	2120      	movs	r1, #32
 800997c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2284      	movs	r2, #132	@ 0x84
 8009982:	2100      	movs	r1, #0
 8009984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	0018      	movs	r0, r3
 800998a:	46bd      	mov	sp, r7
 800998c:	b004      	add	sp, #16
 800998e:	bd80      	pop	{r7, pc}
 8009990:	f1ffffff 	.word	0xf1ffffff

08009994 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009994:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009996:	b085      	sub	sp, #20
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d108      	bne.n	80099b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	226a      	movs	r2, #106	@ 0x6a
 80099a8:	2101      	movs	r1, #1
 80099aa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2268      	movs	r2, #104	@ 0x68
 80099b0:	2101      	movs	r1, #1
 80099b2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80099b4:	e043      	b.n	8009a3e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80099b6:	260f      	movs	r6, #15
 80099b8:	19bb      	adds	r3, r7, r6
 80099ba:	2208      	movs	r2, #8
 80099bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80099be:	200e      	movs	r0, #14
 80099c0:	183b      	adds	r3, r7, r0
 80099c2:	2208      	movs	r2, #8
 80099c4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	0e5b      	lsrs	r3, r3, #25
 80099ce:	b2da      	uxtb	r2, r3
 80099d0:	240d      	movs	r4, #13
 80099d2:	193b      	adds	r3, r7, r4
 80099d4:	2107      	movs	r1, #7
 80099d6:	400a      	ands	r2, r1
 80099d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	689b      	ldr	r3, [r3, #8]
 80099e0:	0f5b      	lsrs	r3, r3, #29
 80099e2:	b2da      	uxtb	r2, r3
 80099e4:	250c      	movs	r5, #12
 80099e6:	197b      	adds	r3, r7, r5
 80099e8:	2107      	movs	r1, #7
 80099ea:	400a      	ands	r2, r1
 80099ec:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80099ee:	183b      	adds	r3, r7, r0
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	197a      	adds	r2, r7, r5
 80099f4:	7812      	ldrb	r2, [r2, #0]
 80099f6:	4914      	ldr	r1, [pc, #80]	@ (8009a48 <UARTEx_SetNbDataToProcess+0xb4>)
 80099f8:	5c8a      	ldrb	r2, [r1, r2]
 80099fa:	435a      	muls	r2, r3
 80099fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80099fe:	197b      	adds	r3, r7, r5
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	4a12      	ldr	r2, [pc, #72]	@ (8009a4c <UARTEx_SetNbDataToProcess+0xb8>)
 8009a04:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a06:	0019      	movs	r1, r3
 8009a08:	f7f6 fc24 	bl	8000254 <__divsi3>
 8009a0c:	0003      	movs	r3, r0
 8009a0e:	b299      	uxth	r1, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	226a      	movs	r2, #106	@ 0x6a
 8009a14:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a16:	19bb      	adds	r3, r7, r6
 8009a18:	781b      	ldrb	r3, [r3, #0]
 8009a1a:	193a      	adds	r2, r7, r4
 8009a1c:	7812      	ldrb	r2, [r2, #0]
 8009a1e:	490a      	ldr	r1, [pc, #40]	@ (8009a48 <UARTEx_SetNbDataToProcess+0xb4>)
 8009a20:	5c8a      	ldrb	r2, [r1, r2]
 8009a22:	435a      	muls	r2, r3
 8009a24:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a26:	193b      	adds	r3, r7, r4
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	4a08      	ldr	r2, [pc, #32]	@ (8009a4c <UARTEx_SetNbDataToProcess+0xb8>)
 8009a2c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a2e:	0019      	movs	r1, r3
 8009a30:	f7f6 fc10 	bl	8000254 <__divsi3>
 8009a34:	0003      	movs	r3, r0
 8009a36:	b299      	uxth	r1, r3
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2268      	movs	r2, #104	@ 0x68
 8009a3c:	5299      	strh	r1, [r3, r2]
}
 8009a3e:	46c0      	nop			@ (mov r8, r8)
 8009a40:	46bd      	mov	sp, r7
 8009a42:	b005      	add	sp, #20
 8009a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a46:	46c0      	nop			@ (mov r8, r8)
 8009a48:	0801015c 	.word	0x0801015c
 8009a4c:	08010164 	.word	0x08010164

08009a50 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8009a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 8009a58:	230e      	movs	r3, #14
 8009a5a:	18fb      	adds	r3, r7, r3
 8009a5c:	2205      	movs	r2, #5
 8009a5e:	701a      	strb	r2, [r3, #0]
    uint8_t chip_id = 0;
 8009a60:	230d      	movs	r3, #13
 8009a62:	18fb      	adds	r3, r7, r3
 8009a64:	2200      	movs	r2, #0
 8009a66:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009a68:	250f      	movs	r5, #15
 8009a6a:	197c      	adds	r4, r7, r5
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	0018      	movs	r0, r3
 8009a70:	f001 fa2b 	bl	800aeca <null_ptr_check>
 8009a74:	0003      	movs	r3, r0
 8009a76:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009a78:	197b      	adds	r3, r7, r5
 8009a7a:	781b      	ldrb	r3, [r3, #0]
 8009a7c:	b25b      	sxtb	r3, r3
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d154      	bne.n	8009b2c <bme280_init+0xdc>
    {
        while (try_count)
 8009a82:	e043      	b.n	8009b0c <bme280_init+0xbc>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev); // 0xD0
 8009a84:	250f      	movs	r5, #15
 8009a86:	197c      	adds	r4, r7, r5
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	260d      	movs	r6, #13
 8009a8c:	19b9      	adds	r1, r7, r6
 8009a8e:	2201      	movs	r2, #1
 8009a90:	20d0      	movs	r0, #208	@ 0xd0
 8009a92:	f000 f855 	bl	8009b40 <bme280_get_regs>
 8009a96:	0003      	movs	r3, r0
 8009a98:	7023      	strb	r3, [r4, #0]
            printf("bme280 chip_id = %x\n", chip_id);
 8009a9a:	0034      	movs	r4, r6
 8009a9c:	193b      	adds	r3, r7, r4
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	001a      	movs	r2, r3
 8009aa2:	4b26      	ldr	r3, [pc, #152]	@ (8009b3c <bme280_init+0xec>)
 8009aa4:	0011      	movs	r1, r2
 8009aa6:	0018      	movs	r0, r3
 8009aa8:	f7fb fdba 	bl	8005620 <printf_>
            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8009aac:	0029      	movs	r1, r5
 8009aae:	187b      	adds	r3, r7, r1
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	b25b      	sxtb	r3, r3
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d11c      	bne.n	8009af2 <bme280_init+0xa2>
 8009ab8:	193b      	adds	r3, r7, r4
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	2b60      	cmp	r3, #96	@ 0x60
 8009abe:	d118      	bne.n	8009af2 <bme280_init+0xa2>
            {
                dev->chip_id = chip_id;
 8009ac0:	193b      	adds	r3, r7, r4
 8009ac2:	781a      	ldrb	r2, [r3, #0]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 8009ac8:	000d      	movs	r5, r1
 8009aca:	187c      	adds	r4, r7, r1
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	0018      	movs	r0, r3
 8009ad0:	f000 fa05 	bl	8009ede <bme280_soft_reset>
 8009ad4:	0003      	movs	r3, r0
 8009ad6:	7023      	strb	r3, [r4, #0]

                if (rslt == BME280_OK)
 8009ad8:	197b      	adds	r3, r7, r5
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	b25b      	sxtb	r3, r3
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d11a      	bne.n	8009b18 <bme280_init+0xc8>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8009ae2:	197c      	adds	r4, r7, r5
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f001 f840 	bl	800ab6c <get_calib_data>
 8009aec:	0003      	movs	r3, r0
 8009aee:	7023      	strb	r3, [r4, #0]
                }

                break;
 8009af0:	e012      	b.n	8009b18 <bme280_init+0xc8>
            }

            /* Wait for 1 ms */
            dev->delay_us(1, dev->intf_ptr);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	695a      	ldr	r2, [r3, #20]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	0019      	movs	r1, r3
 8009afc:	2001      	movs	r0, #1
 8009afe:	4790      	blx	r2
            --try_count;
 8009b00:	220e      	movs	r2, #14
 8009b02:	18bb      	adds	r3, r7, r2
 8009b04:	18ba      	adds	r2, r7, r2
 8009b06:	7812      	ldrb	r2, [r2, #0]
 8009b08:	3a01      	subs	r2, #1
 8009b0a:	701a      	strb	r2, [r3, #0]
        while (try_count)
 8009b0c:	230e      	movs	r3, #14
 8009b0e:	18fb      	adds	r3, r7, r3
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1b6      	bne.n	8009a84 <bme280_init+0x34>
 8009b16:	e000      	b.n	8009b1a <bme280_init+0xca>
                break;
 8009b18:	46c0      	nop			@ (mov r8, r8)
        }

        /* Chip id check failed */
        if (!try_count)
 8009b1a:	230e      	movs	r3, #14
 8009b1c:	18fb      	adds	r3, r7, r3
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d103      	bne.n	8009b2c <bme280_init+0xdc>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 8009b24:	230f      	movs	r3, #15
 8009b26:	18fb      	adds	r3, r7, r3
 8009b28:	22fe      	movs	r2, #254	@ 0xfe
 8009b2a:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 8009b2c:	230f      	movs	r3, #15
 8009b2e:	18fb      	adds	r3, r7, r3
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	b25b      	sxtb	r3, r3
}
 8009b34:	0018      	movs	r0, r3
 8009b36:	46bd      	mov	sp, r7
 8009b38:	b005      	add	sp, #20
 8009b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b3c:	0800fcf8 	.word	0x0800fcf8

08009b40 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme280_dev *dev)
{
 8009b40:	b5b0      	push	{r4, r5, r7, lr}
 8009b42:	b086      	sub	sp, #24
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60b9      	str	r1, [r7, #8]
 8009b48:	0011      	movs	r1, r2
 8009b4a:	607b      	str	r3, [r7, #4]
 8009b4c:	240f      	movs	r4, #15
 8009b4e:	193b      	adds	r3, r7, r4
 8009b50:	1c02      	adds	r2, r0, #0
 8009b52:	701a      	strb	r2, [r3, #0]
 8009b54:	230c      	movs	r3, #12
 8009b56:	18fb      	adds	r3, r7, r3
 8009b58:	1c0a      	adds	r2, r1, #0
 8009b5a:	801a      	strh	r2, [r3, #0]
    volatile int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	0018      	movs	r0, r3
 8009b60:	f001 f9b3 	bl	800aeca <null_ptr_check>
 8009b64:	0003      	movs	r3, r0
 8009b66:	001a      	movs	r2, r3
 8009b68:	2117      	movs	r1, #23
 8009b6a:	187b      	adds	r3, r7, r1
 8009b6c:	701a      	strb	r2, [r3, #0]

    /* Proceed if null check is fine */
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009b6e:	187b      	adds	r3, r7, r1
 8009b70:	781b      	ldrb	r3, [r3, #0]
 8009b72:	b25b      	sxtb	r3, r3
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d129      	bne.n	8009bcc <bme280_get_regs+0x8c>
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d026      	beq.n	8009bcc <bme280_get_regs+0x8c>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	7a1b      	ldrb	r3, [r3, #8]
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	d006      	beq.n	8009b94 <bme280_get_regs+0x54>
        {
            reg_addr = reg_addr | 0x80;
 8009b86:	193b      	adds	r3, r7, r4
 8009b88:	193a      	adds	r2, r7, r4
 8009b8a:	7812      	ldrb	r2, [r2, #0]
 8009b8c:	2180      	movs	r1, #128	@ 0x80
 8009b8e:	4249      	negs	r1, r1
 8009b90:	430a      	orrs	r2, r1
 8009b92:	701a      	strb	r2, [r3, #0]

        /* Read the data  */
        /*  void *intf_ptr;Interface function pointer used to enable the device address for I2C
                            and chip selection for SPI */

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68dc      	ldr	r4, [r3, #12]
 8009b98:	230c      	movs	r3, #12
 8009b9a:	18fb      	adds	r3, r7, r3
 8009b9c:	881a      	ldrh	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	685d      	ldr	r5, [r3, #4]
 8009ba2:	68b9      	ldr	r1, [r7, #8]
 8009ba4:	230f      	movs	r3, #15
 8009ba6:	18fb      	adds	r3, r7, r3
 8009ba8:	7818      	ldrb	r0, [r3, #0]
 8009baa:	002b      	movs	r3, r5
 8009bac:	47a0      	blx	r4
 8009bae:	0003      	movs	r3, r0
 8009bb0:	0019      	movs	r1, r3
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2245      	movs	r2, #69	@ 0x45
 8009bb6:	5499      	strb	r1, [r3, r2]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2245      	movs	r2, #69	@ 0x45
 8009bbc:	569b      	ldrsb	r3, [r3, r2]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d008      	beq.n	8009bd4 <bme280_get_regs+0x94>
        {
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009bc2:	2317      	movs	r3, #23
 8009bc4:	18fb      	adds	r3, r7, r3
 8009bc6:	22fc      	movs	r2, #252	@ 0xfc
 8009bc8:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009bca:	e003      	b.n	8009bd4 <bme280_get_regs+0x94>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009bcc:	2317      	movs	r3, #23
 8009bce:	18fb      	adds	r3, r7, r3
 8009bd0:	22ff      	movs	r2, #255	@ 0xff
 8009bd2:	701a      	strb	r2, [r3, #0]
    }
    //	printf("result => %d\n", rslt);
    return rslt;
 8009bd4:	2317      	movs	r3, #23
 8009bd6:	18fb      	adds	r3, r7, r3
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	b25b      	sxtb	r3, r3
}
 8009bdc:	0018      	movs	r0, r3
 8009bde:	46bd      	mov	sp, r7
 8009be0:	b006      	add	sp, #24
 8009be2:	bdb0      	pop	{r4, r5, r7, pc}

08009be4 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme280_dev *dev)
{
 8009be4:	b5b0      	push	{r4, r5, r7, lr}
 8009be6:	b08c      	sub	sp, #48	@ 0x30
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	603b      	str	r3, [r7, #0]
 8009bf0:	1dfb      	adds	r3, r7, #7
 8009bf2:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 8009bf4:	1dfb      	adds	r3, r7, #7
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	2b0a      	cmp	r3, #10
 8009bfa:	d902      	bls.n	8009c02 <bme280_set_regs+0x1e>
    {
        len = 10;
 8009bfc:	1dfb      	adds	r3, r7, #7
 8009bfe:	220a      	movs	r2, #10
 8009c00:	701a      	strb	r2, [r3, #0]

    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009c02:	252f      	movs	r5, #47	@ 0x2f
 8009c04:	197c      	adds	r4, r7, r5
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	0018      	movs	r0, r3
 8009c0a:	f001 f95e 	bl	800aeca <null_ptr_check>
 8009c0e:	0003      	movs	r3, r0
 8009c10:	7023      	strb	r3, [r4, #0]

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8009c12:	197b      	adds	r3, r7, r5
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	b25b      	sxtb	r3, r3
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d000      	beq.n	8009c1e <bme280_set_regs+0x3a>
 8009c1c:	e06c      	b.n	8009cf8 <bme280_set_regs+0x114>
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d069      	beq.n	8009cf8 <bme280_set_regs+0x114>
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d066      	beq.n	8009cf8 <bme280_set_regs+0x114>
    {
        if (len != 0)
 8009c2a:	1dfb      	adds	r3, r7, #7
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d05d      	beq.n	8009cee <bme280_set_regs+0x10a>
        {
            temp_buff[0] = reg_data[0];
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	781a      	ldrb	r2, [r3, #0]
 8009c36:	2314      	movs	r3, #20
 8009c38:	18fb      	adds	r3, r7, r3
 8009c3a:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	7a1b      	ldrb	r3, [r3, #8]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d01e      	beq.n	8009c82 <bme280_set_regs+0x9e>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009c44:	232b      	movs	r3, #43	@ 0x2b
 8009c46:	18fb      	adds	r3, r7, r3
 8009c48:	2200      	movs	r2, #0
 8009c4a:	701a      	strb	r2, [r3, #0]
 8009c4c:	e012      	b.n	8009c74 <bme280_set_regs+0x90>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8009c4e:	202b      	movs	r0, #43	@ 0x2b
 8009c50:	183b      	adds	r3, r7, r0
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	68fa      	ldr	r2, [r7, #12]
 8009c56:	18d3      	adds	r3, r2, r3
 8009c58:	781a      	ldrb	r2, [r3, #0]
 8009c5a:	183b      	adds	r3, r7, r0
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	68f9      	ldr	r1, [r7, #12]
 8009c60:	18cb      	adds	r3, r1, r3
 8009c62:	217f      	movs	r1, #127	@ 0x7f
 8009c64:	400a      	ands	r2, r1
 8009c66:	b2d2      	uxtb	r2, r2
 8009c68:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009c6a:	183b      	adds	r3, r7, r0
 8009c6c:	781a      	ldrb	r2, [r3, #0]
 8009c6e:	183b      	adds	r3, r7, r0
 8009c70:	3201      	adds	r2, #1
 8009c72:	701a      	strb	r2, [r3, #0]
 8009c74:	232b      	movs	r3, #43	@ 0x2b
 8009c76:	18fa      	adds	r2, r7, r3
 8009c78:	1dfb      	adds	r3, r7, #7
 8009c7a:	7812      	ldrb	r2, [r2, #0]
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d3e5      	bcc.n	8009c4e <bme280_set_regs+0x6a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8009c82:	1dfb      	adds	r3, r7, #7
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d911      	bls.n	8009cae <bme280_set_regs+0xca>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8009c8a:	1dfb      	adds	r3, r7, #7
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	2114      	movs	r1, #20
 8009c92:	1879      	adds	r1, r7, r1
 8009c94:	68f8      	ldr	r0, [r7, #12]
 8009c96:	f000 ffb5 	bl	800ac04 <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 8009c9a:	1dfb      	adds	r3, r7, #7
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	18db      	adds	r3, r3, r3
 8009ca2:	b29a      	uxth	r2, r3
 8009ca4:	232c      	movs	r3, #44	@ 0x2c
 8009ca6:	18fb      	adds	r3, r7, r3
 8009ca8:	3a01      	subs	r2, #1
 8009caa:	801a      	strh	r2, [r3, #0]
 8009cac:	e004      	b.n	8009cb8 <bme280_set_regs+0xd4>
            }
            else
            {
                temp_len = len;
 8009cae:	232c      	movs	r3, #44	@ 0x2c
 8009cb0:	18fb      	adds	r3, r7, r3
 8009cb2:	1dfa      	adds	r2, r7, #7
 8009cb4:	7812      	ldrb	r2, [r2, #0]
 8009cb6:	801a      	strh	r2, [r3, #0]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	691c      	ldr	r4, [r3, #16]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	7818      	ldrb	r0, [r3, #0]
 8009cc0:	232c      	movs	r3, #44	@ 0x2c
 8009cc2:	18fb      	adds	r3, r7, r3
 8009cc4:	881a      	ldrh	r2, [r3, #0]
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	2114      	movs	r1, #20
 8009ccc:	1879      	adds	r1, r7, r1
 8009cce:	47a0      	blx	r4
 8009cd0:	0003      	movs	r3, r0
 8009cd2:	0019      	movs	r1, r3
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	2245      	movs	r2, #69	@ 0x45
 8009cd8:	5499      	strb	r1, [r3, r2]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	2245      	movs	r2, #69	@ 0x45
 8009cde:	569b      	ldrsb	r3, [r3, r2]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d00e      	beq.n	8009d02 <bme280_set_regs+0x11e>
            {
                rslt = BME280_E_COMM_FAIL;
 8009ce4:	232f      	movs	r3, #47	@ 0x2f
 8009ce6:	18fb      	adds	r3, r7, r3
 8009ce8:	22fc      	movs	r2, #252	@ 0xfc
 8009cea:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009cec:	e009      	b.n	8009d02 <bme280_set_regs+0x11e>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 8009cee:	232f      	movs	r3, #47	@ 0x2f
 8009cf0:	18fb      	adds	r3, r7, r3
 8009cf2:	22fd      	movs	r2, #253	@ 0xfd
 8009cf4:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009cf6:	e004      	b.n	8009d02 <bme280_set_regs+0x11e>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009cf8:	232f      	movs	r3, #47	@ 0x2f
 8009cfa:	18fb      	adds	r3, r7, r3
 8009cfc:	22ff      	movs	r2, #255	@ 0xff
 8009cfe:	701a      	strb	r2, [r3, #0]
 8009d00:	e000      	b.n	8009d04 <bme280_set_regs+0x120>
        if (len != 0)
 8009d02:	46c0      	nop			@ (mov r8, r8)
    }

    return rslt;
 8009d04:	232f      	movs	r3, #47	@ 0x2f
 8009d06:	18fb      	adds	r3, r7, r3
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	b25b      	sxtb	r3, r3
}
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	b00c      	add	sp, #48	@ 0x30
 8009d12:	bdb0      	pop	{r4, r5, r7, pc}

08009d14 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, struct bme280_dev *dev)
{
 8009d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	0002      	movs	r2, r0
 8009d1c:	6039      	str	r1, [r7, #0]
 8009d1e:	1dfb      	adds	r3, r7, #7
 8009d20:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009d22:	250f      	movs	r5, #15
 8009d24:	197c      	adds	r4, r7, r5
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	0018      	movs	r0, r3
 8009d2a:	f001 f8ce 	bl	800aeca <null_ptr_check>
 8009d2e:	0003      	movs	r3, r0
 8009d30:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009d32:	197b      	adds	r3, r7, r5
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	b25b      	sxtb	r3, r3
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d14e      	bne.n	8009dda <bme280_set_sensor_settings+0xc6>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8009d3c:	197c      	adds	r4, r7, r5
 8009d3e:	683a      	ldr	r2, [r7, #0]
 8009d40:	260e      	movs	r6, #14
 8009d42:	19bb      	adds	r3, r7, r6
 8009d44:	0011      	movs	r1, r2
 8009d46:	0018      	movs	r0, r3
 8009d48:	f000 f896 	bl	8009e78 <bme280_get_sensor_mode>
 8009d4c:	0003      	movs	r3, r0
 8009d4e:	7023      	strb	r3, [r4, #0]

        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8009d50:	002a      	movs	r2, r5
 8009d52:	18bb      	adds	r3, r7, r2
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	b25b      	sxtb	r3, r3
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10a      	bne.n	8009d72 <bme280_set_sensor_settings+0x5e>
 8009d5c:	19bb      	adds	r3, r7, r6
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d006      	beq.n	8009d72 <bme280_set_sensor_settings+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009d64:	18bc      	adds	r4, r7, r2
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	0018      	movs	r0, r3
 8009d6a:	f000 fc78 	bl	800a65e <put_device_to_sleep>
 8009d6e:	0003      	movs	r3, r0
 8009d70:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME280_OK)
 8009d72:	240f      	movs	r4, #15
 8009d74:	193b      	adds	r3, r7, r4
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	b25b      	sxtb	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d12d      	bne.n	8009dda <bme280_set_sensor_settings+0xc6>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8009d7e:	1dfb      	adds	r3, r7, #7
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	0019      	movs	r1, r3
 8009d84:	2007      	movs	r0, #7
 8009d86:	f001 f87c 	bl	800ae82 <are_settings_changed>
 8009d8a:	1e03      	subs	r3, r0, #0
 8009d8c:	d00b      	beq.n	8009da6 <bme280_set_sensor_settings+0x92>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	3340      	adds	r3, #64	@ 0x40
 8009d92:	0019      	movs	r1, r3
 8009d94:	193c      	adds	r4, r7, r4
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	1dfb      	adds	r3, r7, #7
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	0018      	movs	r0, r3
 8009d9e:	f000 fa75 	bl	800a28c <set_osr_settings>
 8009da2:	0003      	movs	r3, r0
 8009da4:	7023      	strb	r3, [r4, #0]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8009da6:	240f      	movs	r4, #15
 8009da8:	193b      	adds	r3, r7, r4
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	b25b      	sxtb	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d113      	bne.n	8009dda <bme280_set_sensor_settings+0xc6>
 8009db2:	1dfb      	adds	r3, r7, #7
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	0019      	movs	r1, r3
 8009db8:	2018      	movs	r0, #24
 8009dba:	f001 f862 	bl	800ae82 <are_settings_changed>
 8009dbe:	1e03      	subs	r3, r0, #0
 8009dc0:	d00b      	beq.n	8009dda <bme280_set_sensor_settings+0xc6>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	3340      	adds	r3, #64	@ 0x40
 8009dc6:	0019      	movs	r1, r3
 8009dc8:	193c      	adds	r4, r7, r4
 8009dca:	683a      	ldr	r2, [r7, #0]
 8009dcc:	1dfb      	adds	r3, r7, #7
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	f000 fb21 	bl	800a418 <set_filter_standby_settings>
 8009dd6:	0003      	movs	r3, r0
 8009dd8:	7023      	strb	r3, [r4, #0]
            }
        }
    }

    return rslt;
 8009dda:	230f      	movs	r3, #15
 8009ddc:	18fb      	adds	r3, r7, r3
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	b25b      	sxtb	r3, r3
}
 8009de2:	0018      	movs	r0, r3
 8009de4:	46bd      	mov	sp, r7
 8009de6:	b005      	add	sp, #20
 8009de8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009dea <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8009dea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dec:	b085      	sub	sp, #20
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	0002      	movs	r2, r0
 8009df2:	6039      	str	r1, [r7, #0]
 8009df4:	1dfb      	adds	r3, r7, #7
 8009df6:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009df8:	250f      	movs	r5, #15
 8009dfa:	197c      	adds	r4, r7, r5
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	0018      	movs	r0, r3
 8009e00:	f001 f863 	bl	800aeca <null_ptr_check>
 8009e04:	0003      	movs	r3, r0
 8009e06:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8009e08:	197b      	adds	r3, r7, r5
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	b25b      	sxtb	r3, r3
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d12a      	bne.n	8009e68 <bme280_set_sensor_mode+0x7e>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8009e12:	197c      	adds	r4, r7, r5
 8009e14:	683a      	ldr	r2, [r7, #0]
 8009e16:	260e      	movs	r6, #14
 8009e18:	19bb      	adds	r3, r7, r6
 8009e1a:	0011      	movs	r1, r2
 8009e1c:	0018      	movs	r0, r3
 8009e1e:	f000 f82b 	bl	8009e78 <bme280_get_sensor_mode>
 8009e22:	0003      	movs	r3, r0
 8009e24:	7023      	strb	r3, [r4, #0]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8009e26:	002a      	movs	r2, r5
 8009e28:	18bb      	adds	r3, r7, r2
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	b25b      	sxtb	r3, r3
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d10a      	bne.n	8009e48 <bme280_set_sensor_mode+0x5e>
 8009e32:	19bb      	adds	r3, r7, r6
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d006      	beq.n	8009e48 <bme280_set_sensor_mode+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009e3a:	18bc      	adds	r4, r7, r2
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	0018      	movs	r0, r3
 8009e40:	f000 fc0d 	bl	800a65e <put_device_to_sleep>
 8009e44:	0003      	movs	r3, r0
 8009e46:	7023      	strb	r3, [r4, #0]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 8009e48:	220f      	movs	r2, #15
 8009e4a:	18bb      	adds	r3, r7, r2
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	b25b      	sxtb	r3, r3
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d109      	bne.n	8009e68 <bme280_set_sensor_mode+0x7e>
        {
            rslt = write_power_mode(sensor_mode, dev);
 8009e54:	18bc      	adds	r4, r7, r2
 8009e56:	683a      	ldr	r2, [r7, #0]
 8009e58:	1dfb      	adds	r3, r7, #7
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	0011      	movs	r1, r2
 8009e5e:	0018      	movs	r0, r3
 8009e60:	f000 fbbd 	bl	800a5de <write_power_mode>
 8009e64:	0003      	movs	r3, r0
 8009e66:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8009e68:	230f      	movs	r3, #15
 8009e6a:	18fb      	adds	r3, r7, r3
 8009e6c:	781b      	ldrb	r3, [r3, #0]
 8009e6e:	b25b      	sxtb	r3, r3
}
 8009e70:	0018      	movs	r0, r3
 8009e72:	46bd      	mov	sp, r7
 8009e74:	b005      	add	sp, #20
 8009e76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e78 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, struct bme280_dev *dev)
{
 8009e78:	b5b0      	push	{r4, r5, r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009e82:	250f      	movs	r5, #15
 8009e84:	197c      	adds	r4, r7, r5
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	0018      	movs	r0, r3
 8009e8a:	f001 f81e 	bl	800aeca <null_ptr_check>
 8009e8e:	0003      	movs	r3, r0
 8009e90:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (sensor_mode != NULL))
 8009e92:	002a      	movs	r2, r5
 8009e94:	18bb      	adds	r3, r7, r2
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	b25b      	sxtb	r3, r3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d113      	bne.n	8009ec6 <bme280_get_sensor_mode+0x4e>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d010      	beq.n	8009ec6 <bme280_get_sensor_mode+0x4e>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8009ea4:	18bc      	adds	r4, r7, r2
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	20f4      	movs	r0, #244	@ 0xf4
 8009eae:	f7ff fe47 	bl	8009b40 <bme280_get_regs>
 8009eb2:	0003      	movs	r3, r0
 8009eb4:	7023      	strb	r3, [r4, #0]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	2203      	movs	r2, #3
 8009ebc:	4013      	ands	r3, r2
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	701a      	strb	r2, [r3, #0]
 8009ec4:	e003      	b.n	8009ece <bme280_get_sensor_mode+0x56>
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009ec6:	230f      	movs	r3, #15
 8009ec8:	18fb      	adds	r3, r7, r3
 8009eca:	22ff      	movs	r2, #255	@ 0xff
 8009ecc:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8009ece:	230f      	movs	r3, #15
 8009ed0:	18fb      	adds	r3, r7, r3
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	b25b      	sxtb	r3, r3
}
 8009ed6:	0018      	movs	r0, r3
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	b004      	add	sp, #16
 8009edc:	bdb0      	pop	{r4, r5, r7, pc}

08009ede <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8009ede:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ee0:	b085      	sub	sp, #20
 8009ee2:	af00      	add	r7, sp, #0
 8009ee4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
 8009ee6:	260d      	movs	r6, #13
 8009ee8:	19bb      	adds	r3, r7, r6
 8009eea:	22e0      	movs	r2, #224	@ 0xe0
 8009eec:	701a      	strb	r2, [r3, #0]
    uint8_t status_reg = 0;
 8009eee:	230c      	movs	r3, #12
 8009ef0:	18fb      	adds	r3, r7, r3
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	701a      	strb	r2, [r3, #0]
    uint8_t try_run = 5;
 8009ef6:	230e      	movs	r3, #14
 8009ef8:	18fb      	adds	r3, r7, r3
 8009efa:	2205      	movs	r2, #5
 8009efc:	701a      	strb	r2, [r3, #0]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8009efe:	230b      	movs	r3, #11
 8009f00:	18fb      	adds	r3, r7, r3
 8009f02:	22b6      	movs	r2, #182	@ 0xb6
 8009f04:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009f06:	250f      	movs	r5, #15
 8009f08:	197c      	adds	r4, r7, r5
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	0018      	movs	r0, r3
 8009f0e:	f000 ffdc 	bl	800aeca <null_ptr_check>
 8009f12:	0003      	movs	r3, r0
 8009f14:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009f16:	197b      	adds	r3, r7, r5
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	b25b      	sxtb	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d13e      	bne.n	8009f9e <bme280_soft_reset+0xc0>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8009f20:	197c      	adds	r4, r7, r5
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	220b      	movs	r2, #11
 8009f26:	18b9      	adds	r1, r7, r2
 8009f28:	19b8      	adds	r0, r7, r6
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f7ff fe5a 	bl	8009be4 <bme280_set_regs>
 8009f30:	0003      	movs	r3, r0
 8009f32:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8009f34:	197b      	adds	r3, r7, r5
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	b25b      	sxtb	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d12f      	bne.n	8009f9e <bme280_soft_reset+0xc0>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_us(2, dev->intf_ptr);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	695a      	ldr	r2, [r3, #20]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	0019      	movs	r1, r3
 8009f48:	2002      	movs	r0, #2
 8009f4a:	4790      	blx	r2
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 8009f4c:	250f      	movs	r5, #15
 8009f4e:	197c      	adds	r4, r7, r5
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	260c      	movs	r6, #12
 8009f54:	19b9      	adds	r1, r7, r6
 8009f56:	2201      	movs	r2, #1
 8009f58:	20f3      	movs	r0, #243	@ 0xf3
 8009f5a:	f7ff fdf1 	bl	8009b40 <bme280_get_regs>
 8009f5e:	0003      	movs	r3, r0
 8009f60:	7023      	strb	r3, [r4, #0]

            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 8009f62:	197b      	adds	r3, r7, r5
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	b25b      	sxtb	r3, r3
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10d      	bne.n	8009f88 <bme280_soft_reset+0xaa>
 8009f6c:	220e      	movs	r2, #14
 8009f6e:	18bb      	adds	r3, r7, r2
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	18ba      	adds	r2, r7, r2
 8009f74:	1e59      	subs	r1, r3, #1
 8009f76:	7011      	strb	r1, [r2, #0]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d005      	beq.n	8009f88 <bme280_soft_reset+0xaa>
 8009f7c:	19bb      	adds	r3, r7, r6
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	001a      	movs	r2, r3
 8009f82:	2301      	movs	r3, #1
 8009f84:	4013      	ands	r3, r2
 8009f86:	d1da      	bne.n	8009f3e <bme280_soft_reset+0x60>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 8009f88:	230c      	movs	r3, #12
 8009f8a:	18fb      	adds	r3, r7, r3
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	001a      	movs	r2, r3
 8009f90:	2301      	movs	r3, #1
 8009f92:	4013      	ands	r3, r2
 8009f94:	d003      	beq.n	8009f9e <bme280_soft_reset+0xc0>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 8009f96:	230f      	movs	r3, #15
 8009f98:	18fb      	adds	r3, r7, r3
 8009f9a:	22fa      	movs	r2, #250	@ 0xfa
 8009f9c:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return rslt;
 8009f9e:	230f      	movs	r3, #15
 8009fa0:	18fb      	adds	r3, r7, r3
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	b25b      	sxtb	r3, r3
}
 8009fa6:	0018      	movs	r0, r3
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	b005      	add	sp, #20
 8009fac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009fae <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user../ struct bme280_data
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8009fae:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fb0:	b08b      	sub	sp, #44	@ 0x2c
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	607a      	str	r2, [r7, #4]
 8009fb8:	230f      	movs	r3, #15
 8009fba:	18fb      	adds	r3, r7, r3
 8009fbc:	1c02      	adds	r2, r0, #0
 8009fbe:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8009fc0:	261c      	movs	r6, #28
 8009fc2:	19bb      	adds	r3, r7, r6
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	601a      	str	r2, [r3, #0]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = {0};
 8009fcc:	2310      	movs	r3, #16
 8009fce:	18fb      	adds	r3, r7, r3
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	230c      	movs	r3, #12
 8009fd4:	001a      	movs	r2, r3
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	f003 fd9c 	bl	800db14 <memset>

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009fdc:	2527      	movs	r5, #39	@ 0x27
 8009fde:	197c      	adds	r4, r7, r5
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	0018      	movs	r0, r3
 8009fe4:	f000 ff71 	bl	800aeca <null_ptr_check>
 8009fe8:	0003      	movs	r3, r0
 8009fea:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (comp_data != NULL))
 8009fec:	197b      	adds	r3, r7, r5
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	b25b      	sxtb	r3, r3
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d128      	bne.n	800a048 <bme280_get_sensor_data+0x9a>
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d025      	beq.n	800a048 <bme280_get_sensor_data+0x9a>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8009ffc:	197c      	adds	r4, r7, r5
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	19b9      	adds	r1, r7, r6
 800a002:	2208      	movs	r2, #8
 800a004:	20f7      	movs	r0, #247	@ 0xf7
 800a006:	f7ff fd9b 	bl	8009b40 <bme280_get_regs>
 800a00a:	0003      	movs	r3, r0
 800a00c:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a00e:	002c      	movs	r4, r5
 800a010:	193b      	adds	r3, r7, r4
 800a012:	781b      	ldrb	r3, [r3, #0]
 800a014:	b25b      	sxtb	r3, r3
 800a016:	2b00      	cmp	r3, #0
 800a018:	d11a      	bne.n	800a050 <bme280_get_sensor_data+0xa2>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 800a01a:	2310      	movs	r3, #16
 800a01c:	18fa      	adds	r2, r7, r3
 800a01e:	19bb      	adds	r3, r7, r6
 800a020:	0011      	movs	r1, r2
 800a022:	0018      	movs	r0, r3
 800a024:	f000 f81c 	bl	800a060 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	001d      	movs	r5, r3
 800a02c:	3518      	adds	r5, #24
 800a02e:	193c      	adds	r4, r7, r4
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	2310      	movs	r3, #16
 800a034:	18f9      	adds	r1, r7, r3
 800a036:	230f      	movs	r3, #15
 800a038:	18fb      	adds	r3, r7, r3
 800a03a:	7818      	ldrb	r0, [r3, #0]
 800a03c:	002b      	movs	r3, r5
 800a03e:	f000 f853 	bl	800a0e8 <bme280_compensate_data>
 800a042:	0003      	movs	r3, r0
 800a044:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 800a046:	e003      	b.n	800a050 <bme280_get_sensor_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800a048:	2327      	movs	r3, #39	@ 0x27
 800a04a:	18fb      	adds	r3, r7, r3
 800a04c:	22ff      	movs	r2, #255	@ 0xff
 800a04e:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800a050:	2327      	movs	r3, #39	@ 0x27
 800a052:	18fb      	adds	r3, r7, r3
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	b25b      	sxtb	r3, r3
}
 800a058:	0018      	movs	r0, r3
 800a05a:	46bd      	mov	sp, r7
 800a05c:	b00b      	add	sp, #44	@ 0x2c
 800a05e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a060 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b086      	sub	sp, #24
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
 800a068:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	031b      	lsls	r3, r3, #12
 800a070:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	3301      	adds	r3, #1
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	011b      	lsls	r3, r3, #4
 800a07a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	3302      	adds	r3, #2
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	091b      	lsrs	r3, r3, #4
 800a084:	b2db      	uxtb	r3, r3
 800a086:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800a088:	697a      	ldr	r2, [r7, #20]
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	431a      	orrs	r2, r3
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	431a      	orrs	r2, r3
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	3303      	adds	r3, #3
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	031b      	lsls	r3, r3, #12
 800a09e:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	3304      	adds	r3, #4
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	011b      	lsls	r3, r3, #4
 800a0a8:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	3305      	adds	r3, #5
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	091b      	lsrs	r3, r3, #4
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800a0b6:	697a      	ldr	r2, [r7, #20]
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	431a      	orrs	r2, r3
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	431a      	orrs	r2, r3
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << 8;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	3306      	adds	r3, #6
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	021b      	lsls	r3, r3, #8
 800a0cc:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	3307      	adds	r3, #7
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 800a0d6:	697a      	ldr	r2, [r7, #20]
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	431a      	orrs	r2, r3
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	609a      	str	r2, [r3, #8]
}
 800a0e0:	46c0      	nop			@ (mov r8, r8)
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	b006      	add	sp, #24
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b086      	sub	sp, #24
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60b9      	str	r1, [r7, #8]
 800a0f0:	607a      	str	r2, [r7, #4]
 800a0f2:	603b      	str	r3, [r7, #0]
 800a0f4:	210f      	movs	r1, #15
 800a0f6:	187b      	adds	r3, r7, r1
 800a0f8:	1c02      	adds	r2, r0, #0
 800a0fa:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_OK;
 800a0fc:	2317      	movs	r3, #23
 800a0fe:	18fb      	adds	r3, r7, r3
 800a100:	2200      	movs	r2, #0
 800a102:	701a      	strb	r2, [r3, #0]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d03b      	beq.n	800a182 <bme280_compensate_data+0x9a>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d038      	beq.n	800a182 <bme280_compensate_data+0x9a>
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d035      	beq.n	800a182 <bme280_compensate_data+0x9a>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	605a      	str	r2, [r3, #4]
        comp_data->pressure = 0;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	601a      	str	r2, [r3, #0]
        comp_data->humidity = 0;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	609a      	str	r2, [r3, #8]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 800a128:	187b      	adds	r3, r7, r1
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	2207      	movs	r2, #7
 800a12e:	4013      	ands	r3, r2
 800a130:	d008      	beq.n	800a144 <bme280_compensate_data+0x5c>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	0011      	movs	r1, r2
 800a138:	0018      	movs	r0, r3
 800a13a:	f000 faf1 	bl	800a720 <compensate_temperature>
 800a13e:	0002      	movs	r2, r0
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	605a      	str	r2, [r3, #4]
        }

        if (sensor_comp & BME280_PRESS)
 800a144:	230f      	movs	r3, #15
 800a146:	18fb      	adds	r3, r7, r3
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	2201      	movs	r2, #1
 800a14c:	4013      	ands	r3, r2
 800a14e:	d008      	beq.n	800a162 <bme280_compensate_data+0x7a>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800a150:	683a      	ldr	r2, [r7, #0]
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	0011      	movs	r1, r2
 800a156:	0018      	movs	r0, r3
 800a158:	f000 fb48 	bl	800a7ec <compensate_pressure>
 800a15c:	0002      	movs	r2, r0
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	601a      	str	r2, [r3, #0]
        }

        if (sensor_comp & BME280_HUM)
 800a162:	230f      	movs	r3, #15
 800a164:	18fb      	adds	r3, r7, r3
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	2204      	movs	r2, #4
 800a16a:	4013      	ands	r3, r2
 800a16c:	d00d      	beq.n	800a18a <bme280_compensate_data+0xa2>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800a16e:	683a      	ldr	r2, [r7, #0]
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	0011      	movs	r1, r2
 800a174:	0018      	movs	r0, r3
 800a176:	f000 fc3b 	bl	800a9f0 <compensate_humidity>
 800a17a:	0002      	movs	r2, r0
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	609a      	str	r2, [r3, #8]
        if (sensor_comp & BME280_HUM)
 800a180:	e003      	b.n	800a18a <bme280_compensate_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800a182:	2317      	movs	r3, #23
 800a184:	18fb      	adds	r3, r7, r3
 800a186:	22ff      	movs	r2, #255	@ 0xff
 800a188:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800a18a:	2317      	movs	r3, #23
 800a18c:	18fb      	adds	r3, r7, r3
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	b25b      	sxtb	r3, r3
}
 800a192:	0018      	movs	r0, r3
 800a194:	46bd      	mov	sp, r7
 800a196:	b006      	add	sp, #24
 800a198:	bd80      	pop	{r7, pc}
	...

0800a19c <bme280_cal_meas_delay>:
/*!
 * @brief This API is used to calculate the maximum delay in milliseconds required for the
 * temperature/pressure/humidity(which ever at enabled) measurement to complete.
 */
uint32_t bme280_cal_meas_delay(const struct bme280_settings *settings)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
    uint8_t temp_osr;
    uint8_t pres_osr;
    uint8_t hum_osr;

    /*Array to map OSR config register value to actual OSR */
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 800a1a4:	2008      	movs	r0, #8
 800a1a6:	183b      	adds	r3, r7, r0
 800a1a8:	4a35      	ldr	r2, [pc, #212]	@ (800a280 <bme280_cal_meas_delay+0xe4>)
 800a1aa:	6811      	ldr	r1, [r2, #0]
 800a1ac:	6019      	str	r1, [r3, #0]
 800a1ae:	8892      	ldrh	r2, [r2, #4]
 800a1b0:	809a      	strh	r2, [r3, #4]

    /* Mapping osr settings to the actual osr values e.g. 0b101 -> osr X16  */
    if (settings->osr_t <= 5)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	785b      	ldrb	r3, [r3, #1]
 800a1b6:	2b05      	cmp	r3, #5
 800a1b8:	d808      	bhi.n	800a1cc <bme280_cal_meas_delay+0x30>
    {
        temp_osr = osr_sett_to_act_osr[settings->osr_t];
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	785b      	ldrb	r3, [r3, #1]
 800a1be:	0019      	movs	r1, r3
 800a1c0:	2317      	movs	r3, #23
 800a1c2:	18fb      	adds	r3, r7, r3
 800a1c4:	183a      	adds	r2, r7, r0
 800a1c6:	5c52      	ldrb	r2, [r2, r1]
 800a1c8:	701a      	strb	r2, [r3, #0]
 800a1ca:	e003      	b.n	800a1d4 <bme280_cal_meas_delay+0x38>
    }
    else
    {
        temp_osr = 16;
 800a1cc:	2317      	movs	r3, #23
 800a1ce:	18fb      	adds	r3, r7, r3
 800a1d0:	2210      	movs	r2, #16
 800a1d2:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_p <= 5)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b05      	cmp	r3, #5
 800a1da:	d809      	bhi.n	800a1f0 <bme280_cal_meas_delay+0x54>
    {
        pres_osr = osr_sett_to_act_osr[settings->osr_p];
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	0019      	movs	r1, r3
 800a1e2:	2316      	movs	r3, #22
 800a1e4:	18fb      	adds	r3, r7, r3
 800a1e6:	2208      	movs	r2, #8
 800a1e8:	18ba      	adds	r2, r7, r2
 800a1ea:	5c52      	ldrb	r2, [r2, r1]
 800a1ec:	701a      	strb	r2, [r3, #0]
 800a1ee:	e003      	b.n	800a1f8 <bme280_cal_meas_delay+0x5c>
    }
    else
    {
        pres_osr = 16;
 800a1f0:	2316      	movs	r3, #22
 800a1f2:	18fb      	adds	r3, r7, r3
 800a1f4:	2210      	movs	r2, #16
 800a1f6:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_h <= 5)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	789b      	ldrb	r3, [r3, #2]
 800a1fc:	2b05      	cmp	r3, #5
 800a1fe:	d809      	bhi.n	800a214 <bme280_cal_meas_delay+0x78>
    {
        hum_osr = osr_sett_to_act_osr[settings->osr_h];
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	789b      	ldrb	r3, [r3, #2]
 800a204:	0019      	movs	r1, r3
 800a206:	2315      	movs	r3, #21
 800a208:	18fb      	adds	r3, r7, r3
 800a20a:	2208      	movs	r2, #8
 800a20c:	18ba      	adds	r2, r7, r2
 800a20e:	5c52      	ldrb	r2, [r2, r1]
 800a210:	701a      	strb	r2, [r3, #0]
 800a212:	e003      	b.n	800a21c <bme280_cal_meas_delay+0x80>
    }
    else
    {
        hum_osr = 16;
 800a214:	2315      	movs	r3, #21
 800a216:	18fb      	adds	r3, r7, r3
 800a218:	2210      	movs	r2, #16
 800a21a:	701a      	strb	r2, [r3, #0]
    }

    max_delay =
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a21c:	2317      	movs	r3, #23
 800a21e:	18fb      	adds	r3, r7, r3
 800a220:	781a      	ldrb	r2, [r3, #0]
 800a222:	0013      	movs	r3, r2
 800a224:	00db      	lsls	r3, r3, #3
 800a226:	189b      	adds	r3, r3, r2
 800a228:	019b      	lsls	r3, r3, #6
 800a22a:	1a9b      	subs	r3, r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	4a15      	ldr	r2, [pc, #84]	@ (800a284 <bme280_cal_meas_delay+0xe8>)
 800a230:	1899      	adds	r1, r3, r2
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a232:	2316      	movs	r3, #22
 800a234:	18fb      	adds	r3, r7, r3
 800a236:	781a      	ldrb	r2, [r3, #0]
 800a238:	0013      	movs	r3, r2
 800a23a:	00db      	lsls	r3, r3, #3
 800a23c:	189b      	adds	r3, r3, r2
 800a23e:	019b      	lsls	r3, r3, #6
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4a10      	ldr	r2, [pc, #64]	@ (800a288 <bme280_cal_meas_delay+0xec>)
 800a246:	4694      	mov	ip, r2
 800a248:	4463      	add	r3, ip
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a24a:	18c9      	adds	r1, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a24c:	2315      	movs	r3, #21
 800a24e:	18fb      	adds	r3, r7, r3
 800a250:	781a      	ldrb	r2, [r3, #0]
 800a252:	0013      	movs	r3, r2
 800a254:	00db      	lsls	r3, r3, #3
 800a256:	189b      	adds	r3, r3, r2
 800a258:	019b      	lsls	r3, r3, #6
 800a25a:	1a9b      	subs	r3, r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	4a0a      	ldr	r2, [pc, #40]	@ (800a288 <bme280_cal_meas_delay+0xec>)
 800a260:	4694      	mov	ip, r2
 800a262:	4463      	add	r3, ip
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a264:	18cb      	adds	r3, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a266:	22fa      	movs	r2, #250	@ 0xfa
 800a268:	0091      	lsls	r1, r2, #2
 800a26a:	0018      	movs	r0, r3
 800a26c:	f7f5 fff2 	bl	8000254 <__divsi3>
 800a270:	0003      	movs	r3, r0
    max_delay =
 800a272:	613b      	str	r3, [r7, #16]
                   BME280_MEAS_SCALING_FACTOR);

    return max_delay;
 800a274:	693b      	ldr	r3, [r7, #16]
}
 800a276:	0018      	movs	r0, r3
 800a278:	46bd      	mov	sp, r7
 800a27a:	b006      	add	sp, #24
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	46c0      	nop			@ (mov r8, r8)
 800a280:	0800fd10 	.word	0x0800fd10
 800a284:	000004e2 	.word	0x000004e2
 800a288:	0000023f 	.word	0x0000023f

0800a28c <set_osr_settings>:
/*!
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a28c:	b590      	push	{r4, r7, lr}
 800a28e:	b087      	sub	sp, #28
 800a290:	af00      	add	r7, sp, #0
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	607a      	str	r2, [r7, #4]
 800a296:	210f      	movs	r1, #15
 800a298:	187b      	adds	r3, r7, r1
 800a29a:	1c02      	adds	r2, r0, #0
 800a29c:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 800a29e:	2017      	movs	r0, #23
 800a2a0:	183b      	adds	r3, r7, r0
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	701a      	strb	r2, [r3, #0]

    if (desired_settings & BME280_OSR_HUM_SEL)
 800a2a6:	187b      	adds	r3, r7, r1
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	2204      	movs	r2, #4
 800a2ac:	4013      	ands	r3, r2
 800a2ae:	d008      	beq.n	800a2c2 <set_osr_settings+0x36>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 800a2b0:	183c      	adds	r4, r7, r0
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	0011      	movs	r1, r2
 800a2b8:	0018      	movs	r0, r3
 800a2ba:	f000 f81b 	bl	800a2f4 <set_osr_humidity_settings>
 800a2be:	0003      	movs	r3, r0
 800a2c0:	7023      	strb	r3, [r4, #0]
    }

    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a2c2:	200f      	movs	r0, #15
 800a2c4:	183b      	adds	r3, r7, r0
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	2203      	movs	r2, #3
 800a2ca:	4013      	ands	r3, r2
 800a2cc:	d00a      	beq.n	800a2e4 <set_osr_settings+0x58>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 800a2ce:	2317      	movs	r3, #23
 800a2d0:	18fc      	adds	r4, r7, r3
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	68b9      	ldr	r1, [r7, #8]
 800a2d6:	183b      	adds	r3, r7, r0
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	0018      	movs	r0, r3
 800a2dc:	f000 f851 	bl	800a382 <set_osr_press_temp_settings>
 800a2e0:	0003      	movs	r3, r0
 800a2e2:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a2e4:	2317      	movs	r3, #23
 800a2e6:	18fb      	adds	r3, r7, r3
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	b25b      	sxtb	r3, r3
}
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	b007      	add	sp, #28
 800a2f2:	bd90      	pop	{r4, r7, pc}

0800a2f4 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800a2fe:	250c      	movs	r5, #12
 800a300:	197b      	adds	r3, r7, r5
 800a302:	22f2      	movs	r2, #242	@ 0xf2
 800a304:	701a      	strb	r2, [r3, #0]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	789b      	ldrb	r3, [r3, #2]
 800a30a:	2207      	movs	r2, #7
 800a30c:	4013      	ands	r3, r2
 800a30e:	b2da      	uxtb	r2, r3
 800a310:	210e      	movs	r1, #14
 800a312:	187b      	adds	r3, r7, r1
 800a314:	701a      	strb	r2, [r3, #0]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800a316:	260f      	movs	r6, #15
 800a318:	19bc      	adds	r4, r7, r6
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	1879      	adds	r1, r7, r1
 800a31e:	1978      	adds	r0, r7, r5
 800a320:	2201      	movs	r2, #1
 800a322:	f7ff fc5f 	bl	8009be4 <bme280_set_regs>
 800a326:	0003      	movs	r3, r0
 800a328:	7023      	strb	r3, [r4, #0]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 800a32a:	0031      	movs	r1, r6
 800a32c:	187b      	adds	r3, r7, r1
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	b25b      	sxtb	r3, r3
 800a332:	2b00      	cmp	r3, #0
 800a334:	d11d      	bne.n	800a372 <set_osr_humidity_settings+0x7e>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800a336:	197b      	adds	r3, r7, r5
 800a338:	22f4      	movs	r2, #244	@ 0xf4
 800a33a:	701a      	strb	r2, [r3, #0]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800a33c:	197b      	adds	r3, r7, r5
 800a33e:	7818      	ldrb	r0, [r3, #0]
 800a340:	000e      	movs	r6, r1
 800a342:	187c      	adds	r4, r7, r1
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	220d      	movs	r2, #13
 800a348:	18b9      	adds	r1, r7, r2
 800a34a:	2201      	movs	r2, #1
 800a34c:	f7ff fbf8 	bl	8009b40 <bme280_get_regs>
 800a350:	0003      	movs	r3, r0
 800a352:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a354:	19bb      	adds	r3, r7, r6
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	b25b      	sxtb	r3, r3
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d109      	bne.n	800a372 <set_osr_humidity_settings+0x7e>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800a35e:	19bc      	adds	r4, r7, r6
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	220d      	movs	r2, #13
 800a364:	18b9      	adds	r1, r7, r2
 800a366:	1978      	adds	r0, r7, r5
 800a368:	2201      	movs	r2, #1
 800a36a:	f7ff fc3b 	bl	8009be4 <bme280_set_regs>
 800a36e:	0003      	movs	r3, r0
 800a370:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a372:	230f      	movs	r3, #15
 800a374:	18fb      	adds	r3, r7, r3
 800a376:	781b      	ldrb	r3, [r3, #0]
 800a378:	b25b      	sxtb	r3, r3
}
 800a37a:	0018      	movs	r0, r3
 800a37c:	46bd      	mov	sp, r7
 800a37e:	b005      	add	sp, #20
 800a380:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a382 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a382:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a384:	b087      	sub	sp, #28
 800a386:	af00      	add	r7, sp, #0
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	250f      	movs	r5, #15
 800a38e:	197b      	adds	r3, r7, r5
 800a390:	1c02      	adds	r2, r0, #0
 800a392:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800a394:	2116      	movs	r1, #22
 800a396:	187b      	adds	r3, r7, r1
 800a398:	22f4      	movs	r2, #244	@ 0xf4
 800a39a:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a39c:	187b      	adds	r3, r7, r1
 800a39e:	7818      	ldrb	r0, [r3, #0]
 800a3a0:	2617      	movs	r6, #23
 800a3a2:	19bc      	adds	r4, r7, r6
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2215      	movs	r2, #21
 800a3a8:	18b9      	adds	r1, r7, r2
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f7ff fbc8 	bl	8009b40 <bme280_get_regs>
 800a3b0:	0003      	movs	r3, r0
 800a3b2:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a3b4:	19bb      	adds	r3, r7, r6
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	b25b      	sxtb	r3, r3
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d124      	bne.n	800a408 <set_osr_press_temp_settings+0x86>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 800a3be:	197b      	adds	r3, r7, r5
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	d006      	beq.n	800a3d6 <set_osr_press_temp_settings+0x54>
        {
            fill_osr_press_settings(&reg_data, settings);
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	2315      	movs	r3, #21
 800a3cc:	18fb      	adds	r3, r7, r3
 800a3ce:	0011      	movs	r1, r2
 800a3d0:	0018      	movs	r0, r3
 800a3d2:	f000 f89f 	bl	800a514 <fill_osr_press_settings>
        }

        if (desired_settings & BME280_OSR_TEMP_SEL)
 800a3d6:	230f      	movs	r3, #15
 800a3d8:	18fb      	adds	r3, r7, r3
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	2202      	movs	r2, #2
 800a3de:	4013      	ands	r3, r2
 800a3e0:	d006      	beq.n	800a3f0 <set_osr_press_temp_settings+0x6e>
        {
            fill_osr_temp_settings(&reg_data, settings);
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	2315      	movs	r3, #21
 800a3e6:	18fb      	adds	r3, r7, r3
 800a3e8:	0011      	movs	r1, r2
 800a3ea:	0018      	movs	r0, r3
 800a3ec:	f000 f8ad 	bl	800a54a <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a3f0:	2317      	movs	r3, #23
 800a3f2:	18fc      	adds	r4, r7, r3
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2215      	movs	r2, #21
 800a3f8:	18b9      	adds	r1, r7, r2
 800a3fa:	2216      	movs	r2, #22
 800a3fc:	18b8      	adds	r0, r7, r2
 800a3fe:	2201      	movs	r2, #1
 800a400:	f7ff fbf0 	bl	8009be4 <bme280_set_regs>
 800a404:	0003      	movs	r3, r0
 800a406:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a408:	2317      	movs	r3, #23
 800a40a:	18fb      	adds	r3, r7, r3
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	b25b      	sxtb	r3, r3
}
 800a410:	0018      	movs	r0, r3
 800a412:	46bd      	mov	sp, r7
 800a414:	b007      	add	sp, #28
 800a416:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a418 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a41a:	b087      	sub	sp, #28
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60b9      	str	r1, [r7, #8]
 800a420:	607a      	str	r2, [r7, #4]
 800a422:	250f      	movs	r5, #15
 800a424:	197b      	adds	r3, r7, r5
 800a426:	1c02      	adds	r2, r0, #0
 800a428:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 800a42a:	2116      	movs	r1, #22
 800a42c:	187b      	adds	r3, r7, r1
 800a42e:	22f5      	movs	r2, #245	@ 0xf5
 800a430:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a432:	187b      	adds	r3, r7, r1
 800a434:	7818      	ldrb	r0, [r3, #0]
 800a436:	2617      	movs	r6, #23
 800a438:	19bc      	adds	r4, r7, r6
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2215      	movs	r2, #21
 800a43e:	18b9      	adds	r1, r7, r2
 800a440:	2201      	movs	r2, #1
 800a442:	f7ff fb7d 	bl	8009b40 <bme280_get_regs>
 800a446:	0003      	movs	r3, r0
 800a448:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a44a:	19bb      	adds	r3, r7, r6
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	b25b      	sxtb	r3, r3
 800a450:	2b00      	cmp	r3, #0
 800a452:	d124      	bne.n	800a49e <set_filter_standby_settings+0x86>
    {
        if (desired_settings & BME280_FILTER_SEL)
 800a454:	197b      	adds	r3, r7, r5
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	2208      	movs	r2, #8
 800a45a:	4013      	ands	r3, r2
 800a45c:	d006      	beq.n	800a46c <set_filter_standby_settings+0x54>
        {
            fill_filter_settings(&reg_data, settings);
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	2315      	movs	r3, #21
 800a462:	18fb      	adds	r3, r7, r3
 800a464:	0011      	movs	r1, r2
 800a466:	0018      	movs	r0, r3
 800a468:	f000 f821 	bl	800a4ae <fill_filter_settings>
        }

        if (desired_settings & BME280_STANDBY_SEL)
 800a46c:	230f      	movs	r3, #15
 800a46e:	18fb      	adds	r3, r7, r3
 800a470:	781b      	ldrb	r3, [r3, #0]
 800a472:	2210      	movs	r2, #16
 800a474:	4013      	ands	r3, r2
 800a476:	d006      	beq.n	800a486 <set_filter_standby_settings+0x6e>
        {
            fill_standby_settings(&reg_data, settings);
 800a478:	68ba      	ldr	r2, [r7, #8]
 800a47a:	2315      	movs	r3, #21
 800a47c:	18fb      	adds	r3, r7, r3
 800a47e:	0011      	movs	r1, r2
 800a480:	0018      	movs	r0, r3
 800a482:	f000 f82f 	bl	800a4e4 <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a486:	2317      	movs	r3, #23
 800a488:	18fc      	adds	r4, r7, r3
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2215      	movs	r2, #21
 800a48e:	18b9      	adds	r1, r7, r2
 800a490:	2216      	movs	r2, #22
 800a492:	18b8      	adds	r0, r7, r2
 800a494:	2201      	movs	r2, #1
 800a496:	f7ff fba5 	bl	8009be4 <bme280_set_regs>
 800a49a:	0003      	movs	r3, r0
 800a49c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a49e:	2317      	movs	r3, #23
 800a4a0:	18fb      	adds	r3, r7, r3
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	b25b      	sxtb	r3, r3
}
 800a4a6:	0018      	movs	r0, r3
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	b007      	add	sp, #28
 800a4ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a4ae <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b082      	sub	sp, #8
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	b25b      	sxtb	r3, r3
 800a4be:	221c      	movs	r2, #28
 800a4c0:	4393      	bics	r3, r2
 800a4c2:	b25a      	sxtb	r2, r3
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	78db      	ldrb	r3, [r3, #3]
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	b25b      	sxtb	r3, r3
 800a4cc:	211c      	movs	r1, #28
 800a4ce:	400b      	ands	r3, r1
 800a4d0:	b25b      	sxtb	r3, r3
 800a4d2:	4313      	orrs	r3, r2
 800a4d4:	b25b      	sxtb	r3, r3
 800a4d6:	b2da      	uxtb	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	701a      	strb	r2, [r3, #0]
}
 800a4dc:	46c0      	nop			@ (mov r8, r8)
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	b002      	add	sp, #8
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	b25b      	sxtb	r3, r3
 800a4f4:	221f      	movs	r2, #31
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	b25a      	sxtb	r2, r3
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	791b      	ldrb	r3, [r3, #4]
 800a4fe:	015b      	lsls	r3, r3, #5
 800a500:	b25b      	sxtb	r3, r3
 800a502:	4313      	orrs	r3, r2
 800a504:	b25b      	sxtb	r3, r3
 800a506:	b2da      	uxtb	r2, r3
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	701a      	strb	r2, [r3, #0]
}
 800a50c:	46c0      	nop			@ (mov r8, r8)
 800a50e:	46bd      	mov	sp, r7
 800a510:	b002      	add	sp, #8
 800a512:	bd80      	pop	{r7, pc}

0800a514 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b082      	sub	sp, #8
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	b25b      	sxtb	r3, r3
 800a524:	221c      	movs	r2, #28
 800a526:	4393      	bics	r3, r2
 800a528:	b25a      	sxtb	r2, r3
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	b25b      	sxtb	r3, r3
 800a532:	211c      	movs	r1, #28
 800a534:	400b      	ands	r3, r1
 800a536:	b25b      	sxtb	r3, r3
 800a538:	4313      	orrs	r3, r2
 800a53a:	b25b      	sxtb	r3, r3
 800a53c:	b2da      	uxtb	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	701a      	strb	r2, [r3, #0]
}
 800a542:	46c0      	nop			@ (mov r8, r8)
 800a544:	46bd      	mov	sp, r7
 800a546:	b002      	add	sp, #8
 800a548:	bd80      	pop	{r7, pc}

0800a54a <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b082      	sub	sp, #8
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
 800a552:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	781b      	ldrb	r3, [r3, #0]
 800a558:	b25b      	sxtb	r3, r3
 800a55a:	221f      	movs	r2, #31
 800a55c:	4013      	ands	r3, r2
 800a55e:	b25a      	sxtb	r2, r3
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	785b      	ldrb	r3, [r3, #1]
 800a564:	015b      	lsls	r3, r3, #5
 800a566:	b25b      	sxtb	r3, r3
 800a568:	4313      	orrs	r3, r2
 800a56a:	b25b      	sxtb	r3, r3
 800a56c:	b2da      	uxtb	r2, r3
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	701a      	strb	r2, [r3, #0]
}
 800a572:	46c0      	nop			@ (mov r8, r8)
 800a574:	46bd      	mov	sp, r7
 800a576:	b002      	add	sp, #8
 800a578:	bd80      	pop	{r7, pc}

0800a57a <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800a57a:	b580      	push	{r7, lr}
 800a57c:	b082      	sub	sp, #8
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
 800a582:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	2207      	movs	r2, #7
 800a58a:	4013      	ands	r3, r2
 800a58c:	b2da      	uxtb	r2, r3
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	3302      	adds	r3, #2
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	109b      	asrs	r3, r3, #2
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2207      	movs	r2, #7
 800a59e:	4013      	ands	r3, r2
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	3302      	adds	r3, #2
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	095b      	lsrs	r3, r3, #5
 800a5ae:	b2da      	uxtb	r2, r3
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	3303      	adds	r3, #3
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	109b      	asrs	r3, r3, #2
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	2207      	movs	r2, #7
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	b2da      	uxtb	r2, r3
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	3303      	adds	r3, #3
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	095b      	lsrs	r3, r3, #5
 800a5d0:	b2da      	uxtb	r2, r3
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	711a      	strb	r2, [r3, #4]
}
 800a5d6:	46c0      	nop			@ (mov r8, r8)
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	b002      	add	sp, #8
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 800a5de:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5e0:	b085      	sub	sp, #20
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	0002      	movs	r2, r0
 800a5e6:	6039      	str	r1, [r7, #0]
 800a5e8:	1dfb      	adds	r3, r7, #7
 800a5ea:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800a5ec:	260e      	movs	r6, #14
 800a5ee:	19bb      	adds	r3, r7, r6
 800a5f0:	22f4      	movs	r2, #244	@ 0xf4
 800a5f2:	701a      	strb	r2, [r3, #0]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 800a5f4:	19bb      	adds	r3, r7, r6
 800a5f6:	7818      	ldrb	r0, [r3, #0]
 800a5f8:	240f      	movs	r4, #15
 800a5fa:	193c      	adds	r4, r7, r4
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	250d      	movs	r5, #13
 800a600:	1979      	adds	r1, r7, r5
 800a602:	2201      	movs	r2, #1
 800a604:	f7ff fa9c 	bl	8009b40 <bme280_get_regs>
 800a608:	0003      	movs	r3, r0
 800a60a:	7023      	strb	r3, [r4, #0]

    /* Set the power mode */
    if (rslt == BME280_OK)
 800a60c:	240f      	movs	r4, #15
 800a60e:	193b      	adds	r3, r7, r4
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	b25b      	sxtb	r3, r3
 800a614:	2b00      	cmp	r3, #0
 800a616:	d11a      	bne.n	800a64e <write_power_mode+0x70>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800a618:	0028      	movs	r0, r5
 800a61a:	183b      	adds	r3, r7, r0
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	b25b      	sxtb	r3, r3
 800a620:	2203      	movs	r2, #3
 800a622:	4393      	bics	r3, r2
 800a624:	b25a      	sxtb	r2, r3
 800a626:	1dfb      	adds	r3, r7, #7
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	b25b      	sxtb	r3, r3
 800a62c:	2103      	movs	r1, #3
 800a62e:	400b      	ands	r3, r1
 800a630:	b25b      	sxtb	r3, r3
 800a632:	4313      	orrs	r3, r2
 800a634:	b25b      	sxtb	r3, r3
 800a636:	b2da      	uxtb	r2, r3
 800a638:	183b      	adds	r3, r7, r0
 800a63a:	701a      	strb	r2, [r3, #0]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800a63c:	193c      	adds	r4, r7, r4
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	1839      	adds	r1, r7, r0
 800a642:	19b8      	adds	r0, r7, r6
 800a644:	2201      	movs	r2, #1
 800a646:	f7ff facd 	bl	8009be4 <bme280_set_regs>
 800a64a:	0003      	movs	r3, r0
 800a64c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a64e:	230f      	movs	r3, #15
 800a650:	18fb      	adds	r3, r7, r3
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	b25b      	sxtb	r3, r3
}
 800a656:	0018      	movs	r0, r3
 800a658:	46bd      	mov	sp, r7
 800a65a:	b005      	add	sp, #20
 800a65c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a65e <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(struct bme280_dev *dev)
{
 800a65e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a660:	b087      	sub	sp, #28
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800a666:	2517      	movs	r5, #23
 800a668:	197c      	adds	r4, r7, r5
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2610      	movs	r6, #16
 800a66e:	19b9      	adds	r1, r7, r6
 800a670:	2204      	movs	r2, #4
 800a672:	20f2      	movs	r0, #242	@ 0xf2
 800a674:	f7ff fa64 	bl	8009b40 <bme280_get_regs>
 800a678:	0003      	movs	r3, r0
 800a67a:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a67c:	002c      	movs	r4, r5
 800a67e:	193b      	adds	r3, r7, r4
 800a680:	781b      	ldrb	r3, [r3, #0]
 800a682:	b25b      	sxtb	r3, r3
 800a684:	2b00      	cmp	r3, #0
 800a686:	d11d      	bne.n	800a6c4 <put_device_to_sleep+0x66>
    {
        parse_device_settings(reg_data, &settings);
 800a688:	2308      	movs	r3, #8
 800a68a:	18fa      	adds	r2, r7, r3
 800a68c:	19bb      	adds	r3, r7, r6
 800a68e:	0011      	movs	r1, r2
 800a690:	0018      	movs	r0, r3
 800a692:	f7ff ff72 	bl	800a57a <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 800a696:	0025      	movs	r5, r4
 800a698:	193c      	adds	r4, r7, r4
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	0018      	movs	r0, r3
 800a69e:	f7ff fc1e 	bl	8009ede <bme280_soft_reset>
 800a6a2:	0003      	movs	r3, r0
 800a6a4:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a6a6:	197b      	adds	r3, r7, r5
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	b25b      	sxtb	r3, r3
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d109      	bne.n	800a6c4 <put_device_to_sleep+0x66>
        {
            rslt = reload_device_settings(&settings, dev);
 800a6b0:	197c      	adds	r4, r7, r5
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	2308      	movs	r3, #8
 800a6b6:	18fb      	adds	r3, r7, r3
 800a6b8:	0011      	movs	r1, r2
 800a6ba:	0018      	movs	r0, r3
 800a6bc:	f000 f80a 	bl	800a6d4 <reload_device_settings>
 800a6c0:	0003      	movs	r3, r0
 800a6c2:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a6c4:	2317      	movs	r3, #23
 800a6c6:	18fb      	adds	r3, r7, r3
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	b25b      	sxtb	r3, r3
}
 800a6cc:	0018      	movs	r0, r3
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	b007      	add	sp, #28
 800a6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a6d4 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a6d4:	b5b0      	push	{r4, r5, r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a6de:	250f      	movs	r5, #15
 800a6e0:	197c      	adds	r4, r7, r5
 800a6e2:	683a      	ldr	r2, [r7, #0]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	0019      	movs	r1, r3
 800a6e8:	201f      	movs	r0, #31
 800a6ea:	f7ff fdcf 	bl	800a28c <set_osr_settings>
 800a6ee:	0003      	movs	r3, r0
 800a6f0:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a6f2:	197b      	adds	r3, r7, r5
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	b25b      	sxtb	r3, r3
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d108      	bne.n	800a70e <reload_device_settings+0x3a>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a6fc:	197c      	adds	r4, r7, r5
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	0019      	movs	r1, r3
 800a704:	201f      	movs	r0, #31
 800a706:	f7ff fe87 	bl	800a418 <set_filter_standby_settings>
 800a70a:	0003      	movs	r3, r0
 800a70c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a70e:	230f      	movs	r3, #15
 800a710:	18fb      	adds	r3, r7, r3
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	b25b      	sxtb	r3, r3
}
 800a716:	0018      	movs	r0, r3
 800a718:	46bd      	mov	sp, r7
 800a71a:	b004      	add	sp, #16
 800a71c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a720 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
                                      struct bme280_calib_data *calib_data)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b088      	sub	sp, #32
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
    int32_t var1;
    int32_t var2;
    int32_t temperature;
    int32_t temperature_min = -4000;
 800a72a:	4b2b      	ldr	r3, [pc, #172]	@ (800a7d8 <compensate_temperature+0xb8>)
 800a72c:	61bb      	str	r3, [r7, #24]
    int32_t temperature_max = 8500;
 800a72e:	4b2b      	ldr	r3, [pc, #172]	@ (800a7dc <compensate_temperature+0xbc>)
 800a730:	617b      	str	r3, [r7, #20]

    var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_t1 * 2));
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	08db      	lsrs	r3, r3, #3
 800a738:	683a      	ldr	r2, [r7, #0]
 800a73a:	8812      	ldrh	r2, [r2, #0]
 800a73c:	0052      	lsls	r2, r2, #1
 800a73e:	1a9b      	subs	r3, r3, r2
 800a740:	613b      	str	r3, [r7, #16]
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	2202      	movs	r2, #2
 800a746:	5e9b      	ldrsh	r3, [r3, r2]
 800a748:	001a      	movs	r2, r3
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	4353      	muls	r3, r2
 800a74e:	2b00      	cmp	r3, #0
 800a750:	da02      	bge.n	800a758 <compensate_temperature+0x38>
 800a752:	4a23      	ldr	r2, [pc, #140]	@ (800a7e0 <compensate_temperature+0xc0>)
 800a754:	4694      	mov	ip, r2
 800a756:	4463      	add	r3, ip
 800a758:	12db      	asrs	r3, r3, #11
 800a75a:	613b      	str	r3, [r7, #16]
    var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_t1));
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	091b      	lsrs	r3, r3, #4
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	8812      	ldrh	r2, [r2, #0]
 800a766:	1a9b      	subs	r3, r3, r2
 800a768:	60fb      	str	r3, [r7, #12]
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	435b      	muls	r3, r3
 800a76e:	2b00      	cmp	r3, #0
 800a770:	da02      	bge.n	800a778 <compensate_temperature+0x58>
 800a772:	4a1c      	ldr	r2, [pc, #112]	@ (800a7e4 <compensate_temperature+0xc4>)
 800a774:	4694      	mov	ip, r2
 800a776:	4463      	add	r3, ip
 800a778:	131b      	asrs	r3, r3, #12
 800a77a:	001a      	movs	r2, r3
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	2104      	movs	r1, #4
 800a780:	5e5b      	ldrsh	r3, [r3, r1]
 800a782:	4353      	muls	r3, r2
 800a784:	2b00      	cmp	r3, #0
 800a786:	da02      	bge.n	800a78e <compensate_temperature+0x6e>
 800a788:	4a17      	ldr	r2, [pc, #92]	@ (800a7e8 <compensate_temperature+0xc8>)
 800a78a:	4694      	mov	ip, r2
 800a78c:	4463      	add	r3, ip
 800a78e:	139b      	asrs	r3, r3, #14
 800a790:	60fb      	str	r3, [r7, #12]
    calib_data->t_fine = var1 + var2;
 800a792:	693a      	ldr	r2, [r7, #16]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	18d2      	adds	r2, r2, r3
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a7a0:	0013      	movs	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	189b      	adds	r3, r3, r2
 800a7a6:	3380      	adds	r3, #128	@ 0x80
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	da00      	bge.n	800a7ae <compensate_temperature+0x8e>
 800a7ac:	33ff      	adds	r3, #255	@ 0xff
 800a7ae:	121b      	asrs	r3, r3, #8
 800a7b0:	61fb      	str	r3, [r7, #28]

    if (temperature < temperature_min)
 800a7b2:	69fa      	ldr	r2, [r7, #28]
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	da02      	bge.n	800a7c0 <compensate_temperature+0xa0>
    {
        temperature = temperature_min;
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	61fb      	str	r3, [r7, #28]
 800a7be:	e005      	b.n	800a7cc <compensate_temperature+0xac>
    }
    else if (temperature > temperature_max)
 800a7c0:	69fa      	ldr	r2, [r7, #28]
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	dd01      	ble.n	800a7cc <compensate_temperature+0xac>
    {
        temperature = temperature_max;
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	61fb      	str	r3, [r7, #28]
    }
    __asm volatile("nop");
 800a7cc:	46c0      	nop			@ (mov r8, r8)
    return temperature;
 800a7ce:	69fb      	ldr	r3, [r7, #28]
}
 800a7d0:	0018      	movs	r0, r3
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	b008      	add	sp, #32
 800a7d6:	bd80      	pop	{r7, pc}
 800a7d8:	fffff060 	.word	0xfffff060
 800a7dc:	00002134 	.word	0x00002134
 800a7e0:	000007ff 	.word	0x000007ff
 800a7e4:	00000fff 	.word	0x00000fff
 800a7e8:	00003fff 	.word	0x00003fff

0800a7ec <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in integer data type.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b08a      	sub	sp, #40	@ 0x28
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    uint32_t var5;
    uint32_t pressure;
    uint32_t pressure_min = 30000;
 800a7f6:	4b75      	ldr	r3, [pc, #468]	@ (800a9cc <compensate_pressure+0x1e0>)
 800a7f8:	623b      	str	r3, [r7, #32]
    uint32_t pressure_max = 110000;
 800a7fa:	4b75      	ldr	r3, [pc, #468]	@ (800a9d0 <compensate_pressure+0x1e4>)
 800a7fc:	61fb      	str	r3, [r7, #28]

    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a802:	2b00      	cmp	r3, #0
 800a804:	da00      	bge.n	800a808 <compensate_pressure+0x1c>
 800a806:	3301      	adds	r3, #1
 800a808:	105b      	asrs	r3, r3, #1
 800a80a:	4a72      	ldr	r2, [pc, #456]	@ (800a9d4 <compensate_pressure+0x1e8>)
 800a80c:	4694      	mov	ip, r2
 800a80e:	4463      	add	r3, ip
 800a810:	61bb      	str	r3, [r7, #24]
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	2b00      	cmp	r3, #0
 800a816:	da00      	bge.n	800a81a <compensate_pressure+0x2e>
 800a818:	3303      	adds	r3, #3
 800a81a:	109b      	asrs	r3, r3, #2
 800a81c:	001a      	movs	r2, r3
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	2b00      	cmp	r3, #0
 800a822:	da00      	bge.n	800a826 <compensate_pressure+0x3a>
 800a824:	3303      	adds	r3, #3
 800a826:	109b      	asrs	r3, r3, #2
 800a828:	4353      	muls	r3, r2
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	da02      	bge.n	800a834 <compensate_pressure+0x48>
 800a82e:	4a6a      	ldr	r2, [pc, #424]	@ (800a9d8 <compensate_pressure+0x1ec>)
 800a830:	4694      	mov	ip, r2
 800a832:	4463      	add	r3, ip
 800a834:	12db      	asrs	r3, r3, #11
 800a836:	001a      	movs	r2, r3
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	2110      	movs	r1, #16
 800a83c:	5e5b      	ldrsh	r3, [r3, r1]
 800a83e:	4353      	muls	r3, r2
 800a840:	617b      	str	r3, [r7, #20]
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	220e      	movs	r2, #14
 800a846:	5e9b      	ldrsh	r3, [r3, r2]
 800a848:	001a      	movs	r2, r3
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	4353      	muls	r3, r2
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	697a      	ldr	r2, [r7, #20]
 800a852:	18d3      	adds	r3, r2, r3
 800a854:	617b      	str	r3, [r7, #20]
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	da00      	bge.n	800a85e <compensate_pressure+0x72>
 800a85c:	3303      	adds	r3, #3
 800a85e:	109b      	asrs	r3, r3, #2
 800a860:	001a      	movs	r2, r3
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	210c      	movs	r1, #12
 800a866:	5e5b      	ldrsh	r3, [r3, r1]
 800a868:	041b      	lsls	r3, r3, #16
 800a86a:	18d3      	adds	r3, r2, r3
 800a86c:	617b      	str	r3, [r7, #20]
    var3 = (calib_data->dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8;
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	220a      	movs	r2, #10
 800a872:	5e9b      	ldrsh	r3, [r3, r2]
 800a874:	001a      	movs	r2, r3
 800a876:	69bb      	ldr	r3, [r7, #24]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	da00      	bge.n	800a87e <compensate_pressure+0x92>
 800a87c:	3303      	adds	r3, #3
 800a87e:	109b      	asrs	r3, r3, #2
 800a880:	0019      	movs	r1, r3
 800a882:	69bb      	ldr	r3, [r7, #24]
 800a884:	2b00      	cmp	r3, #0
 800a886:	da00      	bge.n	800a88a <compensate_pressure+0x9e>
 800a888:	3303      	adds	r3, #3
 800a88a:	109b      	asrs	r3, r3, #2
 800a88c:	434b      	muls	r3, r1
 800a88e:	2b00      	cmp	r3, #0
 800a890:	da02      	bge.n	800a898 <compensate_pressure+0xac>
 800a892:	4952      	ldr	r1, [pc, #328]	@ (800a9dc <compensate_pressure+0x1f0>)
 800a894:	468c      	mov	ip, r1
 800a896:	4463      	add	r3, ip
 800a898:	135b      	asrs	r3, r3, #13
 800a89a:	4353      	muls	r3, r2
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	da00      	bge.n	800a8a2 <compensate_pressure+0xb6>
 800a8a0:	3307      	adds	r3, #7
 800a8a2:	10db      	asrs	r3, r3, #3
 800a8a4:	613b      	str	r3, [r7, #16]
    var4 = (((int32_t)calib_data->dig_p2) * var1) / 2;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	2208      	movs	r2, #8
 800a8aa:	5e9b      	ldrsh	r3, [r3, r2]
 800a8ac:	001a      	movs	r2, r3
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	4353      	muls	r3, r2
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	da00      	bge.n	800a8b8 <compensate_pressure+0xcc>
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	105b      	asrs	r3, r3, #1
 800a8ba:	60fb      	str	r3, [r7, #12]
    var1 = (var3 + var4) / 262144;
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	18d3      	adds	r3, r2, r3
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	da02      	bge.n	800a8cc <compensate_pressure+0xe0>
 800a8c6:	4a46      	ldr	r2, [pc, #280]	@ (800a9e0 <compensate_pressure+0x1f4>)
 800a8c8:	4694      	mov	ip, r2
 800a8ca:	4463      	add	r3, ip
 800a8cc:	149b      	asrs	r3, r3, #18
 800a8ce:	61bb      	str	r3, [r7, #24]
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 800a8d0:	69bb      	ldr	r3, [r7, #24]
 800a8d2:	2280      	movs	r2, #128	@ 0x80
 800a8d4:	0212      	lsls	r2, r2, #8
 800a8d6:	4694      	mov	ip, r2
 800a8d8:	4463      	add	r3, ip
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	88d2      	ldrh	r2, [r2, #6]
 800a8de:	4353      	muls	r3, r2
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	da02      	bge.n	800a8ea <compensate_pressure+0xfe>
 800a8e4:	4a3f      	ldr	r2, [pc, #252]	@ (800a9e4 <compensate_pressure+0x1f8>)
 800a8e6:	4694      	mov	ip, r2
 800a8e8:	4463      	add	r3, ip
 800a8ea:	13db      	asrs	r3, r3, #15
 800a8ec:	61bb      	str	r3, [r7, #24]

    /* avoid exception caused by division by zero */
    if (var1)
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d064      	beq.n	800a9be <compensate_pressure+0x1d2>
    {
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2280      	movs	r2, #128	@ 0x80
 800a8fa:	0352      	lsls	r2, r2, #13
 800a8fc:	1ad3      	subs	r3, r2, r3
 800a8fe:	60bb      	str	r3, [r7, #8]
        pressure = ((uint32_t)(var5 - (uint32_t)(var2 / 4096))) * 3125;
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	2b00      	cmp	r3, #0
 800a904:	da02      	bge.n	800a90c <compensate_pressure+0x120>
 800a906:	4a38      	ldr	r2, [pc, #224]	@ (800a9e8 <compensate_pressure+0x1fc>)
 800a908:	4694      	mov	ip, r2
 800a90a:	4463      	add	r3, ip
 800a90c:	131b      	asrs	r3, r3, #12
 800a90e:	001a      	movs	r2, r3
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	1a9b      	subs	r3, r3, r2
 800a914:	4a35      	ldr	r2, [pc, #212]	@ (800a9ec <compensate_pressure+0x200>)
 800a916:	4353      	muls	r3, r2
 800a918:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < 0x80000000)
 800a91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	db09      	blt.n	800a934 <compensate_pressure+0x148>
        {
            pressure = (pressure << 1) / ((uint32_t)var1);
 800a920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a922:	005b      	lsls	r3, r3, #1
 800a924:	69ba      	ldr	r2, [r7, #24]
 800a926:	0011      	movs	r1, r2
 800a928:	0018      	movs	r0, r3
 800a92a:	f7f5 fc09 	bl	8000140 <__udivsi3>
 800a92e:	0003      	movs	r3, r0
 800a930:	627b      	str	r3, [r7, #36]	@ 0x24
 800a932:	e007      	b.n	800a944 <compensate_pressure+0x158>
        }
        else
        {
            pressure = (pressure / (uint32_t)var1) * 2;
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	0019      	movs	r1, r3
 800a938:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a93a:	f7f5 fc01 	bl	8000140 <__udivsi3>
 800a93e:	0003      	movs	r3, r0
 800a940:	005b      	lsls	r3, r3, #1
 800a942:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        var1 = (((int32_t)calib_data->dig_p9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	2216      	movs	r2, #22
 800a948:	5e9b      	ldrsh	r3, [r3, r2]
 800a94a:	0019      	movs	r1, r3
 800a94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94e:	08db      	lsrs	r3, r3, #3
 800a950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a952:	08d2      	lsrs	r2, r2, #3
 800a954:	4353      	muls	r3, r2
 800a956:	0b5b      	lsrs	r3, r3, #13
 800a958:	434b      	muls	r3, r1
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	da02      	bge.n	800a964 <compensate_pressure+0x178>
 800a95e:	4a22      	ldr	r2, [pc, #136]	@ (800a9e8 <compensate_pressure+0x1fc>)
 800a960:	4694      	mov	ip, r2
 800a962:	4463      	add	r3, ip
 800a964:	131b      	asrs	r3, r3, #12
 800a966:	61bb      	str	r3, [r7, #24]
        var2 = (((int32_t)(pressure / 4)) * ((int32_t)calib_data->dig_p8)) / 8192;
 800a968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96a:	089b      	lsrs	r3, r3, #2
 800a96c:	001a      	movs	r2, r3
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	2114      	movs	r1, #20
 800a972:	5e5b      	ldrsh	r3, [r3, r1]
 800a974:	4353      	muls	r3, r2
 800a976:	2b00      	cmp	r3, #0
 800a978:	da02      	bge.n	800a980 <compensate_pressure+0x194>
 800a97a:	4a18      	ldr	r2, [pc, #96]	@ (800a9dc <compensate_pressure+0x1f0>)
 800a97c:	4694      	mov	ip, r2
 800a97e:	4463      	add	r3, ip
 800a980:	135b      	asrs	r3, r3, #13
 800a982:	617b      	str	r3, [r7, #20]
        pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calib_data->dig_p7) / 16));
 800a984:	69ba      	ldr	r2, [r7, #24]
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	18d3      	adds	r3, r2, r3
 800a98a:	683a      	ldr	r2, [r7, #0]
 800a98c:	2112      	movs	r1, #18
 800a98e:	5e52      	ldrsh	r2, [r2, r1]
 800a990:	189b      	adds	r3, r3, r2
 800a992:	2b00      	cmp	r3, #0
 800a994:	da00      	bge.n	800a998 <compensate_pressure+0x1ac>
 800a996:	330f      	adds	r3, #15
 800a998:	111b      	asrs	r3, r3, #4
 800a99a:	001a      	movs	r2, r3
 800a99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a99e:	18d3      	adds	r3, r2, r3
 800a9a0:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < pressure_min)
 800a9a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9a4:	6a3b      	ldr	r3, [r7, #32]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d202      	bcs.n	800a9b0 <compensate_pressure+0x1c4>
        {
            pressure = pressure_min;
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9ae:	e008      	b.n	800a9c2 <compensate_pressure+0x1d6>
        }
        else if (pressure > pressure_max)
 800a9b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d904      	bls.n	800a9c2 <compensate_pressure+0x1d6>
        {
            pressure = pressure_max;
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9bc:	e001      	b.n	800a9c2 <compensate_pressure+0x1d6>
        }
    }
    else
    {
        pressure = pressure_min;
 800a9be:	6a3b      	ldr	r3, [r7, #32]
 800a9c0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return pressure;
 800a9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9c4:	0018      	movs	r0, r3
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	b00a      	add	sp, #40	@ 0x28
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	00007530 	.word	0x00007530
 800a9d0:	0001adb0 	.word	0x0001adb0
 800a9d4:	ffff0600 	.word	0xffff0600
 800a9d8:	000007ff 	.word	0x000007ff
 800a9dc:	00001fff 	.word	0x00001fff
 800a9e0:	0003ffff 	.word	0x0003ffff
 800a9e4:	00007fff 	.word	0x00007fff
 800a9e8:	00000fff 	.word	0x00000fff
 800a9ec:	00000c35 	.word	0x00000c35

0800a9f0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b08a      	sub	sp, #40	@ 0x28
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    int32_t var5;
    uint32_t humidity;
    uint32_t humidity_max = 102400;
 800a9fa:	23c8      	movs	r3, #200	@ 0xc8
 800a9fc:	025b      	lsls	r3, r3, #9
 800a9fe:	623b      	str	r3, [r7, #32]

    var1 = calib_data->t_fine - ((int32_t)76800);
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa04:	4a53      	ldr	r2, [pc, #332]	@ (800ab54 <compensate_humidity+0x164>)
 800aa06:	4694      	mov	ip, r2
 800aa08:	4463      	add	r3, ip
 800aa0a:	61fb      	str	r3, [r7, #28]
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	039b      	lsls	r3, r3, #14
 800aa12:	61bb      	str	r3, [r7, #24]
    var3 = (int32_t)(((int32_t)calib_data->dig_h4) * 1048576);
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	221e      	movs	r2, #30
 800aa18:	5e9b      	ldrsh	r3, [r3, r2]
 800aa1a:	051b      	lsls	r3, r3, #20
 800aa1c:	617b      	str	r3, [r7, #20]
    var4 = ((int32_t)calib_data->dig_h5) * var1;
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	2220      	movs	r2, #32
 800aa22:	5e9b      	ldrsh	r3, [r3, r2]
 800aa24:	001a      	movs	r2, r3
 800aa26:	69fb      	ldr	r3, [r7, #28]
 800aa28:	4353      	muls	r3, r2
 800aa2a:	613b      	str	r3, [r7, #16]
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800aa2c:	69ba      	ldr	r2, [r7, #24]
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	1ad2      	subs	r2, r2, r3
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	1ad3      	subs	r3, r2, r3
 800aa36:	2280      	movs	r2, #128	@ 0x80
 800aa38:	01d2      	lsls	r2, r2, #7
 800aa3a:	4694      	mov	ip, r2
 800aa3c:	4463      	add	r3, ip
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	da02      	bge.n	800aa48 <compensate_humidity+0x58>
 800aa42:	4a45      	ldr	r2, [pc, #276]	@ (800ab58 <compensate_humidity+0x168>)
 800aa44:	4694      	mov	ip, r2
 800aa46:	4463      	add	r3, ip
 800aa48:	13db      	asrs	r3, r3, #15
 800aa4a:	60fb      	str	r3, [r7, #12]
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	2222      	movs	r2, #34	@ 0x22
 800aa50:	569b      	ldrsb	r3, [r3, r2]
 800aa52:	001a      	movs	r2, r3
 800aa54:	69fb      	ldr	r3, [r7, #28]
 800aa56:	4353      	muls	r3, r2
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	da02      	bge.n	800aa62 <compensate_humidity+0x72>
 800aa5c:	4a3f      	ldr	r2, [pc, #252]	@ (800ab5c <compensate_humidity+0x16c>)
 800aa5e:	4694      	mov	ip, r2
 800aa60:	4463      	add	r3, ip
 800aa62:	129b      	asrs	r3, r3, #10
 800aa64:	61bb      	str	r3, [r7, #24]
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	7f1b      	ldrb	r3, [r3, #28]
 800aa6a:	001a      	movs	r2, r3
 800aa6c:	69fb      	ldr	r3, [r7, #28]
 800aa6e:	4353      	muls	r3, r2
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	da02      	bge.n	800aa7a <compensate_humidity+0x8a>
 800aa74:	4a3a      	ldr	r2, [pc, #232]	@ (800ab60 <compensate_humidity+0x170>)
 800aa76:	4694      	mov	ip, r2
 800aa78:	4463      	add	r3, ip
 800aa7a:	12db      	asrs	r3, r3, #11
 800aa7c:	617b      	str	r3, [r7, #20]
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	2280      	movs	r2, #128	@ 0x80
 800aa82:	0212      	lsls	r2, r2, #8
 800aa84:	4694      	mov	ip, r2
 800aa86:	4463      	add	r3, ip
 800aa88:	69ba      	ldr	r2, [r7, #24]
 800aa8a:	4353      	muls	r3, r2
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	da02      	bge.n	800aa96 <compensate_humidity+0xa6>
 800aa90:	4a32      	ldr	r2, [pc, #200]	@ (800ab5c <compensate_humidity+0x16c>)
 800aa92:	4694      	mov	ip, r2
 800aa94:	4463      	add	r3, ip
 800aa96:	129b      	asrs	r3, r3, #10
 800aa98:	2280      	movs	r2, #128	@ 0x80
 800aa9a:	0392      	lsls	r2, r2, #14
 800aa9c:	4694      	mov	ip, r2
 800aa9e:	4463      	add	r3, ip
 800aaa0:	613b      	str	r3, [r7, #16]
    var2 = ((var4 * ((int32_t)calib_data->dig_h2)) + 8192) / 16384;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	221a      	movs	r2, #26
 800aaa6:	5e9b      	ldrsh	r3, [r3, r2]
 800aaa8:	001a      	movs	r2, r3
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	4353      	muls	r3, r2
 800aaae:	2280      	movs	r2, #128	@ 0x80
 800aab0:	0192      	lsls	r2, r2, #6
 800aab2:	4694      	mov	ip, r2
 800aab4:	4463      	add	r3, ip
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	da02      	bge.n	800aac0 <compensate_humidity+0xd0>
 800aaba:	4a2a      	ldr	r2, [pc, #168]	@ (800ab64 <compensate_humidity+0x174>)
 800aabc:	4694      	mov	ip, r2
 800aabe:	4463      	add	r3, ip
 800aac0:	139b      	asrs	r3, r3, #14
 800aac2:	61bb      	str	r3, [r7, #24]
    var3 = var5 * var2;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	69ba      	ldr	r2, [r7, #24]
 800aac8:	4353      	muls	r3, r2
 800aaca:	617b      	str	r3, [r7, #20]
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	da02      	bge.n	800aad8 <compensate_humidity+0xe8>
 800aad2:	4a21      	ldr	r2, [pc, #132]	@ (800ab58 <compensate_humidity+0x168>)
 800aad4:	4694      	mov	ip, r2
 800aad6:	4463      	add	r3, ip
 800aad8:	13db      	asrs	r3, r3, #15
 800aada:	001a      	movs	r2, r3
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	da02      	bge.n	800aae8 <compensate_humidity+0xf8>
 800aae2:	491d      	ldr	r1, [pc, #116]	@ (800ab58 <compensate_humidity+0x168>)
 800aae4:	468c      	mov	ip, r1
 800aae6:	4463      	add	r3, ip
 800aae8:	13db      	asrs	r3, r3, #15
 800aaea:	4353      	muls	r3, r2
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	da00      	bge.n	800aaf2 <compensate_humidity+0x102>
 800aaf0:	337f      	adds	r3, #127	@ 0x7f
 800aaf2:	11db      	asrs	r3, r3, #7
 800aaf4:	613b      	str	r3, [r7, #16]
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_h1)) / 16);
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	7e1b      	ldrb	r3, [r3, #24]
 800aafa:	001a      	movs	r2, r3
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	4353      	muls	r3, r2
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	da00      	bge.n	800ab06 <compensate_humidity+0x116>
 800ab04:	330f      	adds	r3, #15
 800ab06:	111b      	asrs	r3, r3, #4
 800ab08:	425b      	negs	r3, r3
 800ab0a:	001a      	movs	r2, r3
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	189b      	adds	r3, r3, r2
 800ab10:	60fb      	str	r3, [r7, #12]
    var5 = (var5 < 0 ? 0 : var5);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	da00      	bge.n	800ab1a <compensate_humidity+0x12a>
 800ab18:	2300      	movs	r3, #0
 800ab1a:	60fb      	str	r3, [r7, #12]
    var5 = (var5 > 419430400 ? 419430400 : var5);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	22c8      	movs	r2, #200	@ 0xc8
 800ab20:	0552      	lsls	r2, r2, #21
 800ab22:	4293      	cmp	r3, r2
 800ab24:	dd01      	ble.n	800ab2a <compensate_humidity+0x13a>
 800ab26:	23c8      	movs	r3, #200	@ 0xc8
 800ab28:	055b      	lsls	r3, r3, #21
 800ab2a:	60fb      	str	r3, [r7, #12]
    humidity = (uint32_t)(var5 / 4096);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	da02      	bge.n	800ab38 <compensate_humidity+0x148>
 800ab32:	4a0d      	ldr	r2, [pc, #52]	@ (800ab68 <compensate_humidity+0x178>)
 800ab34:	4694      	mov	ip, r2
 800ab36:	4463      	add	r3, ip
 800ab38:	131b      	asrs	r3, r3, #12
 800ab3a:	627b      	str	r3, [r7, #36]	@ 0x24

    if (humidity > humidity_max)
 800ab3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab3e:	6a3b      	ldr	r3, [r7, #32]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d901      	bls.n	800ab48 <compensate_humidity+0x158>
    {
        humidity = humidity_max;
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return humidity;
 800ab48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	b00a      	add	sp, #40	@ 0x28
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	46c0      	nop			@ (mov r8, r8)
 800ab54:	fffed400 	.word	0xfffed400
 800ab58:	00007fff 	.word	0x00007fff
 800ab5c:	000003ff 	.word	0x000003ff
 800ab60:	000007ff 	.word	0x000007ff
 800ab64:	00003fff 	.word	0x00003fff
 800ab68:	00000fff 	.word	0x00000fff

0800ab6c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800ab6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab6e:	b08b      	sub	sp, #44	@ 0x2c
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 800ab74:	2626      	movs	r6, #38	@ 0x26
 800ab76:	19bb      	adds	r3, r7, r6
 800ab78:	2288      	movs	r2, #136	@ 0x88
 800ab7a:	701a      	strb	r2, [r3, #0]

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800ab7c:	250c      	movs	r5, #12
 800ab7e:	197b      	adds	r3, r7, r5
 800ab80:	2200      	movs	r2, #0
 800ab82:	601a      	str	r2, [r3, #0]
 800ab84:	3304      	adds	r3, #4
 800ab86:	2216      	movs	r2, #22
 800ab88:	2100      	movs	r1, #0
 800ab8a:	0018      	movs	r0, r3
 800ab8c:	f002 ffc2 	bl	800db14 <memset>

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800ab90:	2427      	movs	r4, #39	@ 0x27
 800ab92:	193c      	adds	r4, r7, r4
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	1979      	adds	r1, r7, r5
 800ab98:	19bb      	adds	r3, r7, r6
 800ab9a:	7818      	ldrb	r0, [r3, #0]
 800ab9c:	0013      	movs	r3, r2
 800ab9e:	221a      	movs	r2, #26
 800aba0:	f7fe ffce 	bl	8009b40 <bme280_get_regs>
 800aba4:	0003      	movs	r3, r0
 800aba6:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800aba8:	2427      	movs	r4, #39	@ 0x27
 800abaa:	193b      	adds	r3, r7, r4
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	b25b      	sxtb	r3, r3
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d11f      	bne.n	800abf4 <get_calib_data+0x88>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	197b      	adds	r3, r7, r5
 800abb8:	0011      	movs	r1, r2
 800abba:	0018      	movs	r0, r3
 800abbc:	f000 f85a 	bl	800ac74 <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 800abc0:	19bb      	adds	r3, r7, r6
 800abc2:	22e1      	movs	r2, #225	@ 0xe1
 800abc4:	701a      	strb	r2, [r3, #0]

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800abc6:	193c      	adds	r4, r7, r4
 800abc8:	687a      	ldr	r2, [r7, #4]
 800abca:	1979      	adds	r1, r7, r5
 800abcc:	19bb      	adds	r3, r7, r6
 800abce:	7818      	ldrb	r0, [r3, #0]
 800abd0:	0013      	movs	r3, r2
 800abd2:	2207      	movs	r2, #7
 800abd4:	f7fe ffb4 	bl	8009b40 <bme280_get_regs>
 800abd8:	0003      	movs	r3, r0
 800abda:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800abdc:	2427      	movs	r4, #39	@ 0x27
 800abde:	193b      	adds	r3, r7, r4
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	b25b      	sxtb	r3, r3
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d105      	bne.n	800abf4 <get_calib_data+0x88>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	197b      	adds	r3, r7, r5
 800abec:	0011      	movs	r1, r2
 800abee:	0018      	movs	r0, r3
 800abf0:	f000 f8ee 	bl	800add0 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800abf4:	2327      	movs	r3, #39	@ 0x27
 800abf6:	18fb      	adds	r3, r7, r3
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	b25b      	sxtb	r3, r3
}
 800abfc:	0018      	movs	r0, r3
 800abfe:	46bd      	mov	sp, r7
 800ac00:	b00b      	add	sp, #44	@ 0x2c
 800ac02:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ac04 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b086      	sub	sp, #24
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	607a      	str	r2, [r7, #4]
 800ac10:	001a      	movs	r2, r3
 800ac12:	1cfb      	adds	r3, r7, #3
 800ac14:	701a      	strb	r2, [r3, #0]
    uint8_t index;

    for (index = 1; index < len; index++)
 800ac16:	2317      	movs	r3, #23
 800ac18:	18fb      	adds	r3, r7, r3
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	701a      	strb	r2, [r3, #0]
 800ac1e:	e01d      	b.n	800ac5c <interleave_reg_addr+0x58>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800ac20:	2017      	movs	r0, #23
 800ac22:	183b      	adds	r3, r7, r0
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	68fa      	ldr	r2, [r7, #12]
 800ac28:	18d2      	adds	r2, r2, r3
 800ac2a:	183b      	adds	r3, r7, r0
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	005b      	lsls	r3, r3, #1
 800ac30:	3b01      	subs	r3, #1
 800ac32:	68b9      	ldr	r1, [r7, #8]
 800ac34:	18cb      	adds	r3, r1, r3
 800ac36:	7812      	ldrb	r2, [r2, #0]
 800ac38:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800ac3a:	183b      	adds	r3, r7, r0
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	18d2      	adds	r2, r2, r3
 800ac42:	183b      	adds	r3, r7, r0
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	005b      	lsls	r3, r3, #1
 800ac48:	0019      	movs	r1, r3
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	185b      	adds	r3, r3, r1
 800ac4e:	7812      	ldrb	r2, [r2, #0]
 800ac50:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800ac52:	183b      	adds	r3, r7, r0
 800ac54:	781a      	ldrb	r2, [r3, #0]
 800ac56:	183b      	adds	r3, r7, r0
 800ac58:	3201      	adds	r2, #1
 800ac5a:	701a      	strb	r2, [r3, #0]
 800ac5c:	2317      	movs	r3, #23
 800ac5e:	18fa      	adds	r2, r7, r3
 800ac60:	1cfb      	adds	r3, r7, #3
 800ac62:	7812      	ldrb	r2, [r2, #0]
 800ac64:	781b      	ldrb	r3, [r3, #0]
 800ac66:	429a      	cmp	r2, r3
 800ac68:	d3da      	bcc.n	800ac20 <interleave_reg_addr+0x1c>
    }
}
 800ac6a:	46c0      	nop			@ (mov r8, r8)
 800ac6c:	46c0      	nop			@ (mov r8, r8)
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	b006      	add	sp, #24
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	3318      	adds	r3, #24
 800ac82:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	3301      	adds	r3, #1
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	021b      	lsls	r3, r3, #8
 800ac8c:	b21a      	sxth	r2, r3
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	b21b      	sxth	r3, r3
 800ac94:	4313      	orrs	r3, r2
 800ac96:	b21b      	sxth	r3, r3
 800ac98:	b29a      	uxth	r2, r3
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	3303      	adds	r3, #3
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	021b      	lsls	r3, r3, #8
 800aca6:	b21a      	sxth	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	3302      	adds	r3, #2
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	b21b      	sxth	r3, r3
 800acb0:	4313      	orrs	r3, r2
 800acb2:	b21a      	sxth	r2, r3
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	3305      	adds	r3, #5
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	021b      	lsls	r3, r3, #8
 800acc0:	b21a      	sxth	r2, r3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	3304      	adds	r3, #4
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	b21b      	sxth	r3, r3
 800acca:	4313      	orrs	r3, r2
 800accc:	b21a      	sxth	r2, r3
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	3307      	adds	r3, #7
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	021b      	lsls	r3, r3, #8
 800acda:	b21a      	sxth	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	3306      	adds	r3, #6
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	b21b      	sxth	r3, r3
 800ace4:	4313      	orrs	r3, r2
 800ace6:	b21b      	sxth	r3, r3
 800ace8:	b29a      	uxth	r2, r3
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	3309      	adds	r3, #9
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	021b      	lsls	r3, r3, #8
 800acf6:	b21a      	sxth	r2, r3
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	3308      	adds	r3, #8
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	b21b      	sxth	r3, r3
 800ad00:	4313      	orrs	r3, r2
 800ad02:	b21a      	sxth	r2, r3
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	330b      	adds	r3, #11
 800ad0c:	781b      	ldrb	r3, [r3, #0]
 800ad0e:	021b      	lsls	r3, r3, #8
 800ad10:	b21a      	sxth	r2, r3
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	330a      	adds	r3, #10
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	b21b      	sxth	r3, r3
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	b21a      	sxth	r2, r3
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	330d      	adds	r3, #13
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	021b      	lsls	r3, r3, #8
 800ad2a:	b21a      	sxth	r2, r3
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	330c      	adds	r3, #12
 800ad30:	781b      	ldrb	r3, [r3, #0]
 800ad32:	b21b      	sxth	r3, r3
 800ad34:	4313      	orrs	r3, r2
 800ad36:	b21a      	sxth	r2, r3
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	330f      	adds	r3, #15
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	021b      	lsls	r3, r3, #8
 800ad44:	b21a      	sxth	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	330e      	adds	r3, #14
 800ad4a:	781b      	ldrb	r3, [r3, #0]
 800ad4c:	b21b      	sxth	r3, r3
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	b21a      	sxth	r2, r3
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	3311      	adds	r3, #17
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	021b      	lsls	r3, r3, #8
 800ad5e:	b21a      	sxth	r2, r3
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	3310      	adds	r3, #16
 800ad64:	781b      	ldrb	r3, [r3, #0]
 800ad66:	b21b      	sxth	r3, r3
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	b21a      	sxth	r2, r3
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	3313      	adds	r3, #19
 800ad74:	781b      	ldrb	r3, [r3, #0]
 800ad76:	021b      	lsls	r3, r3, #8
 800ad78:	b21a      	sxth	r2, r3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	3312      	adds	r3, #18
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	b21b      	sxth	r3, r3
 800ad82:	4313      	orrs	r3, r2
 800ad84:	b21a      	sxth	r2, r3
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	3315      	adds	r3, #21
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	021b      	lsls	r3, r3, #8
 800ad92:	b21a      	sxth	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	3314      	adds	r3, #20
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	b21b      	sxth	r3, r3
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	b21a      	sxth	r2, r3
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	3317      	adds	r3, #23
 800ada8:	781b      	ldrb	r3, [r3, #0]
 800adaa:	021b      	lsls	r3, r3, #8
 800adac:	b21a      	sxth	r2, r3
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	3316      	adds	r3, #22
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	b21b      	sxth	r3, r3
 800adb6:	4313      	orrs	r3, r2
 800adb8:	b21a      	sxth	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	3319      	adds	r3, #25
 800adc2:	781a      	ldrb	r2, [r3, #0]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	761a      	strb	r2, [r3, #24]
}
 800adc8:	46c0      	nop			@ (mov r8, r8)
 800adca:	46bd      	mov	sp, r7
 800adcc:	b004      	add	sp, #16
 800adce:	bd80      	pop	{r7, pc}

0800add0 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800add0:	b590      	push	{r4, r7, lr}
 800add2:	b087      	sub	sp, #28
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	3318      	adds	r3, #24
 800adde:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	3301      	adds	r3, #1
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	021b      	lsls	r3, r3, #8
 800ade8:	b21a      	sxth	r2, r3
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	b21b      	sxth	r3, r3
 800adf0:	4313      	orrs	r3, r2
 800adf2:	b21a      	sxth	r2, r3
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	3302      	adds	r3, #2
 800adfc:	781a      	ldrb	r2, [r3, #0]
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	3303      	adds	r3, #3
 800ae06:	781b      	ldrb	r3, [r3, #0]
 800ae08:	b25b      	sxtb	r3, r3
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	011b      	lsls	r3, r3, #4
 800ae0e:	b29a      	uxth	r2, r3
 800ae10:	2012      	movs	r0, #18
 800ae12:	183b      	adds	r3, r7, r0
 800ae14:	801a      	strh	r2, [r3, #0]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	3304      	adds	r3, #4
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	b21a      	sxth	r2, r3
 800ae1e:	2410      	movs	r4, #16
 800ae20:	193b      	adds	r3, r7, r4
 800ae22:	210f      	movs	r1, #15
 800ae24:	400a      	ands	r2, r1
 800ae26:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 800ae28:	183a      	adds	r2, r7, r0
 800ae2a:	193b      	adds	r3, r7, r4
 800ae2c:	8812      	ldrh	r2, [r2, #0]
 800ae2e:	881b      	ldrh	r3, [r3, #0]
 800ae30:	4313      	orrs	r3, r2
 800ae32:	b21a      	sxth	r2, r3
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	3305      	adds	r3, #5
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	b25b      	sxtb	r3, r3
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	011b      	lsls	r3, r3, #4
 800ae44:	b29a      	uxth	r2, r3
 800ae46:	210e      	movs	r1, #14
 800ae48:	187b      	adds	r3, r7, r1
 800ae4a:	801a      	strh	r2, [r3, #0]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	3304      	adds	r3, #4
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	091b      	lsrs	r3, r3, #4
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	200c      	movs	r0, #12
 800ae58:	183b      	adds	r3, r7, r0
 800ae5a:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 800ae5c:	187a      	adds	r2, r7, r1
 800ae5e:	183b      	adds	r3, r7, r0
 800ae60:	8812      	ldrh	r2, [r2, #0]
 800ae62:	881b      	ldrh	r3, [r3, #0]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	b21a      	sxth	r2, r3
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	3306      	adds	r3, #6
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	b259      	sxtb	r1, r3
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	2222      	movs	r2, #34	@ 0x22
 800ae78:	5499      	strb	r1, [r3, r2]
}
 800ae7a:	46c0      	nop			@ (mov r8, r8)
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	b007      	add	sp, #28
 800ae80:	bd90      	pop	{r4, r7, pc}

0800ae82 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800ae82:	b580      	push	{r7, lr}
 800ae84:	b084      	sub	sp, #16
 800ae86:	af00      	add	r7, sp, #0
 800ae88:	0002      	movs	r2, r0
 800ae8a:	1dfb      	adds	r3, r7, #7
 800ae8c:	701a      	strb	r2, [r3, #0]
 800ae8e:	1dbb      	adds	r3, r7, #6
 800ae90:	1c0a      	adds	r2, r1, #0
 800ae92:	701a      	strb	r2, [r3, #0]
    uint8_t settings_changed = FALSE;
 800ae94:	210f      	movs	r1, #15
 800ae96:	187b      	adds	r3, r7, r1
 800ae98:	2200      	movs	r2, #0
 800ae9a:	701a      	strb	r2, [r3, #0]

    if (sub_settings & desired_settings)
 800ae9c:	1dfb      	adds	r3, r7, #7
 800ae9e:	1dba      	adds	r2, r7, #6
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	7812      	ldrb	r2, [r2, #0]
 800aea4:	4013      	ands	r3, r2
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d003      	beq.n	800aeb4 <are_settings_changed+0x32>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 800aeac:	187b      	adds	r3, r7, r1
 800aeae:	2201      	movs	r2, #1
 800aeb0:	701a      	strb	r2, [r3, #0]
 800aeb2:	e003      	b.n	800aebc <are_settings_changed+0x3a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 800aeb4:	230f      	movs	r3, #15
 800aeb6:	18fb      	adds	r3, r7, r3
 800aeb8:	2200      	movs	r2, #0
 800aeba:	701a      	strb	r2, [r3, #0]
    }

    return settings_changed;
 800aebc:	230f      	movs	r3, #15
 800aebe:	18fb      	adds	r3, r7, r3
 800aec0:	781b      	ldrb	r3, [r3, #0]
}
 800aec2:	0018      	movs	r0, r3
 800aec4:	46bd      	mov	sp, r7
 800aec6:	b004      	add	sp, #16
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800aeca:	b580      	push	{r7, lr}
 800aecc:	b084      	sub	sp, #16
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00b      	beq.n	800aef0 <null_ptr_check+0x26>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d007      	beq.n	800aef0 <null_ptr_check+0x26>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	691b      	ldr	r3, [r3, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d003      	beq.n	800aef0 <null_ptr_check+0x26>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	695b      	ldr	r3, [r3, #20]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d104      	bne.n	800aefa <null_ptr_check+0x30>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 800aef0:	230f      	movs	r3, #15
 800aef2:	18fb      	adds	r3, r7, r3
 800aef4:	22ff      	movs	r2, #255	@ 0xff
 800aef6:	701a      	strb	r2, [r3, #0]
 800aef8:	e003      	b.n	800af02 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 800aefa:	230f      	movs	r3, #15
 800aefc:	18fb      	adds	r3, r7, r3
 800aefe:	2200      	movs	r2, #0
 800af00:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800af02:	230f      	movs	r3, #15
 800af04:	18fb      	adds	r3, r7, r3
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	b25b      	sxtb	r3, r3
}
 800af0a:	0018      	movs	r0, r3
 800af0c:	46bd      	mov	sp, r7
 800af0e:	b004      	add	sp, #16
 800af10:	bd80      	pop	{r7, pc}

0800af12 <LL_SPI_IsActiveFlag_RXNE>:
{
 800af12:	b580      	push	{r7, lr}
 800af14:	b082      	sub	sp, #8
 800af16:	af00      	add	r7, sp, #0
 800af18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	2201      	movs	r2, #1
 800af20:	4013      	ands	r3, r2
 800af22:	2b01      	cmp	r3, #1
 800af24:	d101      	bne.n	800af2a <LL_SPI_IsActiveFlag_RXNE+0x18>
 800af26:	2301      	movs	r3, #1
 800af28:	e000      	b.n	800af2c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	0018      	movs	r0, r3
 800af2e:	46bd      	mov	sp, r7
 800af30:	b002      	add	sp, #8
 800af32:	bd80      	pop	{r7, pc}

0800af34 <LL_SPI_IsActiveFlag_TXE>:
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b082      	sub	sp, #8
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	689b      	ldr	r3, [r3, #8]
 800af40:	2202      	movs	r2, #2
 800af42:	4013      	ands	r3, r2
 800af44:	2b02      	cmp	r3, #2
 800af46:	d101      	bne.n	800af4c <LL_SPI_IsActiveFlag_TXE+0x18>
 800af48:	2301      	movs	r3, #1
 800af4a:	e000      	b.n	800af4e <LL_SPI_IsActiveFlag_TXE+0x1a>
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	0018      	movs	r0, r3
 800af50:	46bd      	mov	sp, r7
 800af52:	b002      	add	sp, #8
 800af54:	bd80      	pop	{r7, pc}

0800af56 <LL_SPI_ReceiveData8>:
{
 800af56:	b580      	push	{r7, lr}
 800af58:	b082      	sub	sp, #8
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	330c      	adds	r3, #12
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	b2db      	uxtb	r3, r3
}
 800af66:	0018      	movs	r0, r3
 800af68:	46bd      	mov	sp, r7
 800af6a:	b002      	add	sp, #8
 800af6c:	bd80      	pop	{r7, pc}

0800af6e <LL_SPI_TransmitData8>:
{
 800af6e:	b580      	push	{r7, lr}
 800af70:	b084      	sub	sp, #16
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	000a      	movs	r2, r1
 800af78:	1cfb      	adds	r3, r7, #3
 800af7a:	701a      	strb	r2, [r3, #0]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	330c      	adds	r3, #12
 800af80:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	1cfa      	adds	r2, r7, #3
 800af86:	7812      	ldrb	r2, [r2, #0]
 800af88:	701a      	strb	r2, [r3, #0]
}
 800af8a:	46c0      	nop			@ (mov r8, r8)
 800af8c:	46bd      	mov	sp, r7
 800af8e:	b004      	add	sp, #16
 800af90:	bd80      	pop	{r7, pc}

0800af92 <user_delay_us>:
inline static uint8_t SPI1_Readbyte(uint8_t reg_addr);
inline static void SPI1_Writebyte(uint8_t reg_addr, uint8_t val);


void user_delay_us(uint32_t period,void *intf_ptr)
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b082      	sub	sp, #8
 800af96:	af00      	add	r7, sp, #0
 800af98:	6078      	str	r0, [r7, #4]
 800af9a:	6039      	str	r1, [r7, #0]
	HAL_Delay(period);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	0018      	movs	r0, r3
 800afa0:	f7fa ffda 	bl	8005f58 <HAL_Delay>
}
 800afa4:	46c0      	nop			@ (mov r8, r8)
 800afa6:	46bd      	mov	sp, r7
 800afa8:	b002      	add	sp, #8
 800afaa:	bd80      	pop	{r7, pc}

0800afac <SPI1_SendByte>:


inline static uint8_t SPI1_SendByte(uint8_t data)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	0002      	movs	r2, r0
 800afb4:	1dfb      	adds	r3, r7, #7
 800afb6:	701a      	strb	r2, [r3, #0]
	while(LL_SPI_IsActiveFlag_TXE(SPI1)==RESET);
 800afb8:	46c0      	nop			@ (mov r8, r8)
 800afba:	4b0e      	ldr	r3, [pc, #56]	@ (800aff4 <SPI1_SendByte+0x48>)
 800afbc:	0018      	movs	r0, r3
 800afbe:	f7ff ffb9 	bl	800af34 <LL_SPI_IsActiveFlag_TXE>
 800afc2:	1e03      	subs	r3, r0, #0
 800afc4:	d0f9      	beq.n	800afba <SPI1_SendByte+0xe>
	LL_SPI_TransmitData8(SPI1, data);
 800afc6:	1dfb      	adds	r3, r7, #7
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	4a0a      	ldr	r2, [pc, #40]	@ (800aff4 <SPI1_SendByte+0x48>)
 800afcc:	0019      	movs	r1, r3
 800afce:	0010      	movs	r0, r2
 800afd0:	f7ff ffcd 	bl	800af6e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(SPI1)==RESET);
 800afd4:	46c0      	nop			@ (mov r8, r8)
 800afd6:	4b07      	ldr	r3, [pc, #28]	@ (800aff4 <SPI1_SendByte+0x48>)
 800afd8:	0018      	movs	r0, r3
 800afda:	f7ff ff9a 	bl	800af12 <LL_SPI_IsActiveFlag_RXNE>
 800afde:	1e03      	subs	r3, r0, #0
 800afe0:	d0f9      	beq.n	800afd6 <SPI1_SendByte+0x2a>
	return LL_SPI_ReceiveData8(SPI1);
 800afe2:	4b04      	ldr	r3, [pc, #16]	@ (800aff4 <SPI1_SendByte+0x48>)
 800afe4:	0018      	movs	r0, r3
 800afe6:	f7ff ffb6 	bl	800af56 <LL_SPI_ReceiveData8>
 800afea:	0003      	movs	r3, r0
}
 800afec:	0018      	movs	r0, r3
 800afee:	46bd      	mov	sp, r7
 800aff0:	b002      	add	sp, #8
 800aff2:	bd80      	pop	{r7, pc}
 800aff4:	40013000 	.word	0x40013000

0800aff8 <user_spi_read>:
}



uint8_t user_spi_read(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800aff8:	b590      	push	{r4, r7, lr}
 800affa:	b087      	sub	sp, #28
 800affc:	af00      	add	r7, sp, #0
 800affe:	60b9      	str	r1, [r7, #8]
 800b000:	0011      	movs	r1, r2
 800b002:	607b      	str	r3, [r7, #4]
 800b004:	230f      	movs	r3, #15
 800b006:	18fb      	adds	r3, r7, r3
 800b008:	1c02      	adds	r2, r0, #0
 800b00a:	701a      	strb	r2, [r3, #0]
 800b00c:	230e      	movs	r3, #14
 800b00e:	18fb      	adds	r3, r7, r3
 800b010:	1c0a      	adds	r2, r1, #0
 800b012:	701a      	strb	r2, [r3, #0]
	unsigned int i = 0;
 800b014:	2300      	movs	r3, #0
 800b016:	617b      	str	r3, [r7, #20]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800b018:	4b18      	ldr	r3, [pc, #96]	@ (800b07c <user_spi_read+0x84>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	2240      	movs	r2, #64	@ 0x40
 800b01e:	4013      	ands	r3, r2
 800b020:	d105      	bne.n	800b02e <user_spi_read+0x36>
 800b022:	4b16      	ldr	r3, [pc, #88]	@ (800b07c <user_spi_read+0x84>)
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	4b15      	ldr	r3, [pc, #84]	@ (800b07c <user_spi_read+0x84>)
 800b028:	2140      	movs	r1, #64	@ 0x40
 800b02a:	430a      	orrs	r2, r1
 800b02c:	601a      	str	r2, [r3, #0]
	CSB_L();
 800b02e:	23a0      	movs	r3, #160	@ 0xa0
 800b030:	05db      	lsls	r3, r3, #23
 800b032:	2280      	movs	r2, #128	@ 0x80
 800b034:	04d2      	lsls	r2, r2, #19
 800b036:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 	
 800b038:	230f      	movs	r3, #15
 800b03a:	18fb      	adds	r3, r7, r3
 800b03c:	781b      	ldrb	r3, [r3, #0]
 800b03e:	0018      	movs	r0, r3
 800b040:	f7ff ffb4 	bl	800afac <SPI1_SendByte>
	while(i < len)
 800b044:	e009      	b.n	800b05a <user_spi_read+0x62>
	{
		data[i++] = SPI1_SendByte(0x00); 	//Send DUMMY to read data
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	1c5a      	adds	r2, r3, #1
 800b04a:	617a      	str	r2, [r7, #20]
 800b04c:	68ba      	ldr	r2, [r7, #8]
 800b04e:	18d4      	adds	r4, r2, r3
 800b050:	2000      	movs	r0, #0
 800b052:	f7ff ffab 	bl	800afac <SPI1_SendByte>
 800b056:	0003      	movs	r3, r0
 800b058:	7023      	strb	r3, [r4, #0]
	while(i < len)
 800b05a:	230e      	movs	r3, #14
 800b05c:	18fb      	adds	r3, r7, r3
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	697a      	ldr	r2, [r7, #20]
 800b062:	429a      	cmp	r2, r3
 800b064:	d3ef      	bcc.n	800b046 <user_spi_read+0x4e>
	}
	CSB_H();
 800b066:	23a0      	movs	r3, #160	@ 0xa0
 800b068:	05db      	lsls	r3, r3, #23
 800b06a:	2280      	movs	r2, #128	@ 0x80
 800b06c:	00d2      	lsls	r2, r2, #3
 800b06e:	619a      	str	r2, [r3, #24]
	return 0;
 800b070:	2300      	movs	r3, #0
}
 800b072:	0018      	movs	r0, r3
 800b074:	46bd      	mov	sp, r7
 800b076:	b007      	add	sp, #28
 800b078:	bd90      	pop	{r4, r7, pc}
 800b07a:	46c0      	nop			@ (mov r8, r8)
 800b07c:	40013000 	.word	0x40013000

0800b080 <user_spi_write>:
}



uint8_t user_spi_write(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b086      	sub	sp, #24
 800b084:	af00      	add	r7, sp, #0
 800b086:	60b9      	str	r1, [r7, #8]
 800b088:	0011      	movs	r1, r2
 800b08a:	607b      	str	r3, [r7, #4]
 800b08c:	230f      	movs	r3, #15
 800b08e:	18fb      	adds	r3, r7, r3
 800b090:	1c02      	adds	r2, r0, #0
 800b092:	701a      	strb	r2, [r3, #0]
 800b094:	230e      	movs	r3, #14
 800b096:	18fb      	adds	r3, r7, r3
 800b098:	1c0a      	adds	r2, r1, #0
 800b09a:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800b09c:	2317      	movs	r3, #23
 800b09e:	18fb      	adds	r3, r7, r3
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	701a      	strb	r2, [r3, #0]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800b0a4:	4b1a      	ldr	r3, [pc, #104]	@ (800b110 <user_spi_write+0x90>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2240      	movs	r2, #64	@ 0x40
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	d105      	bne.n	800b0ba <user_spi_write+0x3a>
 800b0ae:	4b18      	ldr	r3, [pc, #96]	@ (800b110 <user_spi_write+0x90>)
 800b0b0:	681a      	ldr	r2, [r3, #0]
 800b0b2:	4b17      	ldr	r3, [pc, #92]	@ (800b110 <user_spi_write+0x90>)
 800b0b4:	2140      	movs	r1, #64	@ 0x40
 800b0b6:	430a      	orrs	r2, r1
 800b0b8:	601a      	str	r2, [r3, #0]
	CSB_L();
 800b0ba:	23a0      	movs	r3, #160	@ 0xa0
 800b0bc:	05db      	lsls	r3, r3, #23
 800b0be:	2280      	movs	r2, #128	@ 0x80
 800b0c0:	04d2      	lsls	r2, r2, #19
 800b0c2:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 		
 800b0c4:	230f      	movs	r3, #15
 800b0c6:	18fb      	adds	r3, r7, r3
 800b0c8:	781b      	ldrb	r3, [r3, #0]
 800b0ca:	0018      	movs	r0, r3
 800b0cc:	f7ff ff6e 	bl	800afac <SPI1_SendByte>
	while(i < len)
 800b0d0:	e00c      	b.n	800b0ec <user_spi_write+0x6c>
	{
		SPI1_SendByte(data[i++]); 	//Send Data to write
 800b0d2:	2217      	movs	r2, #23
 800b0d4:	18bb      	adds	r3, r7, r2
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	18ba      	adds	r2, r7, r2
 800b0da:	1c59      	adds	r1, r3, #1
 800b0dc:	7011      	strb	r1, [r2, #0]
 800b0de:	001a      	movs	r2, r3
 800b0e0:	68bb      	ldr	r3, [r7, #8]
 800b0e2:	189b      	adds	r3, r3, r2
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	0018      	movs	r0, r3
 800b0e8:	f7ff ff60 	bl	800afac <SPI1_SendByte>
	while(i < len)
 800b0ec:	2317      	movs	r3, #23
 800b0ee:	18fa      	adds	r2, r7, r3
 800b0f0:	230e      	movs	r3, #14
 800b0f2:	18fb      	adds	r3, r7, r3
 800b0f4:	7812      	ldrb	r2, [r2, #0]
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d3ea      	bcc.n	800b0d2 <user_spi_write+0x52>
	}
	CSB_H();
 800b0fc:	23a0      	movs	r3, #160	@ 0xa0
 800b0fe:	05db      	lsls	r3, r3, #23
 800b100:	2280      	movs	r2, #128	@ 0x80
 800b102:	00d2      	lsls	r2, r2, #3
 800b104:	619a      	str	r2, [r3, #24]
	return 0;
 800b106:	2300      	movs	r3, #0
}
 800b108:	0018      	movs	r0, r3
 800b10a:	46bd      	mov	sp, r7
 800b10c:	b006      	add	sp, #24
 800b10e:	bd80      	pop	{r7, pc}
 800b110:	40013000 	.word	0x40013000

0800b114 <LL_SPI_IsActiveFlag_RXNE>:
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b082      	sub	sp, #8
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	689b      	ldr	r3, [r3, #8]
 800b120:	2201      	movs	r2, #1
 800b122:	4013      	ands	r3, r2
 800b124:	2b01      	cmp	r3, #1
 800b126:	d101      	bne.n	800b12c <LL_SPI_IsActiveFlag_RXNE+0x18>
 800b128:	2301      	movs	r3, #1
 800b12a:	e000      	b.n	800b12e <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800b12c:	2300      	movs	r3, #0
}
 800b12e:	0018      	movs	r0, r3
 800b130:	46bd      	mov	sp, r7
 800b132:	b002      	add	sp, #8
 800b134:	bd80      	pop	{r7, pc}

0800b136 <LL_SPI_IsActiveFlag_TXE>:
{
 800b136:	b580      	push	{r7, lr}
 800b138:	b082      	sub	sp, #8
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	2202      	movs	r2, #2
 800b144:	4013      	ands	r3, r2
 800b146:	2b02      	cmp	r3, #2
 800b148:	d101      	bne.n	800b14e <LL_SPI_IsActiveFlag_TXE+0x18>
 800b14a:	2301      	movs	r3, #1
 800b14c:	e000      	b.n	800b150 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800b14e:	2300      	movs	r3, #0
}
 800b150:	0018      	movs	r0, r3
 800b152:	46bd      	mov	sp, r7
 800b154:	b002      	add	sp, #8
 800b156:	bd80      	pop	{r7, pc}

0800b158 <LL_SPI_ReceiveData8>:
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b082      	sub	sp, #8
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	330c      	adds	r3, #12
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	b2db      	uxtb	r3, r3
}
 800b168:	0018      	movs	r0, r3
 800b16a:	46bd      	mov	sp, r7
 800b16c:	b002      	add	sp, #8
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <LL_SPI_TransmitData8>:
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
 800b178:	000a      	movs	r2, r1
 800b17a:	1cfb      	adds	r3, r7, #3
 800b17c:	701a      	strb	r2, [r3, #0]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	330c      	adds	r3, #12
 800b182:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	1cfa      	adds	r2, r7, #3
 800b188:	7812      	ldrb	r2, [r2, #0]
 800b18a:	701a      	strb	r2, [r3, #0]
}
 800b18c:	46c0      	nop			@ (mov r8, r8)
 800b18e:	46bd      	mov	sp, r7
 800b190:	b004      	add	sp, #16
 800b192:	bd80      	pop	{r7, pc}

0800b194 <DEV_SPI_WriteByte>:
#include "main.h"
// #include "stm32l4xx_hal_spi.h"
// extern SPI_HandleTypeDef hspi1;

void DEV_SPI_WriteByte(uint8_t value)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	0002      	movs	r2, r0
 800b19c:	1dfb      	adds	r3, r7, #7
 800b19e:	701a      	strb	r2, [r3, #0]

	// Check if the SPI is enabled
	if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800b1a0:	4b18      	ldr	r3, [pc, #96]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	2240      	movs	r2, #64	@ 0x40
 800b1a6:	4013      	ands	r3, r2
 800b1a8:	d105      	bne.n	800b1b6 <DEV_SPI_WriteByte+0x22>
	{
		SPI1->CR1 |= SPI_CR1_SPE;
 800b1aa:	4b16      	ldr	r3, [pc, #88]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	4b15      	ldr	r3, [pc, #84]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1b0:	2140      	movs	r1, #64	@ 0x40
 800b1b2:	430a      	orrs	r2, r1
 800b1b4:	601a      	str	r2, [r3, #0]
	}

	while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 800b1b6:	46c0      	nop			@ (mov r8, r8)
 800b1b8:	4b12      	ldr	r3, [pc, #72]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1ba:	0018      	movs	r0, r3
 800b1bc:	f7ff ffbb 	bl	800b136 <LL_SPI_IsActiveFlag_TXE>
 800b1c0:	1e03      	subs	r3, r0, #0
 800b1c2:	d0f9      	beq.n	800b1b8 <DEV_SPI_WriteByte+0x24>
		;

	CS_L();
 800b1c4:	23a0      	movs	r3, #160	@ 0xa0
 800b1c6:	05db      	lsls	r3, r3, #23
 800b1c8:	2280      	movs	r2, #128	@ 0x80
 800b1ca:	0552      	lsls	r2, r2, #21
 800b1cc:	619a      	str	r2, [r3, #24]
	// Send bytes over the SPI
	LL_SPI_TransmitData8(SPI1, value);
 800b1ce:	1dfb      	adds	r3, r7, #7
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	4a0c      	ldr	r2, [pc, #48]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1d4:	0019      	movs	r1, r3
 800b1d6:	0010      	movs	r0, r2
 800b1d8:	f7ff ffca 	bl	800b170 <LL_SPI_TransmitData8>

	// Wait until the transmission is complete
	while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 800b1dc:	46c0      	nop			@ (mov r8, r8)
 800b1de:	4b09      	ldr	r3, [pc, #36]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	f7ff ff97 	bl	800b114 <LL_SPI_IsActiveFlag_RXNE>
 800b1e6:	1e03      	subs	r3, r0, #0
 800b1e8:	d0f9      	beq.n	800b1de <DEV_SPI_WriteByte+0x4a>
		;
	/* Read data register */
	(void)LL_SPI_ReceiveData8(SPI1);
 800b1ea:	4b06      	ldr	r3, [pc, #24]	@ (800b204 <DEV_SPI_WriteByte+0x70>)
 800b1ec:	0018      	movs	r0, r3
 800b1ee:	f7ff ffb3 	bl	800b158 <LL_SPI_ReceiveData8>
	CS_H();
 800b1f2:	23a0      	movs	r3, #160	@ 0xa0
 800b1f4:	05db      	lsls	r3, r3, #23
 800b1f6:	2280      	movs	r2, #128	@ 0x80
 800b1f8:	0152      	lsls	r2, r2, #5
 800b1fa:	619a      	str	r2, [r3, #24]
}
 800b1fc:	46c0      	nop			@ (mov r8, r8)
 800b1fe:	46bd      	mov	sp, r7
 800b200:	b002      	add	sp, #8
 800b202:	bd80      	pop	{r7, pc}
 800b204:	40013000 	.word	0x40013000

0800b208 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	af00      	add	r7, sp, #0
	DC_L();
 800b20c:	23a0      	movs	r3, #160	@ 0xa0
 800b20e:	05db      	lsls	r3, r3, #23
 800b210:	2280      	movs	r2, #128	@ 0x80
 800b212:	0452      	lsls	r2, r2, #17
 800b214:	619a      	str	r2, [r3, #24]
	CS_H();
 800b216:	23a0      	movs	r3, #160	@ 0xa0
 800b218:	05db      	lsls	r3, r3, #23
 800b21a:	2280      	movs	r2, #128	@ 0x80
 800b21c:	0152      	lsls	r2, r2, #5
 800b21e:	619a      	str	r2, [r3, #24]
	RST_H(); // The Reset is active low.
 800b220:	23a0      	movs	r3, #160	@ 0xa0
 800b222:	05db      	lsls	r3, r3, #23
 800b224:	2280      	movs	r2, #128	@ 0x80
 800b226:	0112      	lsls	r2, r2, #4
 800b228:	619a      	str	r2, [r3, #24]
	return 0;
 800b22a:	2300      	movs	r3, #0
}
 800b22c:	0018      	movs	r0, r3
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}

0800b232 <EPD_1IN54_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
void EPD_1IN54_V2_Reset(void)
{
 800b232:	b580      	push	{r7, lr}
 800b234:	af00      	add	r7, sp, #0
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800b236:	23a0      	movs	r3, #160	@ 0xa0
 800b238:	05db      	lsls	r3, r3, #23
 800b23a:	2280      	movs	r2, #128	@ 0x80
 800b23c:	0112      	lsls	r2, r2, #4
 800b23e:	619a      	str	r2, [r3, #24]
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800b240:	23a0      	movs	r3, #160	@ 0xa0
 800b242:	05db      	lsls	r3, r3, #23
 800b244:	2280      	movs	r2, #128	@ 0x80
 800b246:	0512      	lsls	r2, r2, #20
 800b248:	619a      	str	r2, [r3, #24]
    HAL_Delay(2);
 800b24a:	2002      	movs	r0, #2
 800b24c:	f7fa fe84 	bl	8005f58 <HAL_Delay>
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800b250:	23a0      	movs	r3, #160	@ 0xa0
 800b252:	05db      	lsls	r3, r3, #23
 800b254:	2280      	movs	r2, #128	@ 0x80
 800b256:	0112      	lsls	r2, r2, #4
 800b258:	619a      	str	r2, [r3, #24]
}
 800b25a:	46c0      	nop			@ (mov r8, r8)
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <EPD_1IN54_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_1IN54_V2_SendCommand(UBYTE Reg)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b082      	sub	sp, #8
 800b264:	af00      	add	r7, sp, #0
 800b266:	0002      	movs	r2, r0
 800b268:	1dfb      	adds	r3, r7, #7
 800b26a:	701a      	strb	r2, [r3, #0]
    DC_L();
 800b26c:	23a0      	movs	r3, #160	@ 0xa0
 800b26e:	05db      	lsls	r3, r3, #23
 800b270:	2280      	movs	r2, #128	@ 0x80
 800b272:	0452      	lsls	r2, r2, #17
 800b274:	619a      	str	r2, [r3, #24]
    CS_L();
 800b276:	23a0      	movs	r3, #160	@ 0xa0
 800b278:	05db      	lsls	r3, r3, #23
 800b27a:	2280      	movs	r2, #128	@ 0x80
 800b27c:	0552      	lsls	r2, r2, #21
 800b27e:	619a      	str	r2, [r3, #24]
    DEV_SPI_WriteByte(Reg);
 800b280:	1dfb      	adds	r3, r7, #7
 800b282:	781b      	ldrb	r3, [r3, #0]
 800b284:	0018      	movs	r0, r3
 800b286:	f7ff ff85 	bl	800b194 <DEV_SPI_WriteByte>
    CS_H();
 800b28a:	23a0      	movs	r3, #160	@ 0xa0
 800b28c:	05db      	lsls	r3, r3, #23
 800b28e:	2280      	movs	r2, #128	@ 0x80
 800b290:	0152      	lsls	r2, r2, #5
 800b292:	619a      	str	r2, [r3, #24]
}
 800b294:	46c0      	nop			@ (mov r8, r8)
 800b296:	46bd      	mov	sp, r7
 800b298:	b002      	add	sp, #8
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <EPD_1IN54_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_1IN54_V2_SendData(UBYTE Data)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b082      	sub	sp, #8
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	0002      	movs	r2, r0
 800b2a4:	1dfb      	adds	r3, r7, #7
 800b2a6:	701a      	strb	r2, [r3, #0]
    DC_H();
 800b2a8:	23a0      	movs	r3, #160	@ 0xa0
 800b2aa:	05db      	lsls	r3, r3, #23
 800b2ac:	2280      	movs	r2, #128	@ 0x80
 800b2ae:	0052      	lsls	r2, r2, #1
 800b2b0:	619a      	str	r2, [r3, #24]
    CS_L();
 800b2b2:	23a0      	movs	r3, #160	@ 0xa0
 800b2b4:	05db      	lsls	r3, r3, #23
 800b2b6:	2280      	movs	r2, #128	@ 0x80
 800b2b8:	0552      	lsls	r2, r2, #21
 800b2ba:	619a      	str	r2, [r3, #24]
    DEV_SPI_WriteByte(Data);
 800b2bc:	1dfb      	adds	r3, r7, #7
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	0018      	movs	r0, r3
 800b2c2:	f7ff ff67 	bl	800b194 <DEV_SPI_WriteByte>
    CS_H();
 800b2c6:	23a0      	movs	r3, #160	@ 0xa0
 800b2c8:	05db      	lsls	r3, r3, #23
 800b2ca:	2280      	movs	r2, #128	@ 0x80
 800b2cc:	0152      	lsls	r2, r2, #5
 800b2ce:	619a      	str	r2, [r3, #24]
}
 800b2d0:	46c0      	nop			@ (mov r8, r8)
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	b002      	add	sp, #8
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <EPD_1IN54_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
static void EPD_1IN54_V2_ReadBusy(void)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0

    uint32_t time1 = HAL_GetTick();
 800b2de:	f7fa fe31 	bl	8005f44 <HAL_GetTick>
 800b2e2:	0003      	movs	r3, r0
 800b2e4:	607b      	str	r3, [r7, #4]
    //	bool result = GPIOA->regs->IDR & 0x0004; //returns true if A2 is HIGH
    while (GPIOA->IDR & 0b0000001000000000)
 800b2e6:	e00c      	b.n	800b302 <EPD_1IN54_V2_ReadBusy+0x2a>
    { // A9, LOW = idle, HIGH = busy; DEV_Digital_Read(EPD_BUSY_PIN) == 1

        // Timeout check
        if ((HAL_GetTick() - time1) > timeout_value)
 800b2e8:	f7fa fe2c 	bl	8005f44 <HAL_GetTick>
 800b2ec:	0002      	movs	r2, r0
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	1ad3      	subs	r3, r2, r3
 800b2f2:	4a0a      	ldr	r2, [pc, #40]	@ (800b31c <EPD_1IN54_V2_ReadBusy+0x44>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d904      	bls.n	800b302 <EPD_1IN54_V2_ReadBusy+0x2a>
        {
            timeout_reset(__func__, __LINE__);
 800b2f8:	4b09      	ldr	r3, [pc, #36]	@ (800b320 <EPD_1IN54_V2_ReadBusy+0x48>)
 800b2fa:	218b      	movs	r1, #139	@ 0x8b
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f7f8 fd21 	bl	8003d44 <timeout_reset>
    while (GPIOA->IDR & 0b0000001000000000)
 800b302:	23a0      	movs	r3, #160	@ 0xa0
 800b304:	05db      	lsls	r3, r3, #23
 800b306:	691a      	ldr	r2, [r3, #16]
 800b308:	2380      	movs	r3, #128	@ 0x80
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4013      	ands	r3, r2
 800b30e:	d1eb      	bne.n	800b2e8 <EPD_1IN54_V2_ReadBusy+0x10>
        }
    }

    //DE_BUG("busy: %d\r\n", (HAL_GetTick() - time1));
}
 800b310:	46c0      	nop			@ (mov r8, r8)
 800b312:	46c0      	nop			@ (mov r8, r8)
 800b314:	46bd      	mov	sp, r7
 800b316:	b002      	add	sp, #8
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	46c0      	nop			@ (mov r8, r8)
 800b31c:	00000bb8 	.word	0x00000bb8
 800b320:	0801016c 	.word	0x0801016c

0800b324 <EPD_1IN54_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display full
parameter:
******************************************************************************/
static void EPD_1IN54_V2_TurnOnDisplay(void)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x22);
 800b328:	2022      	movs	r0, #34	@ 0x22
 800b32a:	f7ff ff99 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xc7);
 800b32e:	20c7      	movs	r0, #199	@ 0xc7
 800b330:	f7ff ffb4 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b334:	2020      	movs	r0, #32
 800b336:	f7ff ff93 	bl	800b260 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b33a:	f7ff ffcd 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_TurnOnDisplay: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */
}
 800b33e:	46c0      	nop			@ (mov r8, r8)
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <EPD_1IN54_V2_TurnOnDisplayPart>:
/******************************************************************************
function :	Turn On Display part
parameter:
******************************************************************************/
void EPD_1IN54_V2_TurnOnDisplayPart(void)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x22);
 800b348:	2022      	movs	r0, #34	@ 0x22
 800b34a:	f7ff ff89 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xcF);
 800b34e:	20cf      	movs	r0, #207	@ 0xcf
 800b350:	f7ff ffa4 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b354:	2020      	movs	r0, #32
 800b356:	f7ff ff83 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    // Wakeup Time Base = 8 /(32768)  = 0.244 ms
    // Wakeup Time = 0.244 ms  * WakeUpCounter
    // WakeUpCounter = Wakeup Time / (0.244 ms => 570ms /0.244ms=2336=0x920) /// 500/0.244ms=2049
    //	#define SHORT_WUT_WUTR               ((uint32_t)2336)     /* 570 ms -> WUTR = 1163 */

    enter_stop2(2330, LL_RTC_WAKEUPCLOCK_DIV_8);
 800b35a:	4b05      	ldr	r3, [pc, #20]	@ (800b370 <EPD_1IN54_V2_TurnOnDisplayPart+0x2c>)
 800b35c:	2101      	movs	r1, #1
 800b35e:	0018      	movs	r0, r3
 800b360:	f7f8 f9a4 	bl	80036ac <enter_stop2>

    //  *********************   End S L E E P  571 ms !  *********************

    EPD_1IN54_V2_ReadBusy();
 800b364:	f7ff ffb8 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
}
 800b368:	46c0      	nop			@ (mov r8, r8)
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	46c0      	nop			@ (mov r8, r8)
 800b370:	0000091a 	.word	0x0000091a

0800b374 <EPD_1IN54_V2_Lut>:

static void EPD_1IN54_V2_Lut(UBYTE *lut)
{
 800b374:	b590      	push	{r4, r7, lr}
 800b376:	b085      	sub	sp, #20
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
    EPD_1IN54_V2_SendCommand(0x32);
 800b37c:	2032      	movs	r0, #50	@ 0x32
 800b37e:	f7ff ff6f 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    for (UBYTE i = 0; i < 153; i++)
 800b382:	230f      	movs	r3, #15
 800b384:	18fb      	adds	r3, r7, r3
 800b386:	2200      	movs	r2, #0
 800b388:	701a      	strb	r2, [r3, #0]
 800b38a:	e00d      	b.n	800b3a8 <EPD_1IN54_V2_Lut+0x34>
        EPD_1IN54_V2_SendData(lut[i]);
 800b38c:	240f      	movs	r4, #15
 800b38e:	193b      	adds	r3, r7, r4
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	18d3      	adds	r3, r2, r3
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	0018      	movs	r0, r3
 800b39a:	f7ff ff7f 	bl	800b29c <EPD_1IN54_V2_SendData>
    for (UBYTE i = 0; i < 153; i++)
 800b39e:	193b      	adds	r3, r7, r4
 800b3a0:	781a      	ldrb	r2, [r3, #0]
 800b3a2:	193b      	adds	r3, r7, r4
 800b3a4:	3201      	adds	r2, #1
 800b3a6:	701a      	strb	r2, [r3, #0]
 800b3a8:	230f      	movs	r3, #15
 800b3aa:	18fb      	adds	r3, r7, r3
 800b3ac:	781b      	ldrb	r3, [r3, #0]
 800b3ae:	2b98      	cmp	r3, #152	@ 0x98
 800b3b0:	d9ec      	bls.n	800b38c <EPD_1IN54_V2_Lut+0x18>


}
 800b3b2:	46c0      	nop			@ (mov r8, r8)
 800b3b4:	46c0      	nop			@ (mov r8, r8)
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	b005      	add	sp, #20
 800b3ba:	bd90      	pop	{r4, r7, pc}

0800b3bc <EPD_1IN54_V2_SetLut>:

static void EPD_1IN54_V2_SetLut(UBYTE *lut)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
    EPD_1IN54_V2_Lut(lut);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	0018      	movs	r0, r3
 800b3c8:	f7ff ffd4 	bl	800b374 <EPD_1IN54_V2_Lut>

    EPD_1IN54_V2_SendCommand(0x3f);
 800b3cc:	203f      	movs	r0, #63	@ 0x3f
 800b3ce:	f7ff ff47 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[153]);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	3399      	adds	r3, #153	@ 0x99
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	0018      	movs	r0, r3
 800b3da:	f7ff ff5f 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x03);
 800b3de:	2003      	movs	r0, #3
 800b3e0:	f7ff ff3e 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[154]);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	339a      	adds	r3, #154	@ 0x9a
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	0018      	movs	r0, r3
 800b3ec:	f7ff ff56 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x04);
 800b3f0:	2004      	movs	r0, #4
 800b3f2:	f7ff ff35 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[155]);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	339b      	adds	r3, #155	@ 0x9b
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	0018      	movs	r0, r3
 800b3fe:	f7ff ff4d 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(lut[156]);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	339c      	adds	r3, #156	@ 0x9c
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	0018      	movs	r0, r3
 800b40a:	f7ff ff47 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(lut[157]);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	339d      	adds	r3, #157	@ 0x9d
 800b412:	781b      	ldrb	r3, [r3, #0]
 800b414:	0018      	movs	r0, r3
 800b416:	f7ff ff41 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x2c);
 800b41a:	202c      	movs	r0, #44	@ 0x2c
 800b41c:	f7ff ff20 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[158]);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	339e      	adds	r3, #158	@ 0x9e
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	0018      	movs	r0, r3
 800b428:	f7ff ff38 	bl	800b29c <EPD_1IN54_V2_SendData>
}
 800b42c:	46c0      	nop			@ (mov r8, r8)
 800b42e:	46bd      	mov	sp, r7
 800b430:	b002      	add	sp, #8
 800b432:	bd80      	pop	{r7, pc}

0800b434 <EPD_1IN54_V2_SetWindows>:

static void EPD_1IN54_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 800b434:	b5b0      	push	{r4, r5, r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	0005      	movs	r5, r0
 800b43c:	000c      	movs	r4, r1
 800b43e:	0010      	movs	r0, r2
 800b440:	0019      	movs	r1, r3
 800b442:	1dbb      	adds	r3, r7, #6
 800b444:	1c2a      	adds	r2, r5, #0
 800b446:	801a      	strh	r2, [r3, #0]
 800b448:	1d3b      	adds	r3, r7, #4
 800b44a:	1c22      	adds	r2, r4, #0
 800b44c:	801a      	strh	r2, [r3, #0]
 800b44e:	1cbb      	adds	r3, r7, #2
 800b450:	1c02      	adds	r2, r0, #0
 800b452:	801a      	strh	r2, [r3, #0]
 800b454:	003b      	movs	r3, r7
 800b456:	1c0a      	adds	r2, r1, #0
 800b458:	801a      	strh	r2, [r3, #0]
    EPD_1IN54_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 800b45a:	2044      	movs	r0, #68	@ 0x44
 800b45c:	f7ff ff00 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData((Xstart >> 3) & 0xFF);
 800b460:	1dbb      	adds	r3, r7, #6
 800b462:	881b      	ldrh	r3, [r3, #0]
 800b464:	08db      	lsrs	r3, r3, #3
 800b466:	b29b      	uxth	r3, r3
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	0018      	movs	r0, r3
 800b46c:	f7ff ff16 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Xend >> 3) & 0xFF);
 800b470:	1cbb      	adds	r3, r7, #2
 800b472:	881b      	ldrh	r3, [r3, #0]
 800b474:	08db      	lsrs	r3, r3, #3
 800b476:	b29b      	uxth	r3, r3
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	0018      	movs	r0, r3
 800b47c:	f7ff ff0e 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 800b480:	2045      	movs	r0, #69	@ 0x45
 800b482:	f7ff feed 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Ystart & 0xFF);
 800b486:	1d3b      	adds	r3, r7, #4
 800b488:	881b      	ldrh	r3, [r3, #0]
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	0018      	movs	r0, r3
 800b48e:	f7ff ff05 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Ystart >> 8) & 0xFF);
 800b492:	1d3b      	adds	r3, r7, #4
 800b494:	881b      	ldrh	r3, [r3, #0]
 800b496:	0a1b      	lsrs	r3, r3, #8
 800b498:	b29b      	uxth	r3, r3
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	0018      	movs	r0, r3
 800b49e:	f7ff fefd 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(Yend & 0xFF);
 800b4a2:	003b      	movs	r3, r7
 800b4a4:	881b      	ldrh	r3, [r3, #0]
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	f7ff fef7 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Yend >> 8) & 0xFF);
 800b4ae:	003b      	movs	r3, r7
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	0a1b      	lsrs	r3, r3, #8
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	0018      	movs	r0, r3
 800b4ba:	f7ff feef 	bl	800b29c <EPD_1IN54_V2_SendData>
}
 800b4be:	46c0      	nop			@ (mov r8, r8)
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	b002      	add	sp, #8
 800b4c4:	bdb0      	pop	{r4, r5, r7, pc}

0800b4c6 <EPD_1IN54_V2_SetCursor>:

static void EPD_1IN54_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b082      	sub	sp, #8
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	0002      	movs	r2, r0
 800b4ce:	1dbb      	adds	r3, r7, #6
 800b4d0:	801a      	strh	r2, [r3, #0]
 800b4d2:	1d3b      	adds	r3, r7, #4
 800b4d4:	1c0a      	adds	r2, r1, #0
 800b4d6:	801a      	strh	r2, [r3, #0]
    EPD_1IN54_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 800b4d8:	204e      	movs	r0, #78	@ 0x4e
 800b4da:	f7ff fec1 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Xstart & 0xFF);
 800b4de:	1dbb      	adds	r3, r7, #6
 800b4e0:	881b      	ldrh	r3, [r3, #0]
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	f7ff fed9 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 800b4ea:	204f      	movs	r0, #79	@ 0x4f
 800b4ec:	f7ff feb8 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Ystart & 0xFF);
 800b4f0:	1d3b      	adds	r3, r7, #4
 800b4f2:	881b      	ldrh	r3, [r3, #0]
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	0018      	movs	r0, r3
 800b4f8:	f7ff fed0 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Ystart >> 8) & 0xFF);
 800b4fc:	1d3b      	adds	r3, r7, #4
 800b4fe:	881b      	ldrh	r3, [r3, #0]
 800b500:	0a1b      	lsrs	r3, r3, #8
 800b502:	b29b      	uxth	r3, r3
 800b504:	b2db      	uxtb	r3, r3
 800b506:	0018      	movs	r0, r3
 800b508:	f7ff fec8 	bl	800b29c <EPD_1IN54_V2_SendData>
}
 800b50c:	46c0      	nop			@ (mov r8, r8)
 800b50e:	46bd      	mov	sp, r7
 800b510:	b002      	add	sp, #8
 800b512:	bd80      	pop	{r7, pc}

0800b514 <EPD_1IN54_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init(void)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_Reset();
 800b518:	f7ff fe8b 	bl	800b232 <EPD_1IN54_V2_Reset>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b51c:	f7ff fedc 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-1: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SendCommand(0x12); // SWRESET
 800b520:	2012      	movs	r0, #18
 800b522:	f7ff fe9d 	bl	800b260 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b526:	f7ff fed7 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-2: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SendCommand(0x01); // Driver output control
 800b52a:	2001      	movs	r0, #1
 800b52c:	f7ff fe98 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xC7);
 800b530:	20c7      	movs	r0, #199	@ 0xc7
 800b532:	f7ff feb3 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b536:	2000      	movs	r0, #0
 800b538:	f7ff feb0 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x01);
 800b53c:	2001      	movs	r0, #1
 800b53e:	f7ff fead 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x11); // data entry mode
 800b542:	2011      	movs	r0, #17
 800b544:	f7ff fe8c 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b548:	2001      	movs	r0, #1
 800b54a:	f7ff fea7 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SetWindows(0, EPD_1IN54_V2_HEIGHT - 1, EPD_1IN54_V2_WIDTH - 1, 0);
 800b54e:	2300      	movs	r3, #0
 800b550:	22c7      	movs	r2, #199	@ 0xc7
 800b552:	21c7      	movs	r1, #199	@ 0xc7
 800b554:	2000      	movs	r0, #0
 800b556:	f7ff ff6d 	bl	800b434 <EPD_1IN54_V2_SetWindows>

    EPD_1IN54_V2_SendCommand(0x3C); // BorderWavefrom
 800b55a:	203c      	movs	r0, #60	@ 0x3c
 800b55c:	f7ff fe80 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b560:	2001      	movs	r0, #1
 800b562:	f7ff fe9b 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x18);
 800b566:	2018      	movs	r0, #24
 800b568:	f7ff fe7a 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x80);
 800b56c:	2080      	movs	r0, #128	@ 0x80
 800b56e:	f7ff fe95 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x22); // Load Temperature and waveform setting.
 800b572:	2022      	movs	r0, #34	@ 0x22
 800b574:	f7ff fe74 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0XB1);
 800b578:	20b1      	movs	r0, #177	@ 0xb1
 800b57a:	f7ff fe8f 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b57e:	2020      	movs	r0, #32
 800b580:	f7ff fe6e 	bl	800b260 <EPD_1IN54_V2_SendCommand>

    EPD_1IN54_V2_SetCursor(0, EPD_1IN54_V2_HEIGHT - 1);
 800b584:	21c7      	movs	r1, #199	@ 0xc7
 800b586:	2000      	movs	r0, #0
 800b588:	f7ff ff9d 	bl	800b4c6 <EPD_1IN54_V2_SetCursor>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b58c:	f7ff fea4 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-3: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_Full_1IN54);
 800b590:	4b03      	ldr	r3, [pc, #12]	@ (800b5a0 <EPD_1IN54_V2_Init+0x8c>)
 800b592:	0018      	movs	r0, r3
 800b594:	f7ff ff12 	bl	800b3bc <EPD_1IN54_V2_SetLut>
}
 800b598:	46c0      	nop			@ (mov r8, r8)
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	46c0      	nop			@ (mov r8, r8)
 800b5a0:	20000010 	.word	0x20000010

0800b5a4 <EPD_1IN54_V2_Init_Partial>:
/******************************************************************************
function :	Initialize the e-Paper register (Partial display)
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init_Partial(void)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_Reset();
 800b5a8:	f7ff fe43 	bl	800b232 <EPD_1IN54_V2_Reset>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b5ac:	f7ff fe94 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init_Partial-1: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_PARTIAL_1IN54_0);
 800b5b0:	4b1c      	ldr	r3, [pc, #112]	@ (800b624 <EPD_1IN54_V2_Init_Partial+0x80>)
 800b5b2:	0018      	movs	r0, r3
 800b5b4:	f7ff ff02 	bl	800b3bc <EPD_1IN54_V2_SetLut>
    EPD_1IN54_V2_SendCommand(0x37);
 800b5b8:	2037      	movs	r0, #55	@ 0x37
 800b5ba:	f7ff fe51 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x00);
 800b5be:	2000      	movs	r0, #0
 800b5c0:	f7ff fe6c 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	f7ff fe69 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5ca:	2000      	movs	r0, #0
 800b5cc:	f7ff fe66 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5d0:	2000      	movs	r0, #0
 800b5d2:	f7ff fe63 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5d6:	2000      	movs	r0, #0
 800b5d8:	f7ff fe60 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x40);
 800b5dc:	2040      	movs	r0, #64	@ 0x40
 800b5de:	f7ff fe5d 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5e2:	2000      	movs	r0, #0
 800b5e4:	f7ff fe5a 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5e8:	2000      	movs	r0, #0
 800b5ea:	f7ff fe57 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5ee:	2000      	movs	r0, #0
 800b5f0:	f7ff fe54 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	f7ff fe51 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x3C); // BorderWavefrom
 800b5fa:	203c      	movs	r0, #60	@ 0x3c
 800b5fc:	f7ff fe30 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x80);
 800b600:	2080      	movs	r0, #128	@ 0x80
 800b602:	f7ff fe4b 	bl	800b29c <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x22);
 800b606:	2022      	movs	r0, #34	@ 0x22
 800b608:	f7ff fe2a 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xc0);
 800b60c:	20c0      	movs	r0, #192	@ 0xc0
 800b60e:	f7ff fe45 	bl	800b29c <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b612:	2020      	movs	r0, #32
 800b614:	f7ff fe24 	bl	800b260 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b618:	f7ff fe5e 	bl	800b2d8 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("###  EPD_1IN54_V2_Init_Partial-2: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */
}
 800b61c:	46c0      	nop			@ (mov r8, r8)
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}
 800b622:	46c0      	nop			@ (mov r8, r8)
 800b624:	200000b0 	.word	0x200000b0

0800b628 <EPD_1IN54_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_Display(UBYTE *Image)
{
 800b628:	b590      	push	{r4, r7, lr}
 800b62a:	b087      	sub	sp, #28
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b630:	2312      	movs	r3, #18
 800b632:	18fb      	adds	r3, r7, r3
 800b634:	2219      	movs	r2, #25
 800b636:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b638:	2310      	movs	r3, #16
 800b63a:	18fb      	adds	r3, r7, r3
 800b63c:	22c8      	movs	r2, #200	@ 0xc8
 800b63e:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b640:	2300      	movs	r3, #0
 800b642:	60fb      	str	r3, [r7, #12]
    EPD_1IN54_V2_SendCommand(0x24);
 800b644:	2024      	movs	r0, #36	@ 0x24
 800b646:	f7ff fe0b 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b64a:	2316      	movs	r3, #22
 800b64c:	18fb      	adds	r3, r7, r3
 800b64e:	2200      	movs	r2, #0
 800b650:	801a      	strh	r2, [r3, #0]
 800b652:	e02a      	b.n	800b6aa <EPD_1IN54_V2_Display+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b654:	2314      	movs	r3, #20
 800b656:	18fb      	adds	r3, r7, r3
 800b658:	2200      	movs	r2, #0
 800b65a:	801a      	strh	r2, [r3, #0]
 800b65c:	e017      	b.n	800b68e <EPD_1IN54_V2_Display+0x66>
        {
            Addr = i + j * Width;
 800b65e:	2414      	movs	r4, #20
 800b660:	193b      	adds	r3, r7, r4
 800b662:	881a      	ldrh	r2, [r3, #0]
 800b664:	2316      	movs	r3, #22
 800b666:	18fb      	adds	r3, r7, r3
 800b668:	881b      	ldrh	r3, [r3, #0]
 800b66a:	2112      	movs	r1, #18
 800b66c:	1879      	adds	r1, r7, r1
 800b66e:	8809      	ldrh	r1, [r1, #0]
 800b670:	434b      	muls	r3, r1
 800b672:	18d3      	adds	r3, r2, r3
 800b674:	60fb      	str	r3, [r7, #12]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	18d3      	adds	r3, r2, r3
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	0018      	movs	r0, r3
 800b680:	f7ff fe0c 	bl	800b29c <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b684:	193b      	adds	r3, r7, r4
 800b686:	881a      	ldrh	r2, [r3, #0]
 800b688:	193b      	adds	r3, r7, r4
 800b68a:	3201      	adds	r2, #1
 800b68c:	801a      	strh	r2, [r3, #0]
 800b68e:	2314      	movs	r3, #20
 800b690:	18fa      	adds	r2, r7, r3
 800b692:	2312      	movs	r3, #18
 800b694:	18fb      	adds	r3, r7, r3
 800b696:	8812      	ldrh	r2, [r2, #0]
 800b698:	881b      	ldrh	r3, [r3, #0]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d3df      	bcc.n	800b65e <EPD_1IN54_V2_Display+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b69e:	2116      	movs	r1, #22
 800b6a0:	187b      	adds	r3, r7, r1
 800b6a2:	881a      	ldrh	r2, [r3, #0]
 800b6a4:	187b      	adds	r3, r7, r1
 800b6a6:	3201      	adds	r2, #1
 800b6a8:	801a      	strh	r2, [r3, #0]
 800b6aa:	2316      	movs	r3, #22
 800b6ac:	18fa      	adds	r2, r7, r3
 800b6ae:	2310      	movs	r3, #16
 800b6b0:	18fb      	adds	r3, r7, r3
 800b6b2:	8812      	ldrh	r2, [r2, #0]
 800b6b4:	881b      	ldrh	r3, [r3, #0]
 800b6b6:	429a      	cmp	r2, r3
 800b6b8:	d3cc      	bcc.n	800b654 <EPD_1IN54_V2_Display+0x2c>
        }
    }
    EPD_1IN54_V2_TurnOnDisplay();
 800b6ba:	f7ff fe33 	bl	800b324 <EPD_1IN54_V2_TurnOnDisplay>
}
 800b6be:	46c0      	nop			@ (mov r8, r8)
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	b007      	add	sp, #28
 800b6c4:	bd90      	pop	{r4, r7, pc}

0800b6c6 <EPD_1IN54_V2_DisplayPartBaseImage>:
function :	 The image of the previous frame must be uploaded, otherwise the
                 first few seconds will display an exception.
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPartBaseImage(UBYTE *Image)
{
 800b6c6:	b590      	push	{r4, r7, lr}
 800b6c8:	b087      	sub	sp, #28
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b6ce:	230e      	movs	r3, #14
 800b6d0:	18fb      	adds	r3, r7, r3
 800b6d2:	2219      	movs	r2, #25
 800b6d4:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b6d6:	230c      	movs	r3, #12
 800b6d8:	18fb      	adds	r3, r7, r3
 800b6da:	22c8      	movs	r2, #200	@ 0xc8
 800b6dc:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	60bb      	str	r3, [r7, #8]
    EPD_1IN54_V2_SendCommand(0x24);
 800b6e2:	2024      	movs	r0, #36	@ 0x24
 800b6e4:	f7ff fdbc 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b6e8:	2316      	movs	r3, #22
 800b6ea:	18fb      	adds	r3, r7, r3
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	801a      	strh	r2, [r3, #0]
 800b6f0:	e02a      	b.n	800b748 <EPD_1IN54_V2_DisplayPartBaseImage+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b6f2:	2314      	movs	r3, #20
 800b6f4:	18fb      	adds	r3, r7, r3
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	801a      	strh	r2, [r3, #0]
 800b6fa:	e017      	b.n	800b72c <EPD_1IN54_V2_DisplayPartBaseImage+0x66>
        {
            Addr = i + j * Width;
 800b6fc:	2414      	movs	r4, #20
 800b6fe:	193b      	adds	r3, r7, r4
 800b700:	881a      	ldrh	r2, [r3, #0]
 800b702:	2316      	movs	r3, #22
 800b704:	18fb      	adds	r3, r7, r3
 800b706:	881b      	ldrh	r3, [r3, #0]
 800b708:	210e      	movs	r1, #14
 800b70a:	1879      	adds	r1, r7, r1
 800b70c:	8809      	ldrh	r1, [r1, #0]
 800b70e:	434b      	muls	r3, r1
 800b710:	18d3      	adds	r3, r2, r3
 800b712:	60bb      	str	r3, [r7, #8]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b714:	687a      	ldr	r2, [r7, #4]
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	18d3      	adds	r3, r2, r3
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	0018      	movs	r0, r3
 800b71e:	f7ff fdbd 	bl	800b29c <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b722:	193b      	adds	r3, r7, r4
 800b724:	881a      	ldrh	r2, [r3, #0]
 800b726:	193b      	adds	r3, r7, r4
 800b728:	3201      	adds	r2, #1
 800b72a:	801a      	strh	r2, [r3, #0]
 800b72c:	2314      	movs	r3, #20
 800b72e:	18fa      	adds	r2, r7, r3
 800b730:	230e      	movs	r3, #14
 800b732:	18fb      	adds	r3, r7, r3
 800b734:	8812      	ldrh	r2, [r2, #0]
 800b736:	881b      	ldrh	r3, [r3, #0]
 800b738:	429a      	cmp	r2, r3
 800b73a:	d3df      	bcc.n	800b6fc <EPD_1IN54_V2_DisplayPartBaseImage+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b73c:	2116      	movs	r1, #22
 800b73e:	187b      	adds	r3, r7, r1
 800b740:	881a      	ldrh	r2, [r3, #0]
 800b742:	187b      	adds	r3, r7, r1
 800b744:	3201      	adds	r2, #1
 800b746:	801a      	strh	r2, [r3, #0]
 800b748:	2316      	movs	r3, #22
 800b74a:	18fa      	adds	r2, r7, r3
 800b74c:	230c      	movs	r3, #12
 800b74e:	18fb      	adds	r3, r7, r3
 800b750:	8812      	ldrh	r2, [r2, #0]
 800b752:	881b      	ldrh	r3, [r3, #0]
 800b754:	429a      	cmp	r2, r3
 800b756:	d3cc      	bcc.n	800b6f2 <EPD_1IN54_V2_DisplayPartBaseImage+0x2c>
        }
    }
    EPD_1IN54_V2_SendCommand(0x26);
 800b758:	2026      	movs	r0, #38	@ 0x26
 800b75a:	f7ff fd81 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b75e:	2312      	movs	r3, #18
 800b760:	18fb      	adds	r3, r7, r3
 800b762:	2200      	movs	r2, #0
 800b764:	801a      	strh	r2, [r3, #0]
 800b766:	e02a      	b.n	800b7be <EPD_1IN54_V2_DisplayPartBaseImage+0xf8>
    {
        for (UWORD i = 0; i < Width; i++)
 800b768:	2310      	movs	r3, #16
 800b76a:	18fb      	adds	r3, r7, r3
 800b76c:	2200      	movs	r2, #0
 800b76e:	801a      	strh	r2, [r3, #0]
 800b770:	e017      	b.n	800b7a2 <EPD_1IN54_V2_DisplayPartBaseImage+0xdc>
        {
            Addr = i + j * Width;
 800b772:	2410      	movs	r4, #16
 800b774:	193b      	adds	r3, r7, r4
 800b776:	881a      	ldrh	r2, [r3, #0]
 800b778:	2312      	movs	r3, #18
 800b77a:	18fb      	adds	r3, r7, r3
 800b77c:	881b      	ldrh	r3, [r3, #0]
 800b77e:	210e      	movs	r1, #14
 800b780:	1879      	adds	r1, r7, r1
 800b782:	8809      	ldrh	r1, [r1, #0]
 800b784:	434b      	muls	r3, r1
 800b786:	18d3      	adds	r3, r2, r3
 800b788:	60bb      	str	r3, [r7, #8]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b78a:	687a      	ldr	r2, [r7, #4]
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	18d3      	adds	r3, r2, r3
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	0018      	movs	r0, r3
 800b794:	f7ff fd82 	bl	800b29c <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b798:	193b      	adds	r3, r7, r4
 800b79a:	881a      	ldrh	r2, [r3, #0]
 800b79c:	193b      	adds	r3, r7, r4
 800b79e:	3201      	adds	r2, #1
 800b7a0:	801a      	strh	r2, [r3, #0]
 800b7a2:	2310      	movs	r3, #16
 800b7a4:	18fa      	adds	r2, r7, r3
 800b7a6:	230e      	movs	r3, #14
 800b7a8:	18fb      	adds	r3, r7, r3
 800b7aa:	8812      	ldrh	r2, [r2, #0]
 800b7ac:	881b      	ldrh	r3, [r3, #0]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d3df      	bcc.n	800b772 <EPD_1IN54_V2_DisplayPartBaseImage+0xac>
    for (UWORD j = 0; j < Height; j++)
 800b7b2:	2112      	movs	r1, #18
 800b7b4:	187b      	adds	r3, r7, r1
 800b7b6:	881a      	ldrh	r2, [r3, #0]
 800b7b8:	187b      	adds	r3, r7, r1
 800b7ba:	3201      	adds	r2, #1
 800b7bc:	801a      	strh	r2, [r3, #0]
 800b7be:	2312      	movs	r3, #18
 800b7c0:	18fa      	adds	r2, r7, r3
 800b7c2:	230c      	movs	r3, #12
 800b7c4:	18fb      	adds	r3, r7, r3
 800b7c6:	8812      	ldrh	r2, [r2, #0]
 800b7c8:	881b      	ldrh	r3, [r3, #0]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d3cc      	bcc.n	800b768 <EPD_1IN54_V2_DisplayPartBaseImage+0xa2>
        }
    }
    EPD_1IN54_V2_TurnOnDisplayPart();
 800b7ce:	f7ff fdb9 	bl	800b344 <EPD_1IN54_V2_TurnOnDisplayPart>
}
 800b7d2:	46c0      	nop			@ (mov r8, r8)
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	b007      	add	sp, #28
 800b7d8:	bd90      	pop	{r4, r7, pc}

0800b7da <EPD_1IN54_V2_DisplayPart>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPart(UBYTE *Image)
{
 800b7da:	b590      	push	{r4, r7, lr}
 800b7dc:	b087      	sub	sp, #28
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b7e2:	2312      	movs	r3, #18
 800b7e4:	18fb      	adds	r3, r7, r3
 800b7e6:	2219      	movs	r2, #25
 800b7e8:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b7ea:	2310      	movs	r3, #16
 800b7ec:	18fb      	adds	r3, r7, r3
 800b7ee:	22c8      	movs	r2, #200	@ 0xc8
 800b7f0:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	60fb      	str	r3, [r7, #12]
    EPD_1IN54_V2_SendCommand(0x24);
 800b7f6:	2024      	movs	r0, #36	@ 0x24
 800b7f8:	f7ff fd32 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b7fc:	2316      	movs	r3, #22
 800b7fe:	18fb      	adds	r3, r7, r3
 800b800:	2200      	movs	r2, #0
 800b802:	801a      	strh	r2, [r3, #0]
 800b804:	e02a      	b.n	800b85c <EPD_1IN54_V2_DisplayPart+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b806:	2314      	movs	r3, #20
 800b808:	18fb      	adds	r3, r7, r3
 800b80a:	2200      	movs	r2, #0
 800b80c:	801a      	strh	r2, [r3, #0]
 800b80e:	e017      	b.n	800b840 <EPD_1IN54_V2_DisplayPart+0x66>
        {
            Addr = i + j * Width;
 800b810:	2414      	movs	r4, #20
 800b812:	193b      	adds	r3, r7, r4
 800b814:	881a      	ldrh	r2, [r3, #0]
 800b816:	2316      	movs	r3, #22
 800b818:	18fb      	adds	r3, r7, r3
 800b81a:	881b      	ldrh	r3, [r3, #0]
 800b81c:	2112      	movs	r1, #18
 800b81e:	1879      	adds	r1, r7, r1
 800b820:	8809      	ldrh	r1, [r1, #0]
 800b822:	434b      	muls	r3, r1
 800b824:	18d3      	adds	r3, r2, r3
 800b826:	60fb      	str	r3, [r7, #12]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b828:	687a      	ldr	r2, [r7, #4]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	18d3      	adds	r3, r2, r3
 800b82e:	781b      	ldrb	r3, [r3, #0]
 800b830:	0018      	movs	r0, r3
 800b832:	f7ff fd33 	bl	800b29c <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b836:	193b      	adds	r3, r7, r4
 800b838:	881a      	ldrh	r2, [r3, #0]
 800b83a:	193b      	adds	r3, r7, r4
 800b83c:	3201      	adds	r2, #1
 800b83e:	801a      	strh	r2, [r3, #0]
 800b840:	2314      	movs	r3, #20
 800b842:	18fa      	adds	r2, r7, r3
 800b844:	2312      	movs	r3, #18
 800b846:	18fb      	adds	r3, r7, r3
 800b848:	8812      	ldrh	r2, [r2, #0]
 800b84a:	881b      	ldrh	r3, [r3, #0]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d3df      	bcc.n	800b810 <EPD_1IN54_V2_DisplayPart+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b850:	2116      	movs	r1, #22
 800b852:	187b      	adds	r3, r7, r1
 800b854:	881a      	ldrh	r2, [r3, #0]
 800b856:	187b      	adds	r3, r7, r1
 800b858:	3201      	adds	r2, #1
 800b85a:	801a      	strh	r2, [r3, #0]
 800b85c:	2316      	movs	r3, #22
 800b85e:	18fa      	adds	r2, r7, r3
 800b860:	2310      	movs	r3, #16
 800b862:	18fb      	adds	r3, r7, r3
 800b864:	8812      	ldrh	r2, [r2, #0]
 800b866:	881b      	ldrh	r3, [r3, #0]
 800b868:	429a      	cmp	r2, r3
 800b86a:	d3cc      	bcc.n	800b806 <EPD_1IN54_V2_DisplayPart+0x2c>
        }
    }

    EPD_1IN54_V2_TurnOnDisplayPart();
 800b86c:	f7ff fd6a 	bl	800b344 <EPD_1IN54_V2_TurnOnDisplayPart>
}
 800b870:	46c0      	nop			@ (mov r8, r8)
 800b872:	46bd      	mov	sp, r7
 800b874:	b007      	add	sp, #28
 800b876:	bd90      	pop	{r4, r7, pc}

0800b878 <EPD_1IN54_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_1IN54_V2_Sleep(void)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x10); // enter deep sleep
 800b87c:	2010      	movs	r0, #16
 800b87e:	f7ff fcef 	bl	800b260 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b882:	2001      	movs	r0, #1
 800b884:	f7ff fd0a 	bl	800b29c <EPD_1IN54_V2_SendData>
    //    DEV_Delay_ms(100);
}
 800b888:	46c0      	nop			@ (mov r8, r8)
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
	...

0800b890 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800b890:	b5b0      	push	{r4, r5, r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	60f8      	str	r0, [r7, #12]
 800b898:	000c      	movs	r4, r1
 800b89a:	0010      	movs	r0, r2
 800b89c:	0019      	movs	r1, r3
 800b89e:	250a      	movs	r5, #10
 800b8a0:	197b      	adds	r3, r7, r5
 800b8a2:	1c22      	adds	r2, r4, #0
 800b8a4:	801a      	strh	r2, [r3, #0]
 800b8a6:	2408      	movs	r4, #8
 800b8a8:	193b      	adds	r3, r7, r4
 800b8aa:	1c02      	adds	r2, r0, #0
 800b8ac:	801a      	strh	r2, [r3, #0]
 800b8ae:	1dbb      	adds	r3, r7, #6
 800b8b0:	1c0a      	adds	r2, r1, #0
 800b8b2:	801a      	strh	r2, [r3, #0]
    Paint.Image = NULL;
 800b8b4:	4b2c      	ldr	r3, [pc, #176]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 800b8ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	601a      	str	r2, [r3, #0]

    Paint.WidthMemory = Width;
 800b8c0:	4b29      	ldr	r3, [pc, #164]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8c2:	0029      	movs	r1, r5
 800b8c4:	187a      	adds	r2, r7, r1
 800b8c6:	8812      	ldrh	r2, [r2, #0]
 800b8c8:	811a      	strh	r2, [r3, #8]
    Paint.HeightMemory = Height;
 800b8ca:	4b27      	ldr	r3, [pc, #156]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8cc:	193a      	adds	r2, r7, r4
 800b8ce:	8812      	ldrh	r2, [r2, #0]
 800b8d0:	815a      	strh	r2, [r3, #10]
    Paint.Color = Color;
 800b8d2:	4a25      	ldr	r2, [pc, #148]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8d4:	2320      	movs	r3, #32
 800b8d6:	18fb      	adds	r3, r7, r3
 800b8d8:	881b      	ldrh	r3, [r3, #0]
 800b8da:	8193      	strh	r3, [r2, #12]
    Paint.Scale = 2;
 800b8dc:	4b22      	ldr	r3, [pc, #136]	@ (800b968 <Paint_NewImage+0xd8>)
 800b8de:	2202      	movs	r2, #2
 800b8e0:	82da      	strh	r2, [r3, #22]

    Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 800b8e2:	187b      	adds	r3, r7, r1
 800b8e4:	881b      	ldrh	r3, [r3, #0]
 800b8e6:	2207      	movs	r2, #7
 800b8e8:	4013      	ands	r3, r2
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d104      	bne.n	800b8fa <Paint_NewImage+0x6a>
 800b8f0:	187b      	adds	r3, r7, r1
 800b8f2:	881b      	ldrh	r3, [r3, #0]
 800b8f4:	08db      	lsrs	r3, r3, #3
 800b8f6:	b29b      	uxth	r3, r3
 800b8f8:	e006      	b.n	800b908 <Paint_NewImage+0x78>
 800b8fa:	230a      	movs	r3, #10
 800b8fc:	18fb      	adds	r3, r7, r3
 800b8fe:	881b      	ldrh	r3, [r3, #0]
 800b900:	08db      	lsrs	r3, r3, #3
 800b902:	b29b      	uxth	r3, r3
 800b904:	3301      	adds	r3, #1
 800b906:	b29b      	uxth	r3, r3
 800b908:	4a17      	ldr	r2, [pc, #92]	@ (800b968 <Paint_NewImage+0xd8>)
 800b90a:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;
 800b90c:	4b16      	ldr	r3, [pc, #88]	@ (800b968 <Paint_NewImage+0xd8>)
 800b90e:	2208      	movs	r2, #8
 800b910:	18ba      	adds	r2, r7, r2
 800b912:	8812      	ldrh	r2, [r2, #0]
 800b914:	829a      	strh	r2, [r3, #20]
    //    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
    //    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);

    Paint.Rotate = Rotate;
 800b916:	4b14      	ldr	r3, [pc, #80]	@ (800b968 <Paint_NewImage+0xd8>)
 800b918:	1dba      	adds	r2, r7, #6
 800b91a:	8812      	ldrh	r2, [r2, #0]
 800b91c:	81da      	strh	r2, [r3, #14]
    Paint.Mirror = MIRROR_NONE;
 800b91e:	4b12      	ldr	r3, [pc, #72]	@ (800b968 <Paint_NewImage+0xd8>)
 800b920:	2200      	movs	r2, #0
 800b922:	821a      	strh	r2, [r3, #16]

    if (Rotate == ROTATE_0 || Rotate == ROTATE_180)
 800b924:	1dbb      	adds	r3, r7, #6
 800b926:	881b      	ldrh	r3, [r3, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d003      	beq.n	800b934 <Paint_NewImage+0xa4>
 800b92c:	1dbb      	adds	r3, r7, #6
 800b92e:	881b      	ldrh	r3, [r3, #0]
 800b930:	2bb4      	cmp	r3, #180	@ 0xb4
 800b932:	d10a      	bne.n	800b94a <Paint_NewImage+0xba>
    {
        Paint.Width = Width;
 800b934:	4b0c      	ldr	r3, [pc, #48]	@ (800b968 <Paint_NewImage+0xd8>)
 800b936:	220a      	movs	r2, #10
 800b938:	18ba      	adds	r2, r7, r2
 800b93a:	8812      	ldrh	r2, [r2, #0]
 800b93c:	809a      	strh	r2, [r3, #4]
        Paint.Height = Height;
 800b93e:	4b0a      	ldr	r3, [pc, #40]	@ (800b968 <Paint_NewImage+0xd8>)
 800b940:	2208      	movs	r2, #8
 800b942:	18ba      	adds	r2, r7, r2
 800b944:	8812      	ldrh	r2, [r2, #0]
 800b946:	80da      	strh	r2, [r3, #6]
 800b948:	e00a      	b.n	800b960 <Paint_NewImage+0xd0>
    }
    else
    {
        Paint.Width = Height;
 800b94a:	4b07      	ldr	r3, [pc, #28]	@ (800b968 <Paint_NewImage+0xd8>)
 800b94c:	2208      	movs	r2, #8
 800b94e:	18ba      	adds	r2, r7, r2
 800b950:	8812      	ldrh	r2, [r2, #0]
 800b952:	809a      	strh	r2, [r3, #4]
        Paint.Height = Width;
 800b954:	4b04      	ldr	r3, [pc, #16]	@ (800b968 <Paint_NewImage+0xd8>)
 800b956:	220a      	movs	r2, #10
 800b958:	18ba      	adds	r2, r7, r2
 800b95a:	8812      	ldrh	r2, [r2, #0]
 800b95c:	80da      	strh	r2, [r3, #6]
    }
}
 800b95e:	46c0      	nop			@ (mov r8, r8)
 800b960:	46c0      	nop			@ (mov r8, r8)
 800b962:	46bd      	mov	sp, r7
 800b964:	b004      	add	sp, #16
 800b966:	bdb0      	pop	{r4, r5, r7, pc}
 800b968:	2000055c 	.word	0x2000055c

0800b96c <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b082      	sub	sp, #8
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 800b974:	4b03      	ldr	r3, [pc, #12]	@ (800b984 <Paint_SelectImage+0x18>)
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	601a      	str	r2, [r3, #0]
}
 800b97a:	46c0      	nop			@ (mov r8, r8)
 800b97c:	46bd      	mov	sp, r7
 800b97e:	b002      	add	sp, #8
 800b980:	bd80      	pop	{r7, pc}
 800b982:	46c0      	nop			@ (mov r8, r8)
 800b984:	2000055c 	.word	0x2000055c

0800b988 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 800b988:	b590      	push	{r4, r7, lr}
 800b98a:	b08b      	sub	sp, #44	@ 0x2c
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	0004      	movs	r4, r0
 800b990:	0008      	movs	r0, r1
 800b992:	0011      	movs	r1, r2
 800b994:	1dbb      	adds	r3, r7, #6
 800b996:	1c22      	adds	r2, r4, #0
 800b998:	801a      	strh	r2, [r3, #0]
 800b99a:	1d3b      	adds	r3, r7, #4
 800b99c:	1c02      	adds	r2, r0, #0
 800b99e:	801a      	strh	r2, [r3, #0]
 800b9a0:	1cbb      	adds	r3, r7, #2
 800b9a2:	1c0a      	adds	r2, r1, #0
 800b9a4:	801a      	strh	r2, [r3, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800b9a6:	4bc4      	ldr	r3, [pc, #784]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800b9a8:	889b      	ldrh	r3, [r3, #4]
 800b9aa:	1dba      	adds	r2, r7, #6
 800b9ac:	8812      	ldrh	r2, [r2, #0]
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	d900      	bls.n	800b9b4 <Paint_SetPixel+0x2c>
 800b9b2:	e17b      	b.n	800bcac <Paint_SetPixel+0x324>
 800b9b4:	4bc0      	ldr	r3, [pc, #768]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800b9b6:	88db      	ldrh	r3, [r3, #6]
 800b9b8:	1d3a      	adds	r2, r7, #4
 800b9ba:	8812      	ldrh	r2, [r2, #0]
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d900      	bls.n	800b9c2 <Paint_SetPixel+0x3a>
 800b9c0:	e174      	b.n	800bcac <Paint_SetPixel+0x324>
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }
    UWORD X, Y;

    switch (Paint.Rotate)
 800b9c2:	4bbd      	ldr	r3, [pc, #756]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800b9c4:	89db      	ldrh	r3, [r3, #14]
 800b9c6:	2287      	movs	r2, #135	@ 0x87
 800b9c8:	0052      	lsls	r2, r2, #1
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d03d      	beq.n	800ba4a <Paint_SetPixel+0xc2>
 800b9ce:	2287      	movs	r2, #135	@ 0x87
 800b9d0:	0052      	lsls	r2, r2, #1
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	dd00      	ble.n	800b9d8 <Paint_SetPixel+0x50>
 800b9d6:	e16b      	b.n	800bcb0 <Paint_SetPixel+0x328>
 800b9d8:	2bb4      	cmp	r3, #180	@ 0xb4
 800b9da:	d021      	beq.n	800ba20 <Paint_SetPixel+0x98>
 800b9dc:	dd00      	ble.n	800b9e0 <Paint_SetPixel+0x58>
 800b9de:	e167      	b.n	800bcb0 <Paint_SetPixel+0x328>
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d002      	beq.n	800b9ea <Paint_SetPixel+0x62>
 800b9e4:	2b5a      	cmp	r3, #90	@ 0x5a
 800b9e6:	d00b      	beq.n	800ba00 <Paint_SetPixel+0x78>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 800b9e8:	e162      	b.n	800bcb0 <Paint_SetPixel+0x328>
        X = Xpoint;
 800b9ea:	2326      	movs	r3, #38	@ 0x26
 800b9ec:	18fb      	adds	r3, r7, r3
 800b9ee:	1dba      	adds	r2, r7, #6
 800b9f0:	8812      	ldrh	r2, [r2, #0]
 800b9f2:	801a      	strh	r2, [r3, #0]
        Y = Ypoint;
 800b9f4:	2324      	movs	r3, #36	@ 0x24
 800b9f6:	18fb      	adds	r3, r7, r3
 800b9f8:	1d3a      	adds	r2, r7, #4
 800b9fa:	8812      	ldrh	r2, [r2, #0]
 800b9fc:	801a      	strh	r2, [r3, #0]
        break;
 800b9fe:	e034      	b.n	800ba6a <Paint_SetPixel+0xe2>
        X = Paint.WidthMemory - Ypoint - 1;
 800ba00:	4bad      	ldr	r3, [pc, #692]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba02:	891a      	ldrh	r2, [r3, #8]
 800ba04:	1d3b      	adds	r3, r7, #4
 800ba06:	881b      	ldrh	r3, [r3, #0]
 800ba08:	1ad3      	subs	r3, r2, r3
 800ba0a:	b29a      	uxth	r2, r3
 800ba0c:	2326      	movs	r3, #38	@ 0x26
 800ba0e:	18fb      	adds	r3, r7, r3
 800ba10:	3a01      	subs	r2, #1
 800ba12:	801a      	strh	r2, [r3, #0]
        Y = Xpoint;
 800ba14:	2324      	movs	r3, #36	@ 0x24
 800ba16:	18fb      	adds	r3, r7, r3
 800ba18:	1dba      	adds	r2, r7, #6
 800ba1a:	8812      	ldrh	r2, [r2, #0]
 800ba1c:	801a      	strh	r2, [r3, #0]
        break;
 800ba1e:	e024      	b.n	800ba6a <Paint_SetPixel+0xe2>
        X = Paint.WidthMemory - Xpoint - 1;
 800ba20:	4ba5      	ldr	r3, [pc, #660]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba22:	891a      	ldrh	r2, [r3, #8]
 800ba24:	1dbb      	adds	r3, r7, #6
 800ba26:	881b      	ldrh	r3, [r3, #0]
 800ba28:	1ad3      	subs	r3, r2, r3
 800ba2a:	b29a      	uxth	r2, r3
 800ba2c:	2326      	movs	r3, #38	@ 0x26
 800ba2e:	18fb      	adds	r3, r7, r3
 800ba30:	3a01      	subs	r2, #1
 800ba32:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Ypoint - 1;
 800ba34:	4ba0      	ldr	r3, [pc, #640]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba36:	895a      	ldrh	r2, [r3, #10]
 800ba38:	1d3b      	adds	r3, r7, #4
 800ba3a:	881b      	ldrh	r3, [r3, #0]
 800ba3c:	1ad3      	subs	r3, r2, r3
 800ba3e:	b29a      	uxth	r2, r3
 800ba40:	2324      	movs	r3, #36	@ 0x24
 800ba42:	18fb      	adds	r3, r7, r3
 800ba44:	3a01      	subs	r2, #1
 800ba46:	801a      	strh	r2, [r3, #0]
        break;
 800ba48:	e00f      	b.n	800ba6a <Paint_SetPixel+0xe2>
        X = Ypoint;
 800ba4a:	2326      	movs	r3, #38	@ 0x26
 800ba4c:	18fb      	adds	r3, r7, r3
 800ba4e:	1d3a      	adds	r2, r7, #4
 800ba50:	8812      	ldrh	r2, [r2, #0]
 800ba52:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Xpoint - 1;
 800ba54:	4b98      	ldr	r3, [pc, #608]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba56:	895a      	ldrh	r2, [r3, #10]
 800ba58:	1dbb      	adds	r3, r7, #6
 800ba5a:	881b      	ldrh	r3, [r3, #0]
 800ba5c:	1ad3      	subs	r3, r2, r3
 800ba5e:	b29a      	uxth	r2, r3
 800ba60:	2324      	movs	r3, #36	@ 0x24
 800ba62:	18fb      	adds	r3, r7, r3
 800ba64:	3a01      	subs	r2, #1
 800ba66:	801a      	strh	r2, [r3, #0]
        break;
 800ba68:	46c0      	nop			@ (mov r8, r8)
    }

    switch (Paint.Mirror)
 800ba6a:	4b93      	ldr	r3, [pc, #588]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba6c:	8a1b      	ldrh	r3, [r3, #16]
 800ba6e:	2b03      	cmp	r3, #3
 800ba70:	d020      	beq.n	800bab4 <Paint_SetPixel+0x12c>
 800ba72:	dd00      	ble.n	800ba76 <Paint_SetPixel+0xee>
 800ba74:	e11e      	b.n	800bcb4 <Paint_SetPixel+0x32c>
 800ba76:	2b02      	cmp	r3, #2
 800ba78:	d011      	beq.n	800ba9e <Paint_SetPixel+0x116>
 800ba7a:	dd00      	ble.n	800ba7e <Paint_SetPixel+0xf6>
 800ba7c:	e11a      	b.n	800bcb4 <Paint_SetPixel+0x32c>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d02d      	beq.n	800bade <Paint_SetPixel+0x156>
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d000      	beq.n	800ba88 <Paint_SetPixel+0x100>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
        Y = Paint.HeightMemory - Y - 1;
        break;
    default:
        return;
 800ba86:	e115      	b.n	800bcb4 <Paint_SetPixel+0x32c>
        X = Paint.WidthMemory - X - 1;
 800ba88:	4b8b      	ldr	r3, [pc, #556]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800ba8a:	891a      	ldrh	r2, [r3, #8]
 800ba8c:	2126      	movs	r1, #38	@ 0x26
 800ba8e:	187b      	adds	r3, r7, r1
 800ba90:	881b      	ldrh	r3, [r3, #0]
 800ba92:	1ad3      	subs	r3, r2, r3
 800ba94:	b29a      	uxth	r2, r3
 800ba96:	187b      	adds	r3, r7, r1
 800ba98:	3a01      	subs	r2, #1
 800ba9a:	801a      	strh	r2, [r3, #0]
        break;
 800ba9c:	e020      	b.n	800bae0 <Paint_SetPixel+0x158>
        Y = Paint.HeightMemory - Y - 1;
 800ba9e:	4b86      	ldr	r3, [pc, #536]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800baa0:	895a      	ldrh	r2, [r3, #10]
 800baa2:	2124      	movs	r1, #36	@ 0x24
 800baa4:	187b      	adds	r3, r7, r1
 800baa6:	881b      	ldrh	r3, [r3, #0]
 800baa8:	1ad3      	subs	r3, r2, r3
 800baaa:	b29a      	uxth	r2, r3
 800baac:	187b      	adds	r3, r7, r1
 800baae:	3a01      	subs	r2, #1
 800bab0:	801a      	strh	r2, [r3, #0]
        break;
 800bab2:	e015      	b.n	800bae0 <Paint_SetPixel+0x158>
        X = Paint.WidthMemory - X - 1;
 800bab4:	4b80      	ldr	r3, [pc, #512]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bab6:	891a      	ldrh	r2, [r3, #8]
 800bab8:	2126      	movs	r1, #38	@ 0x26
 800baba:	187b      	adds	r3, r7, r1
 800babc:	881b      	ldrh	r3, [r3, #0]
 800babe:	1ad3      	subs	r3, r2, r3
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	187b      	adds	r3, r7, r1
 800bac4:	3a01      	subs	r2, #1
 800bac6:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Y - 1;
 800bac8:	4b7b      	ldr	r3, [pc, #492]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800baca:	895a      	ldrh	r2, [r3, #10]
 800bacc:	2124      	movs	r1, #36	@ 0x24
 800bace:	187b      	adds	r3, r7, r1
 800bad0:	881b      	ldrh	r3, [r3, #0]
 800bad2:	1ad3      	subs	r3, r2, r3
 800bad4:	b29a      	uxth	r2, r3
 800bad6:	187b      	adds	r3, r7, r1
 800bad8:	3a01      	subs	r2, #1
 800bada:	801a      	strh	r2, [r3, #0]
        break;
 800badc:	e000      	b.n	800bae0 <Paint_SetPixel+0x158>
        break;
 800bade:	46c0      	nop			@ (mov r8, r8)
    }

    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800bae0:	4b75      	ldr	r3, [pc, #468]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bae2:	891b      	ldrh	r3, [r3, #8]
 800bae4:	2026      	movs	r0, #38	@ 0x26
 800bae6:	183a      	adds	r2, r7, r0
 800bae8:	8812      	ldrh	r2, [r2, #0]
 800baea:	429a      	cmp	r2, r3
 800baec:	d900      	bls.n	800baf0 <Paint_SetPixel+0x168>
 800baee:	e0e5      	b.n	800bcbc <Paint_SetPixel+0x334>
 800baf0:	4b71      	ldr	r3, [pc, #452]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800baf2:	895b      	ldrh	r3, [r3, #10]
 800baf4:	2424      	movs	r4, #36	@ 0x24
 800baf6:	193a      	adds	r2, r7, r4
 800baf8:	8812      	ldrh	r2, [r2, #0]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d900      	bls.n	800bb00 <Paint_SetPixel+0x178>
 800bafe:	e0dd      	b.n	800bcbc <Paint_SetPixel+0x334>
    {
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }

    if (Paint.Scale == 2)
 800bb00:	4b6d      	ldr	r3, [pc, #436]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb02:	8adb      	ldrh	r3, [r3, #22]
 800bb04:	2b02      	cmp	r3, #2
 800bb06:	d143      	bne.n	800bb90 <Paint_SetPixel+0x208>
    {
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800bb08:	183b      	adds	r3, r7, r0
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	08db      	lsrs	r3, r3, #3
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	0019      	movs	r1, r3
 800bb12:	193b      	adds	r3, r7, r4
 800bb14:	881b      	ldrh	r3, [r3, #0]
 800bb16:	4a68      	ldr	r2, [pc, #416]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb18:	8a52      	ldrh	r2, [r2, #18]
 800bb1a:	4353      	muls	r3, r2
 800bb1c:	18cb      	adds	r3, r1, r3
 800bb1e:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 800bb20:	4b65      	ldr	r3, [pc, #404]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	18d2      	adds	r2, r2, r3
 800bb28:	210f      	movs	r1, #15
 800bb2a:	187b      	adds	r3, r7, r1
 800bb2c:	7812      	ldrb	r2, [r2, #0]
 800bb2e:	701a      	strb	r2, [r3, #0]
        if (Color == BLACK)
 800bb30:	1cbb      	adds	r3, r7, #2
 800bb32:	881b      	ldrh	r3, [r3, #0]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d115      	bne.n	800bb64 <Paint_SetPixel+0x1dc>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800bb38:	183b      	adds	r3, r7, r0
 800bb3a:	881b      	ldrh	r3, [r3, #0]
 800bb3c:	2207      	movs	r2, #7
 800bb3e:	4013      	ands	r3, r2
 800bb40:	2280      	movs	r2, #128	@ 0x80
 800bb42:	411a      	asrs	r2, r3
 800bb44:	0013      	movs	r3, r2
 800bb46:	b25b      	sxtb	r3, r3
 800bb48:	43db      	mvns	r3, r3
 800bb4a:	b25b      	sxtb	r3, r3
 800bb4c:	187a      	adds	r2, r7, r1
 800bb4e:	7812      	ldrb	r2, [r2, #0]
 800bb50:	b252      	sxtb	r2, r2
 800bb52:	4013      	ands	r3, r2
 800bb54:	b259      	sxtb	r1, r3
 800bb56:	4b58      	ldr	r3, [pc, #352]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb58:	681a      	ldr	r2, [r3, #0]
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	18d3      	adds	r3, r2, r3
 800bb5e:	b2ca      	uxtb	r2, r1
 800bb60:	701a      	strb	r2, [r3, #0]
 800bb62:	e0ac      	b.n	800bcbe <Paint_SetPixel+0x336>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800bb64:	2326      	movs	r3, #38	@ 0x26
 800bb66:	18fb      	adds	r3, r7, r3
 800bb68:	881b      	ldrh	r3, [r3, #0]
 800bb6a:	2207      	movs	r2, #7
 800bb6c:	4013      	ands	r3, r2
 800bb6e:	2280      	movs	r2, #128	@ 0x80
 800bb70:	411a      	asrs	r2, r3
 800bb72:	0013      	movs	r3, r2
 800bb74:	b25a      	sxtb	r2, r3
 800bb76:	230f      	movs	r3, #15
 800bb78:	18fb      	adds	r3, r7, r3
 800bb7a:	781b      	ldrb	r3, [r3, #0]
 800bb7c:	b25b      	sxtb	r3, r3
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	b259      	sxtb	r1, r3
 800bb82:	4b4d      	ldr	r3, [pc, #308]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb84:	681a      	ldr	r2, [r3, #0]
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	18d3      	adds	r3, r2, r3
 800bb8a:	b2ca      	uxtb	r2, r1
 800bb8c:	701a      	strb	r2, [r3, #0]
 800bb8e:	e096      	b.n	800bcbe <Paint_SetPixel+0x336>
    }
    else if (Paint.Scale == 4)
 800bb90:	4b49      	ldr	r3, [pc, #292]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bb92:	8adb      	ldrh	r3, [r3, #22]
 800bb94:	2b04      	cmp	r3, #4
 800bb96:	d145      	bne.n	800bc24 <Paint_SetPixel+0x29c>
    {
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800bb98:	2426      	movs	r4, #38	@ 0x26
 800bb9a:	193b      	adds	r3, r7, r4
 800bb9c:	881b      	ldrh	r3, [r3, #0]
 800bb9e:	089b      	lsrs	r3, r3, #2
 800bba0:	b29b      	uxth	r3, r3
 800bba2:	0019      	movs	r1, r3
 800bba4:	2324      	movs	r3, #36	@ 0x24
 800bba6:	18fb      	adds	r3, r7, r3
 800bba8:	881b      	ldrh	r3, [r3, #0]
 800bbaa:	4a43      	ldr	r2, [pc, #268]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bbac:	8a52      	ldrh	r2, [r2, #18]
 800bbae:	4353      	muls	r3, r2
 800bbb0:	18cb      	adds	r3, r1, r3
 800bbb2:	61bb      	str	r3, [r7, #24]
        Color = Color % 4; // Guaranteed color scale is 4  --- 0~3
 800bbb4:	1cbb      	adds	r3, r7, #2
 800bbb6:	1cba      	adds	r2, r7, #2
 800bbb8:	8812      	ldrh	r2, [r2, #0]
 800bbba:	2103      	movs	r1, #3
 800bbbc:	400a      	ands	r2, r1
 800bbbe:	801a      	strh	r2, [r3, #0]
        UBYTE Rdata = Paint.Image[Addr];
 800bbc0:	4b3d      	ldr	r3, [pc, #244]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	69bb      	ldr	r3, [r7, #24]
 800bbc6:	18d2      	adds	r2, r2, r3
 800bbc8:	2017      	movs	r0, #23
 800bbca:	183b      	adds	r3, r7, r0
 800bbcc:	7812      	ldrb	r2, [r2, #0]
 800bbce:	701a      	strb	r2, [r3, #0]

        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800bbd0:	0021      	movs	r1, r4
 800bbd2:	187b      	adds	r3, r7, r1
 800bbd4:	881b      	ldrh	r3, [r3, #0]
 800bbd6:	2203      	movs	r2, #3
 800bbd8:	4013      	ands	r3, r2
 800bbda:	005b      	lsls	r3, r3, #1
 800bbdc:	22c0      	movs	r2, #192	@ 0xc0
 800bbde:	411a      	asrs	r2, r3
 800bbe0:	0013      	movs	r3, r2
 800bbe2:	b25b      	sxtb	r3, r3
 800bbe4:	43db      	mvns	r3, r3
 800bbe6:	b25b      	sxtb	r3, r3
 800bbe8:	183a      	adds	r2, r7, r0
 800bbea:	7812      	ldrb	r2, [r2, #0]
 800bbec:	b252      	sxtb	r2, r2
 800bbee:	4013      	ands	r3, r2
 800bbf0:	b25a      	sxtb	r2, r3
 800bbf2:	183b      	adds	r3, r7, r0
 800bbf4:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800bbf6:	1cbb      	adds	r3, r7, #2
 800bbf8:	881b      	ldrh	r3, [r3, #0]
 800bbfa:	019a      	lsls	r2, r3, #6
 800bbfc:	187b      	adds	r3, r7, r1
 800bbfe:	881b      	ldrh	r3, [r3, #0]
 800bc00:	2103      	movs	r1, #3
 800bc02:	400b      	ands	r3, r1
 800bc04:	005b      	lsls	r3, r3, #1
 800bc06:	411a      	asrs	r2, r3
 800bc08:	0013      	movs	r3, r2
 800bc0a:	b25a      	sxtb	r2, r3
 800bc0c:	183b      	adds	r3, r7, r0
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	b25b      	sxtb	r3, r3
 800bc12:	4313      	orrs	r3, r2
 800bc14:	b259      	sxtb	r1, r3
 800bc16:	4b28      	ldr	r3, [pc, #160]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	69bb      	ldr	r3, [r7, #24]
 800bc1c:	18d3      	adds	r3, r2, r3
 800bc1e:	b2ca      	uxtb	r2, r1
 800bc20:	701a      	strb	r2, [r3, #0]
 800bc22:	e04c      	b.n	800bcbe <Paint_SetPixel+0x336>
    }
    else if (Paint.Scale == 7)
 800bc24:	4b24      	ldr	r3, [pc, #144]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bc26:	8adb      	ldrh	r3, [r3, #22]
 800bc28:	2b07      	cmp	r3, #7
 800bc2a:	d148      	bne.n	800bcbe <Paint_SetPixel+0x336>
    {
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800bc2c:	2426      	movs	r4, #38	@ 0x26
 800bc2e:	193b      	adds	r3, r7, r4
 800bc30:	881b      	ldrh	r3, [r3, #0]
 800bc32:	085b      	lsrs	r3, r3, #1
 800bc34:	b29b      	uxth	r3, r3
 800bc36:	0019      	movs	r1, r3
 800bc38:	2324      	movs	r3, #36	@ 0x24
 800bc3a:	18fb      	adds	r3, r7, r3
 800bc3c:	881b      	ldrh	r3, [r3, #0]
 800bc3e:	4a1e      	ldr	r2, [pc, #120]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bc40:	8a52      	ldrh	r2, [r2, #18]
 800bc42:	4353      	muls	r3, r2
 800bc44:	18cb      	adds	r3, r1, r3
 800bc46:	623b      	str	r3, [r7, #32]
        UBYTE Rdata = Paint.Image[Addr];
 800bc48:	4b1b      	ldr	r3, [pc, #108]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	6a3b      	ldr	r3, [r7, #32]
 800bc4e:	18d2      	adds	r2, r2, r3
 800bc50:	201f      	movs	r0, #31
 800bc52:	183b      	adds	r3, r7, r0
 800bc54:	7812      	ldrb	r2, [r2, #0]
 800bc56:	701a      	strb	r2, [r3, #0]
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800bc58:	0021      	movs	r1, r4
 800bc5a:	187b      	adds	r3, r7, r1
 800bc5c:	881b      	ldrh	r3, [r3, #0]
 800bc5e:	2201      	movs	r2, #1
 800bc60:	4013      	ands	r3, r2
 800bc62:	009b      	lsls	r3, r3, #2
 800bc64:	22f0      	movs	r2, #240	@ 0xf0
 800bc66:	411a      	asrs	r2, r3
 800bc68:	0013      	movs	r3, r2
 800bc6a:	b25b      	sxtb	r3, r3
 800bc6c:	43db      	mvns	r3, r3
 800bc6e:	b25b      	sxtb	r3, r3
 800bc70:	183a      	adds	r2, r7, r0
 800bc72:	7812      	ldrb	r2, [r2, #0]
 800bc74:	b252      	sxtb	r2, r2
 800bc76:	4013      	ands	r3, r2
 800bc78:	b25a      	sxtb	r2, r3
 800bc7a:	183b      	adds	r3, r7, r0
 800bc7c:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800bc7e:	1cbb      	adds	r3, r7, #2
 800bc80:	881b      	ldrh	r3, [r3, #0]
 800bc82:	011a      	lsls	r2, r3, #4
 800bc84:	187b      	adds	r3, r7, r1
 800bc86:	881b      	ldrh	r3, [r3, #0]
 800bc88:	2101      	movs	r1, #1
 800bc8a:	400b      	ands	r3, r1
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	411a      	asrs	r2, r3
 800bc90:	0013      	movs	r3, r2
 800bc92:	b25a      	sxtb	r2, r3
 800bc94:	183b      	adds	r3, r7, r0
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	b25b      	sxtb	r3, r3
 800bc9a:	4313      	orrs	r3, r2
 800bc9c:	b259      	sxtb	r1, r3
 800bc9e:	4b06      	ldr	r3, [pc, #24]	@ (800bcb8 <Paint_SetPixel+0x330>)
 800bca0:	681a      	ldr	r2, [r3, #0]
 800bca2:	6a3b      	ldr	r3, [r7, #32]
 800bca4:	18d3      	adds	r3, r2, r3
 800bca6:	b2ca      	uxtb	r2, r1
 800bca8:	701a      	strb	r2, [r3, #0]
 800bcaa:	e008      	b.n	800bcbe <Paint_SetPixel+0x336>
        return;
 800bcac:	46c0      	nop			@ (mov r8, r8)
 800bcae:	e006      	b.n	800bcbe <Paint_SetPixel+0x336>
        return;
 800bcb0:	46c0      	nop			@ (mov r8, r8)
 800bcb2:	e004      	b.n	800bcbe <Paint_SetPixel+0x336>
        return;
 800bcb4:	46c0      	nop			@ (mov r8, r8)
 800bcb6:	e002      	b.n	800bcbe <Paint_SetPixel+0x336>
 800bcb8:	2000055c 	.word	0x2000055c
        return;
 800bcbc:	46c0      	nop			@ (mov r8, r8)
        // printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
    }
}
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	b00b      	add	sp, #44	@ 0x2c
 800bcc2:	bd90      	pop	{r4, r7, pc}

0800bcc4 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b086      	sub	sp, #24
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	0002      	movs	r2, r0
 800bccc:	1dbb      	adds	r3, r7, #6
 800bcce:	801a      	strh	r2, [r3, #0]
    if (Paint.Scale == 2 || Paint.Scale == 4)
 800bcd0:	4b42      	ldr	r3, [pc, #264]	@ (800bddc <Paint_Clear+0x118>)
 800bcd2:	8adb      	ldrh	r3, [r3, #22]
 800bcd4:	2b02      	cmp	r3, #2
 800bcd6:	d003      	beq.n	800bce0 <Paint_Clear+0x1c>
 800bcd8:	4b40      	ldr	r3, [pc, #256]	@ (800bddc <Paint_Clear+0x118>)
 800bcda:	8adb      	ldrh	r3, [r3, #22]
 800bcdc:	2b04      	cmp	r3, #4
 800bcde:	d136      	bne.n	800bd4e <Paint_Clear+0x8a>
    {
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800bce0:	2316      	movs	r3, #22
 800bce2:	18fb      	adds	r3, r7, r3
 800bce4:	2200      	movs	r2, #0
 800bce6:	801a      	strh	r2, [r3, #0]
 800bce8:	e029      	b.n	800bd3e <Paint_Clear+0x7a>
        {
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800bcea:	2314      	movs	r3, #20
 800bcec:	18fb      	adds	r3, r7, r3
 800bcee:	2200      	movs	r2, #0
 800bcf0:	801a      	strh	r2, [r3, #0]
 800bcf2:	e017      	b.n	800bd24 <Paint_Clear+0x60>
            { // 8 pixel =  1 byte
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800bcf4:	2014      	movs	r0, #20
 800bcf6:	183b      	adds	r3, r7, r0
 800bcf8:	881a      	ldrh	r2, [r3, #0]
 800bcfa:	2316      	movs	r3, #22
 800bcfc:	18fb      	adds	r3, r7, r3
 800bcfe:	881b      	ldrh	r3, [r3, #0]
 800bd00:	4936      	ldr	r1, [pc, #216]	@ (800bddc <Paint_Clear+0x118>)
 800bd02:	8a49      	ldrh	r1, [r1, #18]
 800bd04:	434b      	muls	r3, r1
 800bd06:	18d3      	adds	r3, r2, r3
 800bd08:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 800bd0a:	4b34      	ldr	r3, [pc, #208]	@ (800bddc <Paint_Clear+0x118>)
 800bd0c:	681a      	ldr	r2, [r3, #0]
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	18d3      	adds	r3, r2, r3
 800bd12:	1dba      	adds	r2, r7, #6
 800bd14:	8812      	ldrh	r2, [r2, #0]
 800bd16:	b2d2      	uxtb	r2, r2
 800bd18:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800bd1a:	183b      	adds	r3, r7, r0
 800bd1c:	881a      	ldrh	r2, [r3, #0]
 800bd1e:	183b      	adds	r3, r7, r0
 800bd20:	3201      	adds	r2, #1
 800bd22:	801a      	strh	r2, [r3, #0]
 800bd24:	4b2d      	ldr	r3, [pc, #180]	@ (800bddc <Paint_Clear+0x118>)
 800bd26:	8a5b      	ldrh	r3, [r3, #18]
 800bd28:	2214      	movs	r2, #20
 800bd2a:	18ba      	adds	r2, r7, r2
 800bd2c:	8812      	ldrh	r2, [r2, #0]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d3e0      	bcc.n	800bcf4 <Paint_Clear+0x30>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800bd32:	2116      	movs	r1, #22
 800bd34:	187b      	adds	r3, r7, r1
 800bd36:	881a      	ldrh	r2, [r3, #0]
 800bd38:	187b      	adds	r3, r7, r1
 800bd3a:	3201      	adds	r2, #1
 800bd3c:	801a      	strh	r2, [r3, #0]
 800bd3e:	4b27      	ldr	r3, [pc, #156]	@ (800bddc <Paint_Clear+0x118>)
 800bd40:	8a9b      	ldrh	r3, [r3, #20]
 800bd42:	2216      	movs	r2, #22
 800bd44:	18ba      	adds	r2, r7, r2
 800bd46:	8812      	ldrh	r2, [r2, #0]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d3ce      	bcc.n	800bcea <Paint_Clear+0x26>
 800bd4c:	e041      	b.n	800bdd2 <Paint_Clear+0x10e>
            }
        }
    }
    else if (Paint.Scale == 7)
 800bd4e:	4b23      	ldr	r3, [pc, #140]	@ (800bddc <Paint_Clear+0x118>)
 800bd50:	8adb      	ldrh	r3, [r3, #22]
 800bd52:	2b07      	cmp	r3, #7
 800bd54:	d13d      	bne.n	800bdd2 <Paint_Clear+0x10e>
    {
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800bd56:	2312      	movs	r3, #18
 800bd58:	18fb      	adds	r3, r7, r3
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	801a      	strh	r2, [r3, #0]
 800bd5e:	e030      	b.n	800bdc2 <Paint_Clear+0xfe>
        {
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800bd60:	2310      	movs	r3, #16
 800bd62:	18fb      	adds	r3, r7, r3
 800bd64:	2200      	movs	r2, #0
 800bd66:	801a      	strh	r2, [r3, #0]
 800bd68:	e01e      	b.n	800bda8 <Paint_Clear+0xe4>
            {
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800bd6a:	2010      	movs	r0, #16
 800bd6c:	183b      	adds	r3, r7, r0
 800bd6e:	881a      	ldrh	r2, [r3, #0]
 800bd70:	2312      	movs	r3, #18
 800bd72:	18fb      	adds	r3, r7, r3
 800bd74:	881b      	ldrh	r3, [r3, #0]
 800bd76:	4919      	ldr	r1, [pc, #100]	@ (800bddc <Paint_Clear+0x118>)
 800bd78:	8a49      	ldrh	r1, [r1, #18]
 800bd7a:	434b      	muls	r3, r1
 800bd7c:	18d3      	adds	r3, r2, r3
 800bd7e:	60fb      	str	r3, [r7, #12]
                Paint.Image[Addr] = (Color << 4) | Color;
 800bd80:	1dbb      	adds	r3, r7, #6
 800bd82:	881b      	ldrh	r3, [r3, #0]
 800bd84:	011b      	lsls	r3, r3, #4
 800bd86:	b25a      	sxtb	r2, r3
 800bd88:	1dbb      	adds	r3, r7, #6
 800bd8a:	881b      	ldrh	r3, [r3, #0]
 800bd8c:	b25b      	sxtb	r3, r3
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	b259      	sxtb	r1, r3
 800bd92:	4b12      	ldr	r3, [pc, #72]	@ (800bddc <Paint_Clear+0x118>)
 800bd94:	681a      	ldr	r2, [r3, #0]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	18d3      	adds	r3, r2, r3
 800bd9a:	b2ca      	uxtb	r2, r1
 800bd9c:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800bd9e:	183b      	adds	r3, r7, r0
 800bda0:	881a      	ldrh	r2, [r3, #0]
 800bda2:	183b      	adds	r3, r7, r0
 800bda4:	3201      	adds	r2, #1
 800bda6:	801a      	strh	r2, [r3, #0]
 800bda8:	4b0c      	ldr	r3, [pc, #48]	@ (800bddc <Paint_Clear+0x118>)
 800bdaa:	8a5b      	ldrh	r3, [r3, #18]
 800bdac:	2210      	movs	r2, #16
 800bdae:	18ba      	adds	r2, r7, r2
 800bdb0:	8812      	ldrh	r2, [r2, #0]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d3d9      	bcc.n	800bd6a <Paint_Clear+0xa6>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800bdb6:	2112      	movs	r1, #18
 800bdb8:	187b      	adds	r3, r7, r1
 800bdba:	881a      	ldrh	r2, [r3, #0]
 800bdbc:	187b      	adds	r3, r7, r1
 800bdbe:	3201      	adds	r2, #1
 800bdc0:	801a      	strh	r2, [r3, #0]
 800bdc2:	4b06      	ldr	r3, [pc, #24]	@ (800bddc <Paint_Clear+0x118>)
 800bdc4:	8a9b      	ldrh	r3, [r3, #20]
 800bdc6:	2212      	movs	r2, #18
 800bdc8:	18ba      	adds	r2, r7, r2
 800bdca:	8812      	ldrh	r2, [r2, #0]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d3c7      	bcc.n	800bd60 <Paint_Clear+0x9c>
            }
        }
    }
}
 800bdd0:	e7ff      	b.n	800bdd2 <Paint_Clear+0x10e>
 800bdd2:	46c0      	nop			@ (mov r8, r8)
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	b006      	add	sp, #24
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	46c0      	nop			@ (mov r8, r8)
 800bddc:	2000055c 	.word	0x2000055c

0800bde0 <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 800bde0:	b5b0      	push	{r4, r5, r7, lr}
 800bde2:	b084      	sub	sp, #16
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	0005      	movs	r5, r0
 800bde8:	000c      	movs	r4, r1
 800bdea:	0010      	movs	r0, r2
 800bdec:	0019      	movs	r1, r3
 800bdee:	1dbb      	adds	r3, r7, #6
 800bdf0:	1c2a      	adds	r2, r5, #0
 800bdf2:	801a      	strh	r2, [r3, #0]
 800bdf4:	1d3b      	adds	r3, r7, #4
 800bdf6:	1c22      	adds	r2, r4, #0
 800bdf8:	801a      	strh	r2, [r3, #0]
 800bdfa:	1cbb      	adds	r3, r7, #2
 800bdfc:	1c02      	adds	r2, r0, #0
 800bdfe:	801a      	strh	r2, [r3, #0]
 800be00:	003b      	movs	r3, r7
 800be02:	1c0a      	adds	r2, r1, #0
 800be04:	801a      	strh	r2, [r3, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++)
 800be06:	230c      	movs	r3, #12
 800be08:	18fb      	adds	r3, r7, r3
 800be0a:	1d3a      	adds	r2, r7, #4
 800be0c:	8812      	ldrh	r2, [r2, #0]
 800be0e:	801a      	strh	r2, [r3, #0]
 800be10:	e024      	b.n	800be5c <Paint_ClearWindows+0x7c>
    {
        for (X = Xstart; X < Xend; X++)
 800be12:	230e      	movs	r3, #14
 800be14:	18fb      	adds	r3, r7, r3
 800be16:	1dba      	adds	r2, r7, #6
 800be18:	8812      	ldrh	r2, [r2, #0]
 800be1a:	801a      	strh	r2, [r3, #0]
 800be1c:	e011      	b.n	800be42 <Paint_ClearWindows+0x62>
        { // 8 pixel =  1 byte
            Paint_SetPixel(X, Y, Color);
 800be1e:	2320      	movs	r3, #32
 800be20:	18fb      	adds	r3, r7, r3
 800be22:	881a      	ldrh	r2, [r3, #0]
 800be24:	230c      	movs	r3, #12
 800be26:	18fb      	adds	r3, r7, r3
 800be28:	8819      	ldrh	r1, [r3, #0]
 800be2a:	240e      	movs	r4, #14
 800be2c:	193b      	adds	r3, r7, r4
 800be2e:	881b      	ldrh	r3, [r3, #0]
 800be30:	0018      	movs	r0, r3
 800be32:	f7ff fda9 	bl	800b988 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++)
 800be36:	0021      	movs	r1, r4
 800be38:	187b      	adds	r3, r7, r1
 800be3a:	881a      	ldrh	r2, [r3, #0]
 800be3c:	187b      	adds	r3, r7, r1
 800be3e:	3201      	adds	r2, #1
 800be40:	801a      	strh	r2, [r3, #0]
 800be42:	230e      	movs	r3, #14
 800be44:	18fa      	adds	r2, r7, r3
 800be46:	1cbb      	adds	r3, r7, #2
 800be48:	8812      	ldrh	r2, [r2, #0]
 800be4a:	881b      	ldrh	r3, [r3, #0]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d3e6      	bcc.n	800be1e <Paint_ClearWindows+0x3e>
    for (Y = Ystart; Y < Yend; Y++)
 800be50:	210c      	movs	r1, #12
 800be52:	187b      	adds	r3, r7, r1
 800be54:	881a      	ldrh	r2, [r3, #0]
 800be56:	187b      	adds	r3, r7, r1
 800be58:	3201      	adds	r2, #1
 800be5a:	801a      	strh	r2, [r3, #0]
 800be5c:	230c      	movs	r3, #12
 800be5e:	18fa      	adds	r2, r7, r3
 800be60:	003b      	movs	r3, r7
 800be62:	8812      	ldrh	r2, [r2, #0]
 800be64:	881b      	ldrh	r3, [r3, #0]
 800be66:	429a      	cmp	r2, r3
 800be68:	d3d3      	bcc.n	800be12 <Paint_ClearWindows+0x32>
        }
    }
}
 800be6a:	46c0      	nop			@ (mov r8, r8)
 800be6c:	46c0      	nop			@ (mov r8, r8)
 800be6e:	46bd      	mov	sp, r7
 800be70:	b004      	add	sp, #16
 800be72:	bdb0      	pop	{r4, r5, r7, pc}

0800be74 <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800be74:	b5b0      	push	{r4, r5, r7, lr}
 800be76:	b084      	sub	sp, #16
 800be78:	af00      	add	r7, sp, #0
 800be7a:	0005      	movs	r5, r0
 800be7c:	000c      	movs	r4, r1
 800be7e:	0010      	movs	r0, r2
 800be80:	0019      	movs	r1, r3
 800be82:	1dbb      	adds	r3, r7, #6
 800be84:	1c2a      	adds	r2, r5, #0
 800be86:	801a      	strh	r2, [r3, #0]
 800be88:	1d3b      	adds	r3, r7, #4
 800be8a:	1c22      	adds	r2, r4, #0
 800be8c:	801a      	strh	r2, [r3, #0]
 800be8e:	1cbb      	adds	r3, r7, #2
 800be90:	1c02      	adds	r2, r0, #0
 800be92:	801a      	strh	r2, [r3, #0]
 800be94:	1c7b      	adds	r3, r7, #1
 800be96:	1c0a      	adds	r2, r1, #0
 800be98:	701a      	strb	r2, [r3, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800be9a:	4b65      	ldr	r3, [pc, #404]	@ (800c030 <Paint_DrawPoint+0x1bc>)
 800be9c:	889b      	ldrh	r3, [r3, #4]
 800be9e:	1dba      	adds	r2, r7, #6
 800bea0:	8812      	ldrh	r2, [r2, #0]
 800bea2:	429a      	cmp	r2, r3
 800bea4:	d805      	bhi.n	800beb2 <Paint_DrawPoint+0x3e>
 800bea6:	4b62      	ldr	r3, [pc, #392]	@ (800c030 <Paint_DrawPoint+0x1bc>)
 800bea8:	88db      	ldrh	r3, [r3, #6]
 800beaa:	1d3a      	adds	r2, r7, #4
 800beac:	8812      	ldrh	r2, [r2, #0]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d912      	bls.n	800bed8 <Paint_DrawPoint+0x64>
    {
        DE_BUG("Paint_DrawPoint Input exceeds the normal display range\r\n");
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800beb2:	1dbb      	adds	r3, r7, #6
 800beb4:	8819      	ldrh	r1, [r3, #0]
 800beb6:	4b5e      	ldr	r3, [pc, #376]	@ (800c030 <Paint_DrawPoint+0x1bc>)
 800beb8:	889b      	ldrh	r3, [r3, #4]
 800beba:	001a      	movs	r2, r3
 800bebc:	4b5d      	ldr	r3, [pc, #372]	@ (800c034 <Paint_DrawPoint+0x1c0>)
 800bebe:	0018      	movs	r0, r3
 800bec0:	f7f9 fbae 	bl	8005620 <printf_>
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800bec4:	1d3b      	adds	r3, r7, #4
 800bec6:	8819      	ldrh	r1, [r3, #0]
 800bec8:	4b59      	ldr	r3, [pc, #356]	@ (800c030 <Paint_DrawPoint+0x1bc>)
 800beca:	88db      	ldrh	r3, [r3, #6]
 800becc:	001a      	movs	r2, r3
 800bece:	4b5a      	ldr	r3, [pc, #360]	@ (800c038 <Paint_DrawPoint+0x1c4>)
 800bed0:	0018      	movs	r0, r3
 800bed2:	f7f9 fba5 	bl	8005620 <printf_>
        return;
 800bed6:	e0a8      	b.n	800c02a <Paint_DrawPoint+0x1b6>
    }

    int16_t XDir_Num, YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND)
 800bed8:	2320      	movs	r3, #32
 800beda:	18fb      	adds	r3, r7, r3
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d161      	bne.n	800bfa6 <Paint_DrawPoint+0x132>
    {
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800bee2:	230e      	movs	r3, #14
 800bee4:	18fb      	adds	r3, r7, r3
 800bee6:	2200      	movs	r2, #0
 800bee8:	801a      	strh	r2, [r3, #0]
 800beea:	e051      	b.n	800bf90 <Paint_DrawPoint+0x11c>
        {
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800beec:	230c      	movs	r3, #12
 800beee:	18fb      	adds	r3, r7, r3
 800bef0:	2200      	movs	r2, #0
 800bef2:	801a      	strh	r2, [r3, #0]
 800bef4:	e039      	b.n	800bf6a <Paint_DrawPoint+0xf6>
            {
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800bef6:	1dbb      	adds	r3, r7, #6
 800bef8:	881a      	ldrh	r2, [r3, #0]
 800befa:	200e      	movs	r0, #14
 800befc:	183b      	adds	r3, r7, r0
 800befe:	2100      	movs	r1, #0
 800bf00:	5e5b      	ldrsh	r3, [r3, r1]
 800bf02:	18d2      	adds	r2, r2, r3
 800bf04:	1c7b      	adds	r3, r7, #1
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	1ad3      	subs	r3, r2, r3
 800bf0a:	d438      	bmi.n	800bf7e <Paint_DrawPoint+0x10a>
 800bf0c:	1d3b      	adds	r3, r7, #4
 800bf0e:	881a      	ldrh	r2, [r3, #0]
 800bf10:	210c      	movs	r1, #12
 800bf12:	187b      	adds	r3, r7, r1
 800bf14:	2400      	movs	r4, #0
 800bf16:	5f1b      	ldrsh	r3, [r3, r4]
 800bf18:	18d2      	adds	r2, r2, r3
 800bf1a:	1c7b      	adds	r3, r7, #1
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	1ad3      	subs	r3, r2, r3
 800bf20:	d42d      	bmi.n	800bf7e <Paint_DrawPoint+0x10a>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 800bf22:	183b      	adds	r3, r7, r0
 800bf24:	881a      	ldrh	r2, [r3, #0]
 800bf26:	1dbb      	adds	r3, r7, #6
 800bf28:	881b      	ldrh	r3, [r3, #0]
 800bf2a:	18d3      	adds	r3, r2, r3
 800bf2c:	b29a      	uxth	r2, r3
 800bf2e:	1c7b      	adds	r3, r7, #1
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	b29b      	uxth	r3, r3
 800bf34:	1ad3      	subs	r3, r2, r3
 800bf36:	b298      	uxth	r0, r3
 800bf38:	000c      	movs	r4, r1
 800bf3a:	187b      	adds	r3, r7, r1
 800bf3c:	881a      	ldrh	r2, [r3, #0]
 800bf3e:	1d3b      	adds	r3, r7, #4
 800bf40:	881b      	ldrh	r3, [r3, #0]
 800bf42:	18d3      	adds	r3, r2, r3
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	1c7b      	adds	r3, r7, #1
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	1ad3      	subs	r3, r2, r3
 800bf4e:	b299      	uxth	r1, r3
 800bf50:	1cbb      	adds	r3, r7, #2
 800bf52:	881b      	ldrh	r3, [r3, #0]
 800bf54:	001a      	movs	r2, r3
 800bf56:	f7ff fd17 	bl	800b988 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800bf5a:	193b      	adds	r3, r7, r4
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	5e9b      	ldrsh	r3, [r3, r2]
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	3301      	adds	r3, #1
 800bf64:	b29a      	uxth	r2, r3
 800bf66:	193b      	adds	r3, r7, r4
 800bf68:	801a      	strh	r2, [r3, #0]
 800bf6a:	230c      	movs	r3, #12
 800bf6c:	18fb      	adds	r3, r7, r3
 800bf6e:	2200      	movs	r2, #0
 800bf70:	5e9a      	ldrsh	r2, [r3, r2]
 800bf72:	1c7b      	adds	r3, r7, #1
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	005b      	lsls	r3, r3, #1
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	dbbb      	blt.n	800bef6 <Paint_DrawPoint+0x82>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800bf7e:	210e      	movs	r1, #14
 800bf80:	187b      	adds	r3, r7, r1
 800bf82:	2200      	movs	r2, #0
 800bf84:	5e9b      	ldrsh	r3, [r3, r2]
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	3301      	adds	r3, #1
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	187b      	adds	r3, r7, r1
 800bf8e:	801a      	strh	r2, [r3, #0]
 800bf90:	230e      	movs	r3, #14
 800bf92:	18fb      	adds	r3, r7, r3
 800bf94:	2200      	movs	r2, #0
 800bf96:	5e9a      	ldrsh	r2, [r3, r2]
 800bf98:	1c7b      	adds	r3, r7, #1
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	3b01      	subs	r3, #1
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	dba3      	blt.n	800beec <Paint_DrawPoint+0x78>
 800bfa4:	e041      	b.n	800c02a <Paint_DrawPoint+0x1b6>
            }
        }
    }
    else
    {
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800bfa6:	230e      	movs	r3, #14
 800bfa8:	18fb      	adds	r3, r7, r3
 800bfaa:	2200      	movs	r2, #0
 800bfac:	801a      	strh	r2, [r3, #0]
 800bfae:	e034      	b.n	800c01a <Paint_DrawPoint+0x1a6>
        {
            for (YDir_Num = 0; YDir_Num < Dot_Pixel; YDir_Num++)
 800bfb0:	230c      	movs	r3, #12
 800bfb2:	18fb      	adds	r3, r7, r3
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	801a      	strh	r2, [r3, #0]
 800bfb8:	e01e      	b.n	800bff8 <Paint_DrawPoint+0x184>
            {
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 800bfba:	230e      	movs	r3, #14
 800bfbc:	18fb      	adds	r3, r7, r3
 800bfbe:	881a      	ldrh	r2, [r3, #0]
 800bfc0:	1dbb      	adds	r3, r7, #6
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	18d3      	adds	r3, r2, r3
 800bfc6:	b29b      	uxth	r3, r3
 800bfc8:	3b01      	subs	r3, #1
 800bfca:	b298      	uxth	r0, r3
 800bfcc:	240c      	movs	r4, #12
 800bfce:	193b      	adds	r3, r7, r4
 800bfd0:	881a      	ldrh	r2, [r3, #0]
 800bfd2:	1d3b      	adds	r3, r7, #4
 800bfd4:	881b      	ldrh	r3, [r3, #0]
 800bfd6:	18d3      	adds	r3, r2, r3
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	b299      	uxth	r1, r3
 800bfde:	1cbb      	adds	r3, r7, #2
 800bfe0:	881b      	ldrh	r3, [r3, #0]
 800bfe2:	001a      	movs	r2, r3
 800bfe4:	f7ff fcd0 	bl	800b988 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < Dot_Pixel; YDir_Num++)
 800bfe8:	193b      	adds	r3, r7, r4
 800bfea:	2200      	movs	r2, #0
 800bfec:	5e9b      	ldrsh	r3, [r3, r2]
 800bfee:	b29b      	uxth	r3, r3
 800bff0:	3301      	adds	r3, #1
 800bff2:	b29a      	uxth	r2, r3
 800bff4:	193b      	adds	r3, r7, r4
 800bff6:	801a      	strh	r2, [r3, #0]
 800bff8:	230c      	movs	r3, #12
 800bffa:	18fb      	adds	r3, r7, r3
 800bffc:	2200      	movs	r2, #0
 800bffe:	5e9a      	ldrsh	r2, [r3, r2]
 800c000:	1c7b      	adds	r3, r7, #1
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	429a      	cmp	r2, r3
 800c006:	dbd8      	blt.n	800bfba <Paint_DrawPoint+0x146>
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800c008:	210e      	movs	r1, #14
 800c00a:	187b      	adds	r3, r7, r1
 800c00c:	2200      	movs	r2, #0
 800c00e:	5e9b      	ldrsh	r3, [r3, r2]
 800c010:	b29b      	uxth	r3, r3
 800c012:	3301      	adds	r3, #1
 800c014:	b29a      	uxth	r2, r3
 800c016:	187b      	adds	r3, r7, r1
 800c018:	801a      	strh	r2, [r3, #0]
 800c01a:	230e      	movs	r3, #14
 800c01c:	18fb      	adds	r3, r7, r3
 800c01e:	2200      	movs	r2, #0
 800c020:	5e9a      	ldrsh	r2, [r3, r2]
 800c022:	1c7b      	adds	r3, r7, #1
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	429a      	cmp	r2, r3
 800c028:	dbc2      	blt.n	800bfb0 <Paint_DrawPoint+0x13c>
            }
        }
    }
}
 800c02a:	46bd      	mov	sp, r7
 800c02c:	b004      	add	sp, #16
 800c02e:	bdb0      	pop	{r4, r5, r7, pc}
 800c030:	2000055c 	.word	0x2000055c
 800c034:	0800fd18 	.word	0x0800fd18
 800c038:	0800fd3c 	.word	0x0800fd3c

0800c03c <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 800c03c:	b5b0      	push	{r4, r5, r7, lr}
 800c03e:	b08c      	sub	sp, #48	@ 0x30
 800c040:	af02      	add	r7, sp, #8
 800c042:	0005      	movs	r5, r0
 800c044:	000c      	movs	r4, r1
 800c046:	0010      	movs	r0, r2
 800c048:	0019      	movs	r1, r3
 800c04a:	1dbb      	adds	r3, r7, #6
 800c04c:	1c2a      	adds	r2, r5, #0
 800c04e:	801a      	strh	r2, [r3, #0]
 800c050:	1d3b      	adds	r3, r7, #4
 800c052:	1c22      	adds	r2, r4, #0
 800c054:	801a      	strh	r2, [r3, #0]
 800c056:	1cbb      	adds	r3, r7, #2
 800c058:	1c02      	adds	r2, r0, #0
 800c05a:	801a      	strh	r2, [r3, #0]
 800c05c:	003b      	movs	r3, r7
 800c05e:	1c0a      	adds	r2, r1, #0
 800c060:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c062:	4b63      	ldr	r3, [pc, #396]	@ (800c1f0 <Paint_DrawLine+0x1b4>)
 800c064:	889b      	ldrh	r3, [r3, #4]
 800c066:	1dba      	adds	r2, r7, #6
 800c068:	8812      	ldrh	r2, [r2, #0]
 800c06a:	429a      	cmp	r2, r3
 800c06c:	d900      	bls.n	800c070 <Paint_DrawLine+0x34>
 800c06e:	e0b7      	b.n	800c1e0 <Paint_DrawLine+0x1a4>
 800c070:	4b5f      	ldr	r3, [pc, #380]	@ (800c1f0 <Paint_DrawLine+0x1b4>)
 800c072:	88db      	ldrh	r3, [r3, #6]
 800c074:	1d3a      	adds	r2, r7, #4
 800c076:	8812      	ldrh	r2, [r2, #0]
 800c078:	429a      	cmp	r2, r3
 800c07a:	d900      	bls.n	800c07e <Paint_DrawLine+0x42>
 800c07c:	e0b0      	b.n	800c1e0 <Paint_DrawLine+0x1a4>
        Xend > Paint.Width || Yend > Paint.Height)
 800c07e:	4b5c      	ldr	r3, [pc, #368]	@ (800c1f0 <Paint_DrawLine+0x1b4>)
 800c080:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c082:	1cba      	adds	r2, r7, #2
 800c084:	8812      	ldrh	r2, [r2, #0]
 800c086:	429a      	cmp	r2, r3
 800c088:	d900      	bls.n	800c08c <Paint_DrawLine+0x50>
 800c08a:	e0a9      	b.n	800c1e0 <Paint_DrawLine+0x1a4>
        Xend > Paint.Width || Yend > Paint.Height)
 800c08c:	4b58      	ldr	r3, [pc, #352]	@ (800c1f0 <Paint_DrawLine+0x1b4>)
 800c08e:	88db      	ldrh	r3, [r3, #6]
 800c090:	003a      	movs	r2, r7
 800c092:	8812      	ldrh	r2, [r2, #0]
 800c094:	429a      	cmp	r2, r3
 800c096:	d900      	bls.n	800c09a <Paint_DrawLine+0x5e>
 800c098:	e0a2      	b.n	800c1e0 <Paint_DrawLine+0x1a4>
    {
        DE_BUG("Paint_DrawLine Input exceeds the normal display range\r\n");
        return;
    }

    UWORD Xpoint = Xstart;
 800c09a:	2326      	movs	r3, #38	@ 0x26
 800c09c:	18fb      	adds	r3, r7, r3
 800c09e:	1dba      	adds	r2, r7, #6
 800c0a0:	8812      	ldrh	r2, [r2, #0]
 800c0a2:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 800c0a4:	2324      	movs	r3, #36	@ 0x24
 800c0a6:	18fb      	adds	r3, r7, r3
 800c0a8:	1d3a      	adds	r2, r7, #4
 800c0aa:	8812      	ldrh	r2, [r2, #0]
 800c0ac:	801a      	strh	r2, [r3, #0]
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800c0ae:	1cbb      	adds	r3, r7, #2
 800c0b0:	881a      	ldrh	r2, [r3, #0]
 800c0b2:	1dbb      	adds	r3, r7, #6
 800c0b4:	881b      	ldrh	r3, [r3, #0]
 800c0b6:	1ad3      	subs	r3, r2, r3
 800c0b8:	17da      	asrs	r2, r3, #31
 800c0ba:	189b      	adds	r3, r3, r2
 800c0bc:	4053      	eors	r3, r2
 800c0be:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800c0c0:	003b      	movs	r3, r7
 800c0c2:	881a      	ldrh	r2, [r3, #0]
 800c0c4:	1d3b      	adds	r3, r7, #4
 800c0c6:	881b      	ldrh	r3, [r3, #0]
 800c0c8:	1ad3      	subs	r3, r2, r3
 800c0ca:	17da      	asrs	r2, r3, #31
 800c0cc:	189b      	adds	r3, r3, r2
 800c0ce:	4053      	eors	r3, r2
 800c0d0:	425b      	negs	r3, r3
 800c0d2:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 800c0d4:	1dba      	adds	r2, r7, #6
 800c0d6:	1cbb      	adds	r3, r7, #2
 800c0d8:	8812      	ldrh	r2, [r2, #0]
 800c0da:	881b      	ldrh	r3, [r3, #0]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d201      	bcs.n	800c0e4 <Paint_DrawLine+0xa8>
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	e001      	b.n	800c0e8 <Paint_DrawLine+0xac>
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	425b      	negs	r3, r3
 800c0e8:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800c0ea:	1d3a      	adds	r2, r7, #4
 800c0ec:	003b      	movs	r3, r7
 800c0ee:	8812      	ldrh	r2, [r2, #0]
 800c0f0:	881b      	ldrh	r3, [r3, #0]
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d201      	bcs.n	800c0fa <Paint_DrawLine+0xbe>
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	e001      	b.n	800c0fe <Paint_DrawLine+0xc2>
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	425b      	negs	r3, r3
 800c0fe:	60fb      	str	r3, [r7, #12]

    // Cumulative error
    int Esp = dx + dy;
 800c100:	69ba      	ldr	r2, [r7, #24]
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	18d3      	adds	r3, r2, r3
 800c106:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 800c108:	231f      	movs	r3, #31
 800c10a:	18fb      	adds	r3, r7, r3
 800c10c:	2200      	movs	r2, #0
 800c10e:	701a      	strb	r2, [r3, #0]

    for (;;)
    {
        Dotted_Len++;
 800c110:	241f      	movs	r4, #31
 800c112:	193b      	adds	r3, r7, r4
 800c114:	781a      	ldrb	r2, [r3, #0]
 800c116:	193b      	adds	r3, r7, r4
 800c118:	3201      	adds	r2, #1
 800c11a:	701a      	strb	r2, [r3, #0]
        // Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0)
 800c11c:	2340      	movs	r3, #64	@ 0x40
 800c11e:	18fb      	adds	r3, r7, r3
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d11c      	bne.n	800c160 <Paint_DrawLine+0x124>
 800c126:	193b      	adds	r3, r7, r4
 800c128:	781b      	ldrb	r3, [r3, #0]
 800c12a:	2103      	movs	r1, #3
 800c12c:	0018      	movs	r0, r3
 800c12e:	f7f4 f88d 	bl	800024c <__aeabi_uidivmod>
 800c132:	000b      	movs	r3, r1
 800c134:	b2db      	uxtb	r3, r3
 800c136:	2b00      	cmp	r3, #0
 800c138:	d112      	bne.n	800c160 <Paint_DrawLine+0x124>
        {
            // DE_BUG("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800c13a:	233c      	movs	r3, #60	@ 0x3c
 800c13c:	18fb      	adds	r3, r7, r3
 800c13e:	781a      	ldrb	r2, [r3, #0]
 800c140:	2324      	movs	r3, #36	@ 0x24
 800c142:	18fb      	adds	r3, r7, r3
 800c144:	8819      	ldrh	r1, [r3, #0]
 800c146:	2326      	movs	r3, #38	@ 0x26
 800c148:	18fb      	adds	r3, r7, r3
 800c14a:	8818      	ldrh	r0, [r3, #0]
 800c14c:	2301      	movs	r3, #1
 800c14e:	9300      	str	r3, [sp, #0]
 800c150:	0013      	movs	r3, r2
 800c152:	22ff      	movs	r2, #255	@ 0xff
 800c154:	f7ff fe8e 	bl	800be74 <Paint_DrawPoint>
            Dotted_Len = 0;
 800c158:	193b      	adds	r3, r7, r4
 800c15a:	2200      	movs	r2, #0
 800c15c:	701a      	strb	r2, [r3, #0]
 800c15e:	e010      	b.n	800c182 <Paint_DrawLine+0x146>
        }
        else
        {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 800c160:	233c      	movs	r3, #60	@ 0x3c
 800c162:	18fb      	adds	r3, r7, r3
 800c164:	781c      	ldrb	r4, [r3, #0]
 800c166:	2338      	movs	r3, #56	@ 0x38
 800c168:	18fb      	adds	r3, r7, r3
 800c16a:	881a      	ldrh	r2, [r3, #0]
 800c16c:	2324      	movs	r3, #36	@ 0x24
 800c16e:	18fb      	adds	r3, r7, r3
 800c170:	8819      	ldrh	r1, [r3, #0]
 800c172:	2326      	movs	r3, #38	@ 0x26
 800c174:	18fb      	adds	r3, r7, r3
 800c176:	8818      	ldrh	r0, [r3, #0]
 800c178:	2301      	movs	r3, #1
 800c17a:	9300      	str	r3, [sp, #0]
 800c17c:	0023      	movs	r3, r4
 800c17e:	f7ff fe79 	bl	800be74 <Paint_DrawPoint>
        }
        if (2 * Esp >= dy)
 800c182:	6a3b      	ldr	r3, [r7, #32]
 800c184:	005b      	lsls	r3, r3, #1
 800c186:	697a      	ldr	r2, [r7, #20]
 800c188:	429a      	cmp	r2, r3
 800c18a:	dc11      	bgt.n	800c1b0 <Paint_DrawLine+0x174>
        {
            if (Xpoint == Xend)
 800c18c:	2026      	movs	r0, #38	@ 0x26
 800c18e:	183a      	adds	r2, r7, r0
 800c190:	1cbb      	adds	r3, r7, #2
 800c192:	8812      	ldrh	r2, [r2, #0]
 800c194:	881b      	ldrh	r3, [r3, #0]
 800c196:	429a      	cmp	r2, r3
 800c198:	d024      	beq.n	800c1e4 <Paint_DrawLine+0x1a8>
                break;
            Esp += dy;
 800c19a:	6a3a      	ldr	r2, [r7, #32]
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	18d3      	adds	r3, r2, r3
 800c1a0:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	b299      	uxth	r1, r3
 800c1a6:	183b      	adds	r3, r7, r0
 800c1a8:	183a      	adds	r2, r7, r0
 800c1aa:	8812      	ldrh	r2, [r2, #0]
 800c1ac:	188a      	adds	r2, r1, r2
 800c1ae:	801a      	strh	r2, [r3, #0]
        }
        if (2 * Esp <= dx)
 800c1b0:	6a3b      	ldr	r3, [r7, #32]
 800c1b2:	005b      	lsls	r3, r3, #1
 800c1b4:	69ba      	ldr	r2, [r7, #24]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	dbaa      	blt.n	800c110 <Paint_DrawLine+0xd4>
        {
            if (Ypoint == Yend)
 800c1ba:	2024      	movs	r0, #36	@ 0x24
 800c1bc:	183a      	adds	r2, r7, r0
 800c1be:	003b      	movs	r3, r7
 800c1c0:	8812      	ldrh	r2, [r2, #0]
 800c1c2:	881b      	ldrh	r3, [r3, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d00f      	beq.n	800c1e8 <Paint_DrawLine+0x1ac>
                break;
            Esp += dx;
 800c1c8:	6a3a      	ldr	r2, [r7, #32]
 800c1ca:	69bb      	ldr	r3, [r7, #24]
 800c1cc:	18d3      	adds	r3, r2, r3
 800c1ce:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	b299      	uxth	r1, r3
 800c1d4:	183b      	adds	r3, r7, r0
 800c1d6:	183a      	adds	r2, r7, r0
 800c1d8:	8812      	ldrh	r2, [r2, #0]
 800c1da:	188a      	adds	r2, r1, r2
 800c1dc:	801a      	strh	r2, [r3, #0]
        Dotted_Len++;
 800c1de:	e797      	b.n	800c110 <Paint_DrawLine+0xd4>
        return;
 800c1e0:	46c0      	nop			@ (mov r8, r8)
 800c1e2:	e002      	b.n	800c1ea <Paint_DrawLine+0x1ae>
                break;
 800c1e4:	46c0      	nop			@ (mov r8, r8)
 800c1e6:	e000      	b.n	800c1ea <Paint_DrawLine+0x1ae>
                break;
 800c1e8:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	b00a      	add	sp, #40	@ 0x28
 800c1ee:	bdb0      	pop	{r4, r5, r7, pc}
 800c1f0:	2000055c 	.word	0x2000055c

0800c1f4 <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 800c1f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1f6:	b089      	sub	sp, #36	@ 0x24
 800c1f8:	af04      	add	r7, sp, #16
 800c1fa:	0005      	movs	r5, r0
 800c1fc:	000c      	movs	r4, r1
 800c1fe:	0010      	movs	r0, r2
 800c200:	0019      	movs	r1, r3
 800c202:	1dbb      	adds	r3, r7, #6
 800c204:	1c2a      	adds	r2, r5, #0
 800c206:	801a      	strh	r2, [r3, #0]
 800c208:	1d3b      	adds	r3, r7, #4
 800c20a:	1c22      	adds	r2, r4, #0
 800c20c:	801a      	strh	r2, [r3, #0]
 800c20e:	1cbb      	adds	r3, r7, #2
 800c210:	1c02      	adds	r2, r0, #0
 800c212:	801a      	strh	r2, [r3, #0]
 800c214:	003b      	movs	r3, r7
 800c216:	1c0a      	adds	r2, r1, #0
 800c218:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c21a:	4b59      	ldr	r3, [pc, #356]	@ (800c380 <Paint_DrawRectangle+0x18c>)
 800c21c:	889b      	ldrh	r3, [r3, #4]
 800c21e:	1dba      	adds	r2, r7, #6
 800c220:	8812      	ldrh	r2, [r2, #0]
 800c222:	429a      	cmp	r2, r3
 800c224:	d900      	bls.n	800c228 <Paint_DrawRectangle+0x34>
 800c226:	e0a6      	b.n	800c376 <Paint_DrawRectangle+0x182>
 800c228:	4b55      	ldr	r3, [pc, #340]	@ (800c380 <Paint_DrawRectangle+0x18c>)
 800c22a:	88db      	ldrh	r3, [r3, #6]
 800c22c:	1d3a      	adds	r2, r7, #4
 800c22e:	8812      	ldrh	r2, [r2, #0]
 800c230:	429a      	cmp	r2, r3
 800c232:	d900      	bls.n	800c236 <Paint_DrawRectangle+0x42>
 800c234:	e09f      	b.n	800c376 <Paint_DrawRectangle+0x182>
        Xend > Paint.Width || Yend > Paint.Height)
 800c236:	4b52      	ldr	r3, [pc, #328]	@ (800c380 <Paint_DrawRectangle+0x18c>)
 800c238:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c23a:	1cba      	adds	r2, r7, #2
 800c23c:	8812      	ldrh	r2, [r2, #0]
 800c23e:	429a      	cmp	r2, r3
 800c240:	d900      	bls.n	800c244 <Paint_DrawRectangle+0x50>
 800c242:	e098      	b.n	800c376 <Paint_DrawRectangle+0x182>
        Xend > Paint.Width || Yend > Paint.Height)
 800c244:	4b4e      	ldr	r3, [pc, #312]	@ (800c380 <Paint_DrawRectangle+0x18c>)
 800c246:	88db      	ldrh	r3, [r3, #6]
 800c248:	003a      	movs	r2, r7
 800c24a:	8812      	ldrh	r2, [r2, #0]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d900      	bls.n	800c252 <Paint_DrawRectangle+0x5e>
 800c250:	e091      	b.n	800c376 <Paint_DrawRectangle+0x182>
    {
        DE_BUG("Input exceeds the normal display range\r\n");
        return;
    }

    if (Draw_Fill)
 800c252:	2328      	movs	r3, #40	@ 0x28
 800c254:	2208      	movs	r2, #8
 800c256:	189b      	adds	r3, r3, r2
 800c258:	19db      	adds	r3, r3, r7
 800c25a:	781b      	ldrb	r3, [r3, #0]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d02b      	beq.n	800c2b8 <Paint_DrawRectangle+0xc4>
    {
        UWORD Ypoint;
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800c260:	230e      	movs	r3, #14
 800c262:	18fb      	adds	r3, r7, r3
 800c264:	1d3a      	adds	r2, r7, #4
 800c266:	8812      	ldrh	r2, [r2, #0]
 800c268:	801a      	strh	r2, [r3, #0]
 800c26a:	e01d      	b.n	800c2a8 <Paint_DrawRectangle+0xb4>
        {
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color, Line_width, LINE_STYLE_SOLID);
 800c26c:	250e      	movs	r5, #14
 800c26e:	197b      	adds	r3, r7, r5
 800c270:	881c      	ldrh	r4, [r3, #0]
 800c272:	1cbb      	adds	r3, r7, #2
 800c274:	881a      	ldrh	r2, [r3, #0]
 800c276:	197b      	adds	r3, r7, r5
 800c278:	8819      	ldrh	r1, [r3, #0]
 800c27a:	1dbb      	adds	r3, r7, #6
 800c27c:	8818      	ldrh	r0, [r3, #0]
 800c27e:	2300      	movs	r3, #0
 800c280:	9302      	str	r3, [sp, #8]
 800c282:	2324      	movs	r3, #36	@ 0x24
 800c284:	2608      	movs	r6, #8
 800c286:	199b      	adds	r3, r3, r6
 800c288:	19db      	adds	r3, r3, r7
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	9301      	str	r3, [sp, #4]
 800c28e:	2320      	movs	r3, #32
 800c290:	199b      	adds	r3, r3, r6
 800c292:	19db      	adds	r3, r3, r7
 800c294:	881b      	ldrh	r3, [r3, #0]
 800c296:	9300      	str	r3, [sp, #0]
 800c298:	0023      	movs	r3, r4
 800c29a:	f7ff fecf 	bl	800c03c <Paint_DrawLine>
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800c29e:	197b      	adds	r3, r7, r5
 800c2a0:	881a      	ldrh	r2, [r3, #0]
 800c2a2:	197b      	adds	r3, r7, r5
 800c2a4:	3201      	adds	r2, #1
 800c2a6:	801a      	strh	r2, [r3, #0]
 800c2a8:	230e      	movs	r3, #14
 800c2aa:	18fa      	adds	r2, r7, r3
 800c2ac:	003b      	movs	r3, r7
 800c2ae:	8812      	ldrh	r2, [r2, #0]
 800c2b0:	881b      	ldrh	r3, [r3, #0]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d3da      	bcc.n	800c26c <Paint_DrawRectangle+0x78>
 800c2b6:	e05f      	b.n	800c378 <Paint_DrawRectangle+0x184>
        }
    }
    else
    {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800c2b8:	1d3b      	adds	r3, r7, #4
 800c2ba:	881c      	ldrh	r4, [r3, #0]
 800c2bc:	1cbb      	adds	r3, r7, #2
 800c2be:	881a      	ldrh	r2, [r3, #0]
 800c2c0:	1d3b      	adds	r3, r7, #4
 800c2c2:	8819      	ldrh	r1, [r3, #0]
 800c2c4:	1dbb      	adds	r3, r7, #6
 800c2c6:	8818      	ldrh	r0, [r3, #0]
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	9302      	str	r3, [sp, #8]
 800c2cc:	2524      	movs	r5, #36	@ 0x24
 800c2ce:	2308      	movs	r3, #8
 800c2d0:	18ee      	adds	r6, r5, r3
 800c2d2:	19f3      	adds	r3, r6, r7
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	9301      	str	r3, [sp, #4]
 800c2d8:	2620      	movs	r6, #32
 800c2da:	2308      	movs	r3, #8
 800c2dc:	18f3      	adds	r3, r6, r3
 800c2de:	19db      	adds	r3, r3, r7
 800c2e0:	881b      	ldrh	r3, [r3, #0]
 800c2e2:	9300      	str	r3, [sp, #0]
 800c2e4:	0023      	movs	r3, r4
 800c2e6:	f7ff fea9 	bl	800c03c <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800c2ea:	003b      	movs	r3, r7
 800c2ec:	881c      	ldrh	r4, [r3, #0]
 800c2ee:	1dbb      	adds	r3, r7, #6
 800c2f0:	881a      	ldrh	r2, [r3, #0]
 800c2f2:	1d3b      	adds	r3, r7, #4
 800c2f4:	8819      	ldrh	r1, [r3, #0]
 800c2f6:	1dbb      	adds	r3, r7, #6
 800c2f8:	8818      	ldrh	r0, [r3, #0]
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	9302      	str	r3, [sp, #8]
 800c2fe:	2308      	movs	r3, #8
 800c300:	18eb      	adds	r3, r5, r3
 800c302:	19db      	adds	r3, r3, r7
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	2308      	movs	r3, #8
 800c30a:	18f3      	adds	r3, r6, r3
 800c30c:	19db      	adds	r3, r3, r7
 800c30e:	881b      	ldrh	r3, [r3, #0]
 800c310:	9300      	str	r3, [sp, #0]
 800c312:	0023      	movs	r3, r4
 800c314:	f7ff fe92 	bl	800c03c <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800c318:	1d3b      	adds	r3, r7, #4
 800c31a:	881c      	ldrh	r4, [r3, #0]
 800c31c:	1cbb      	adds	r3, r7, #2
 800c31e:	881a      	ldrh	r2, [r3, #0]
 800c320:	003b      	movs	r3, r7
 800c322:	8819      	ldrh	r1, [r3, #0]
 800c324:	1cbb      	adds	r3, r7, #2
 800c326:	8818      	ldrh	r0, [r3, #0]
 800c328:	2300      	movs	r3, #0
 800c32a:	9302      	str	r3, [sp, #8]
 800c32c:	2308      	movs	r3, #8
 800c32e:	18eb      	adds	r3, r5, r3
 800c330:	19db      	adds	r3, r3, r7
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	9301      	str	r3, [sp, #4]
 800c336:	2308      	movs	r3, #8
 800c338:	18f3      	adds	r3, r6, r3
 800c33a:	19db      	adds	r3, r3, r7
 800c33c:	881b      	ldrh	r3, [r3, #0]
 800c33e:	9300      	str	r3, [sp, #0]
 800c340:	0023      	movs	r3, r4
 800c342:	f7ff fe7b 	bl	800c03c <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800c346:	003b      	movs	r3, r7
 800c348:	881c      	ldrh	r4, [r3, #0]
 800c34a:	1dbb      	adds	r3, r7, #6
 800c34c:	881a      	ldrh	r2, [r3, #0]
 800c34e:	003b      	movs	r3, r7
 800c350:	8819      	ldrh	r1, [r3, #0]
 800c352:	1cbb      	adds	r3, r7, #2
 800c354:	8818      	ldrh	r0, [r3, #0]
 800c356:	2300      	movs	r3, #0
 800c358:	9302      	str	r3, [sp, #8]
 800c35a:	2308      	movs	r3, #8
 800c35c:	18ed      	adds	r5, r5, r3
 800c35e:	19eb      	adds	r3, r5, r7
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	9301      	str	r3, [sp, #4]
 800c364:	2308      	movs	r3, #8
 800c366:	18f3      	adds	r3, r6, r3
 800c368:	19db      	adds	r3, r3, r7
 800c36a:	881b      	ldrh	r3, [r3, #0]
 800c36c:	9300      	str	r3, [sp, #0]
 800c36e:	0023      	movs	r3, r4
 800c370:	f7ff fe64 	bl	800c03c <Paint_DrawLine>
 800c374:	e000      	b.n	800c378 <Paint_DrawRectangle+0x184>
        return;
 800c376:	46c0      	nop			@ (mov r8, r8)
    }
}
 800c378:	46bd      	mov	sp, r7
 800c37a:	b005      	add	sp, #20
 800c37c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c37e:	46c0      	nop			@ (mov r8, r8)
 800c380:	2000055c 	.word	0x2000055c

0800c384 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    tFont *Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800c384:	b5b0      	push	{r4, r5, r7, lr}
 800c386:	b088      	sub	sp, #32
 800c388:	af00      	add	r7, sp, #0
 800c38a:	0004      	movs	r4, r0
 800c38c:	0008      	movs	r0, r1
 800c38e:	0011      	movs	r1, r2
 800c390:	607b      	str	r3, [r7, #4]
 800c392:	250e      	movs	r5, #14
 800c394:	197b      	adds	r3, r7, r5
 800c396:	1c22      	adds	r2, r4, #0
 800c398:	801a      	strh	r2, [r3, #0]
 800c39a:	240c      	movs	r4, #12
 800c39c:	193b      	adds	r3, r7, r4
 800c39e:	1c02      	adds	r2, r0, #0
 800c3a0:	801a      	strh	r2, [r3, #0]
 800c3a2:	200b      	movs	r0, #11
 800c3a4:	183b      	adds	r3, r7, r0
 800c3a6:	1c0a      	adds	r2, r1, #0
 800c3a8:	701a      	strb	r2, [r3, #0]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800c3aa:	4b67      	ldr	r3, [pc, #412]	@ (800c548 <Paint_DrawChar+0x1c4>)
 800c3ac:	889b      	ldrh	r3, [r3, #4]
 800c3ae:	197a      	adds	r2, r7, r5
 800c3b0:	8812      	ldrh	r2, [r2, #0]
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d900      	bls.n	800c3b8 <Paint_DrawChar+0x34>
 800c3b6:	e0c2      	b.n	800c53e <Paint_DrawChar+0x1ba>
 800c3b8:	4b63      	ldr	r3, [pc, #396]	@ (800c548 <Paint_DrawChar+0x1c4>)
 800c3ba:	88db      	ldrh	r3, [r3, #6]
 800c3bc:	193a      	adds	r2, r7, r4
 800c3be:	8812      	ldrh	r2, [r2, #0]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d900      	bls.n	800c3c6 <Paint_DrawChar+0x42>
 800c3c4:	e0bb      	b.n	800c53e <Paint_DrawChar+0x1ba>
    {
        DE_BUG("Paint_DrawChar Input exceeds the normal display range\r\n");
        return;
    }
    uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	685a      	ldr	r2, [r3, #4]
 800c3ca:	183b      	adds	r3, r7, r0
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	495f      	ldr	r1, [pc, #380]	@ (800c54c <Paint_DrawChar+0x1c8>)
 800c3d0:	468c      	mov	ip, r1
 800c3d2:	4463      	add	r3, ip
 800c3d4:	00db      	lsls	r3, r3, #3
 800c3d6:	18d3      	adds	r3, r2, r3
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	889b      	ldrh	r3, [r3, #4]
 800c3dc:	617b      	str	r3, [r7, #20]
    uint32_t font_Height = (*Font).chars[Acsii_Char - ' '].image->height;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	685a      	ldr	r2, [r3, #4]
 800c3e2:	183b      	adds	r3, r7, r0
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	4959      	ldr	r1, [pc, #356]	@ (800c54c <Paint_DrawChar+0x1c8>)
 800c3e8:	468c      	mov	ip, r1
 800c3ea:	4463      	add	r3, ip
 800c3ec:	00db      	lsls	r3, r3, #3
 800c3ee:	18d3      	adds	r3, r2, r3
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	88db      	ldrh	r3, [r3, #6]
 800c3f4:	613b      	str	r3, [r7, #16]

    //   uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
    const unsigned char *ptr = (*Font).chars[Acsii_Char - ' '].image->data;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685a      	ldr	r2, [r3, #4]
 800c3fa:	183b      	adds	r3, r7, r0
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	4953      	ldr	r1, [pc, #332]	@ (800c54c <Paint_DrawChar+0x1c8>)
 800c400:	468c      	mov	ip, r1
 800c402:	4463      	add	r3, ip
 800c404:	00db      	lsls	r3, r3, #3
 800c406:	18d3      	adds	r3, r2, r3
 800c408:	685b      	ldr	r3, [r3, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < font_Height; Page++)
 800c40e:	231e      	movs	r3, #30
 800c410:	18fb      	adds	r3, r7, r3
 800c412:	2200      	movs	r2, #0
 800c414:	801a      	strh	r2, [r3, #0]
 800c416:	e08a      	b.n	800c52e <Paint_DrawChar+0x1aa>
    {
        for (Column = 0; Column < font_Width; Column++)
 800c418:	231c      	movs	r3, #28
 800c41a:	18fb      	adds	r3, r7, r3
 800c41c:	2200      	movs	r2, #0
 800c41e:	801a      	strh	r2, [r3, #0]
 800c420:	e071      	b.n	800c506 <Paint_DrawChar+0x182>
        {

            // To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background)
 800c422:	2334      	movs	r3, #52	@ 0x34
 800c424:	18fb      	adds	r3, r7, r3
 800c426:	881b      	ldrh	r3, [r3, #0]
 800c428:	2bff      	cmp	r3, #255	@ 0xff
 800c42a:	d122      	bne.n	800c472 <Paint_DrawChar+0xee>
            { // this process is to speed up the scan
                if (*ptr & (0x80 >> (Column % 8)))
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	0019      	movs	r1, r3
 800c432:	201c      	movs	r0, #28
 800c434:	183b      	adds	r3, r7, r0
 800c436:	881b      	ldrh	r3, [r3, #0]
 800c438:	2207      	movs	r2, #7
 800c43a:	4013      	ands	r3, r2
 800c43c:	2280      	movs	r2, #128	@ 0x80
 800c43e:	411a      	asrs	r2, r3
 800c440:	0013      	movs	r3, r2
 800c442:	400b      	ands	r3, r1
 800c444:	d04e      	beq.n	800c4e4 <Paint_DrawChar+0x160>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800c446:	230e      	movs	r3, #14
 800c448:	18fa      	adds	r2, r7, r3
 800c44a:	183b      	adds	r3, r7, r0
 800c44c:	8812      	ldrh	r2, [r2, #0]
 800c44e:	881b      	ldrh	r3, [r3, #0]
 800c450:	18d3      	adds	r3, r2, r3
 800c452:	b298      	uxth	r0, r3
 800c454:	230c      	movs	r3, #12
 800c456:	18fa      	adds	r2, r7, r3
 800c458:	231e      	movs	r3, #30
 800c45a:	18fb      	adds	r3, r7, r3
 800c45c:	8812      	ldrh	r2, [r2, #0]
 800c45e:	881b      	ldrh	r3, [r3, #0]
 800c460:	18d3      	adds	r3, r2, r3
 800c462:	b299      	uxth	r1, r3
 800c464:	2330      	movs	r3, #48	@ 0x30
 800c466:	18fb      	adds	r3, r7, r3
 800c468:	881b      	ldrh	r3, [r3, #0]
 800c46a:	001a      	movs	r2, r3
 800c46c:	f7ff fa8c 	bl	800b988 <Paint_SetPixel>
 800c470:	e038      	b.n	800c4e4 <Paint_DrawChar+0x160>
            }
            else
            {
                if (*ptr & (0x80 >> (Column % 8)))
 800c472:	69bb      	ldr	r3, [r7, #24]
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	0019      	movs	r1, r3
 800c478:	201c      	movs	r0, #28
 800c47a:	183b      	adds	r3, r7, r0
 800c47c:	881b      	ldrh	r3, [r3, #0]
 800c47e:	2207      	movs	r2, #7
 800c480:	4013      	ands	r3, r2
 800c482:	2280      	movs	r2, #128	@ 0x80
 800c484:	411a      	asrs	r2, r3
 800c486:	0013      	movs	r3, r2
 800c488:	400b      	ands	r3, r1
 800c48a:	d015      	beq.n	800c4b8 <Paint_DrawChar+0x134>
                {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800c48c:	230e      	movs	r3, #14
 800c48e:	18fa      	adds	r2, r7, r3
 800c490:	183b      	adds	r3, r7, r0
 800c492:	8812      	ldrh	r2, [r2, #0]
 800c494:	881b      	ldrh	r3, [r3, #0]
 800c496:	18d3      	adds	r3, r2, r3
 800c498:	b298      	uxth	r0, r3
 800c49a:	230c      	movs	r3, #12
 800c49c:	18fa      	adds	r2, r7, r3
 800c49e:	231e      	movs	r3, #30
 800c4a0:	18fb      	adds	r3, r7, r3
 800c4a2:	8812      	ldrh	r2, [r2, #0]
 800c4a4:	881b      	ldrh	r3, [r3, #0]
 800c4a6:	18d3      	adds	r3, r2, r3
 800c4a8:	b299      	uxth	r1, r3
 800c4aa:	2330      	movs	r3, #48	@ 0x30
 800c4ac:	18fb      	adds	r3, r7, r3
 800c4ae:	881b      	ldrh	r3, [r3, #0]
 800c4b0:	001a      	movs	r2, r3
 800c4b2:	f7ff fa69 	bl	800b988 <Paint_SetPixel>
 800c4b6:	e015      	b.n	800c4e4 <Paint_DrawChar+0x160>
                }
                else
                {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800c4b8:	230e      	movs	r3, #14
 800c4ba:	18fa      	adds	r2, r7, r3
 800c4bc:	231c      	movs	r3, #28
 800c4be:	18fb      	adds	r3, r7, r3
 800c4c0:	8812      	ldrh	r2, [r2, #0]
 800c4c2:	881b      	ldrh	r3, [r3, #0]
 800c4c4:	18d3      	adds	r3, r2, r3
 800c4c6:	b298      	uxth	r0, r3
 800c4c8:	230c      	movs	r3, #12
 800c4ca:	18fa      	adds	r2, r7, r3
 800c4cc:	231e      	movs	r3, #30
 800c4ce:	18fb      	adds	r3, r7, r3
 800c4d0:	8812      	ldrh	r2, [r2, #0]
 800c4d2:	881b      	ldrh	r3, [r3, #0]
 800c4d4:	18d3      	adds	r3, r2, r3
 800c4d6:	b299      	uxth	r1, r3
 800c4d8:	2334      	movs	r3, #52	@ 0x34
 800c4da:	18fb      	adds	r3, r7, r3
 800c4dc:	881b      	ldrh	r3, [r3, #0]
 800c4de:	001a      	movs	r2, r3
 800c4e0:	f7ff fa52 	bl	800b988 <Paint_SetPixel>
                }
            }
            // One pixel is 8 bits
            if (Column % 8 == 7)
 800c4e4:	231c      	movs	r3, #28
 800c4e6:	18fb      	adds	r3, r7, r3
 800c4e8:	881b      	ldrh	r3, [r3, #0]
 800c4ea:	2207      	movs	r2, #7
 800c4ec:	4013      	ands	r3, r2
 800c4ee:	b29b      	uxth	r3, r3
 800c4f0:	2b07      	cmp	r3, #7
 800c4f2:	d102      	bne.n	800c4fa <Paint_DrawChar+0x176>
                ptr++;
 800c4f4:	69bb      	ldr	r3, [r7, #24]
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < font_Width; Column++)
 800c4fa:	211c      	movs	r1, #28
 800c4fc:	187b      	adds	r3, r7, r1
 800c4fe:	881a      	ldrh	r2, [r3, #0]
 800c500:	187b      	adds	r3, r7, r1
 800c502:	3201      	adds	r2, #1
 800c504:	801a      	strh	r2, [r3, #0]
 800c506:	231c      	movs	r3, #28
 800c508:	18fb      	adds	r3, r7, r3
 800c50a:	881b      	ldrh	r3, [r3, #0]
 800c50c:	697a      	ldr	r2, [r7, #20]
 800c50e:	429a      	cmp	r2, r3
 800c510:	d900      	bls.n	800c514 <Paint_DrawChar+0x190>
 800c512:	e786      	b.n	800c422 <Paint_DrawChar+0x9e>
        } // Write a line
        if (font_Width % 8 != 0)
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	2207      	movs	r2, #7
 800c518:	4013      	ands	r3, r2
 800c51a:	d002      	beq.n	800c522 <Paint_DrawChar+0x19e>
            ptr++;
 800c51c:	69bb      	ldr	r3, [r7, #24]
 800c51e:	3301      	adds	r3, #1
 800c520:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < font_Height; Page++)
 800c522:	211e      	movs	r1, #30
 800c524:	187b      	adds	r3, r7, r1
 800c526:	881a      	ldrh	r2, [r3, #0]
 800c528:	187b      	adds	r3, r7, r1
 800c52a:	3201      	adds	r2, #1
 800c52c:	801a      	strh	r2, [r3, #0]
 800c52e:	231e      	movs	r3, #30
 800c530:	18fb      	adds	r3, r7, r3
 800c532:	881b      	ldrh	r3, [r3, #0]
 800c534:	693a      	ldr	r2, [r7, #16]
 800c536:	429a      	cmp	r2, r3
 800c538:	d900      	bls.n	800c53c <Paint_DrawChar+0x1b8>
 800c53a:	e76d      	b.n	800c418 <Paint_DrawChar+0x94>
 800c53c:	e000      	b.n	800c540 <Paint_DrawChar+0x1bc>
        return;
 800c53e:	46c0      	nop			@ (mov r8, r8)
    } // Write all
}
 800c540:	46bd      	mov	sp, r7
 800c542:	b008      	add	sp, #32
 800c544:	bdb0      	pop	{r4, r5, r7, pc}
 800c546:	46c0      	nop			@ (mov r8, r8)
 800c548:	2000055c 	.word	0x2000055c
 800c54c:	1fffffe0 	.word	0x1fffffe0

0800c550 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char *pString,
                         tFont *Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800c550:	b5b0      	push	{r4, r5, r7, lr}
 800c552:	b088      	sub	sp, #32
 800c554:	af02      	add	r7, sp, #8
 800c556:	60ba      	str	r2, [r7, #8]
 800c558:	607b      	str	r3, [r7, #4]
 800c55a:	240e      	movs	r4, #14
 800c55c:	193b      	adds	r3, r7, r4
 800c55e:	1c02      	adds	r2, r0, #0
 800c560:	801a      	strh	r2, [r3, #0]
 800c562:	200c      	movs	r0, #12
 800c564:	183b      	adds	r3, r7, r0
 800c566:	1c0a      	adds	r2, r1, #0
 800c568:	801a      	strh	r2, [r3, #0]
    UWORD Xpoint = Xstart;
 800c56a:	2316      	movs	r3, #22
 800c56c:	18fb      	adds	r3, r7, r3
 800c56e:	0021      	movs	r1, r4
 800c570:	187a      	adds	r2, r7, r1
 800c572:	8812      	ldrh	r2, [r2, #0]
 800c574:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 800c576:	2314      	movs	r3, #20
 800c578:	18fb      	adds	r3, r7, r3
 800c57a:	183a      	adds	r2, r7, r0
 800c57c:	8812      	ldrh	r2, [r2, #0]
 800c57e:	801a      	strh	r2, [r3, #0]
    //			uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
    //		uint32_t font_Height = (*Font).chars[Acsii_Char - ' ' ].image->height;

    if (Xstart > Paint.Width || Ystart > Paint.Height)
 800c580:	4b1f      	ldr	r3, [pc, #124]	@ (800c600 <Paint_DrawString_EN+0xb0>)
 800c582:	889b      	ldrh	r3, [r3, #4]
 800c584:	187a      	adds	r2, r7, r1
 800c586:	8812      	ldrh	r2, [r2, #0]
 800c588:	429a      	cmp	r2, r3
 800c58a:	d835      	bhi.n	800c5f8 <Paint_DrawString_EN+0xa8>
 800c58c:	4b1c      	ldr	r3, [pc, #112]	@ (800c600 <Paint_DrawString_EN+0xb0>)
 800c58e:	88db      	ldrh	r3, [r3, #6]
 800c590:	183a      	adds	r2, r7, r0
 800c592:	8812      	ldrh	r2, [r2, #0]
 800c594:	429a      	cmp	r2, r3
 800c596:	d82f      	bhi.n	800c5f8 <Paint_DrawString_EN+0xa8>
    {
        DE_BUG("Paint_DrawString_EN Input exceeds the normal display range\r\n");
        return;
    }

    while (*pString != '\0')
 800c598:	e029      	b.n	800c5ee <Paint_DrawString_EN+0x9e>
        //        // If the Y direction is full, reposition to(Xstart, Ystart)
        //        if ((Ypoint  + Font->Height ) > Paint.Height ) {
        //            Xpoint = Xstart;
        //            Ypoint = Ystart;
        //        }
        Paint_DrawChar(Xpoint, Ypoint, *pString, Font, Color_Background, Color_Foreground);
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	781a      	ldrb	r2, [r3, #0]
 800c59e:	687c      	ldr	r4, [r7, #4]
 800c5a0:	2314      	movs	r3, #20
 800c5a2:	18fb      	adds	r3, r7, r3
 800c5a4:	8819      	ldrh	r1, [r3, #0]
 800c5a6:	2516      	movs	r5, #22
 800c5a8:	197b      	adds	r3, r7, r5
 800c5aa:	8818      	ldrh	r0, [r3, #0]
 800c5ac:	2328      	movs	r3, #40	@ 0x28
 800c5ae:	18fb      	adds	r3, r7, r3
 800c5b0:	881b      	ldrh	r3, [r3, #0]
 800c5b2:	9301      	str	r3, [sp, #4]
 800c5b4:	232c      	movs	r3, #44	@ 0x2c
 800c5b6:	18fb      	adds	r3, r7, r3
 800c5b8:	881b      	ldrh	r3, [r3, #0]
 800c5ba:	9300      	str	r3, [sp, #0]
 800c5bc:	0023      	movs	r3, r4
 800c5be:	f7ff fee1 	bl	800c384 <Paint_DrawChar>

        // The next character of the address

        uint32_t font_Width = (*Font).chars[*pString - ' '].image->width;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	685a      	ldr	r2, [r3, #4]
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	781b      	ldrb	r3, [r3, #0]
 800c5ca:	490e      	ldr	r1, [pc, #56]	@ (800c604 <Paint_DrawString_EN+0xb4>)
 800c5cc:	468c      	mov	ip, r1
 800c5ce:	4463      	add	r3, ip
 800c5d0:	00db      	lsls	r3, r3, #3
 800c5d2:	18d3      	adds	r3, r2, r3
 800c5d4:	685b      	ldr	r3, [r3, #4]
 800c5d6:	889b      	ldrh	r3, [r3, #4]
 800c5d8:	613b      	str	r3, [r7, #16]
        // The next word of the abscissa increases the font of the broadband
        Xpoint += font_Width;
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	b299      	uxth	r1, r3
 800c5de:	197b      	adds	r3, r7, r5
 800c5e0:	197a      	adds	r2, r7, r5
 800c5e2:	8812      	ldrh	r2, [r2, #0]
 800c5e4:	188a      	adds	r2, r1, r2
 800c5e6:	801a      	strh	r2, [r3, #0]
        pString++;
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	60bb      	str	r3, [r7, #8]
    while (*pString != '\0')
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1d1      	bne.n	800c59a <Paint_DrawString_EN+0x4a>
 800c5f6:	e000      	b.n	800c5fa <Paint_DrawString_EN+0xaa>
        return;
 800c5f8:	46c0      	nop			@ (mov r8, r8)
    }
}
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	b006      	add	sp, #24
 800c5fe:	bdb0      	pop	{r4, r5, r7, pc}
 800c600:	2000055c 	.word	0x2000055c
 800c604:	1fffffe0 	.word	0x1fffffe0

0800c608 <LL_RTC_TIME_GetHour>:
  *         RTC_TR           HU            LL_RTC_TIME_GetHour
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
{
 800c608:	b590      	push	{r4, r7, lr}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681a      	ldr	r2, [r3, #0]
 800c614:	23fc      	movs	r3, #252	@ 0xfc
 800c616:	039b      	lsls	r3, r3, #14
 800c618:	401a      	ands	r2, r3
 800c61a:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos));
 800c61c:	0d23      	lsrs	r3, r4, #20
 800c61e:	011b      	lsls	r3, r3, #4
 800c620:	2230      	movs	r2, #48	@ 0x30
 800c622:	401a      	ands	r2, r3
 800c624:	0c23      	lsrs	r3, r4, #16
 800c626:	210f      	movs	r1, #15
 800c628:	400b      	ands	r3, r1
 800c62a:	4313      	orrs	r3, r2
}
 800c62c:	0018      	movs	r0, r3
 800c62e:	46bd      	mov	sp, r7
 800c630:	b003      	add	sp, #12
 800c632:	bd90      	pop	{r4, r7, pc}

0800c634 <LL_RTC_TIME_GetMinute>:
  *         RTC_TR           MNU           LL_RTC_TIME_GetMinute
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
{
 800c634:	b590      	push	{r4, r7, lr}
 800c636:	b083      	sub	sp, #12
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	23fe      	movs	r3, #254	@ 0xfe
 800c642:	01db      	lsls	r3, r3, #7
 800c644:	401a      	ands	r2, r3
 800c646:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800c648:	0b23      	lsrs	r3, r4, #12
 800c64a:	011b      	lsls	r3, r3, #4
 800c64c:	2270      	movs	r2, #112	@ 0x70
 800c64e:	401a      	ands	r2, r3
 800c650:	0a23      	lsrs	r3, r4, #8
 800c652:	210f      	movs	r1, #15
 800c654:	400b      	ands	r3, r1
 800c656:	4313      	orrs	r3, r2
}
 800c658:	0018      	movs	r0, r3
 800c65a:	46bd      	mov	sp, r7
 800c65c:	b003      	add	sp, #12
 800c65e:	bd90      	pop	{r4, r7, pc}

0800c660 <LL_RTC_TIME_GetSecond>:
  *         RTC_TR           SU            LL_RTC_TIME_GetSecond
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
{
 800c660:	b590      	push	{r4, r7, lr}
 800c662:	b083      	sub	sp, #12
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	227f      	movs	r2, #127	@ 0x7f
 800c66e:	4013      	ands	r3, r2
 800c670:	001c      	movs	r4, r3
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos));
 800c672:	237f      	movs	r3, #127	@ 0x7f
 800c674:	4023      	ands	r3, r4
}
 800c676:	0018      	movs	r0, r3
 800c678:	46bd      	mov	sp, r7
 800c67a:	b003      	add	sp, #12
 800c67c:	bd90      	pop	{r4, r7, pc}

0800c67e <LL_RTC_DATE_GetYear>:
  *         RTC_DR           YU            LL_RTC_DATE_GetYear
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x99
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)
{
 800c67e:	b590      	push	{r4, r7, lr}
 800c680:	b083      	sub	sp, #12
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	685a      	ldr	r2, [r3, #4]
 800c68a:	23ff      	movs	r3, #255	@ 0xff
 800c68c:	041b      	lsls	r3, r3, #16
 800c68e:	401a      	ands	r2, r3
 800c690:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos));
 800c692:	0d23      	lsrs	r3, r4, #20
 800c694:	011b      	lsls	r3, r3, #4
 800c696:	22ff      	movs	r2, #255	@ 0xff
 800c698:	401a      	ands	r2, r3
 800c69a:	0c23      	lsrs	r3, r4, #16
 800c69c:	210f      	movs	r1, #15
 800c69e:	400b      	ands	r3, r1
 800c6a0:	4313      	orrs	r3, r2
}
 800c6a2:	0018      	movs	r0, r3
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	b003      	add	sp, #12
 800c6a8:	bd90      	pop	{r4, r7, pc}

0800c6aa <LL_RTC_DATE_GetMonth>:
  *         @arg @ref LL_RTC_MONTH_OCTOBER
  *         @arg @ref LL_RTC_MONTH_NOVEMBER
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)
{
 800c6aa:	b590      	push	{r4, r7, lr}
 800c6ac:	b083      	sub	sp, #12
 800c6ae:	af00      	add	r7, sp, #0
 800c6b0:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	685a      	ldr	r2, [r3, #4]
 800c6b6:	23f8      	movs	r3, #248	@ 0xf8
 800c6b8:	015b      	lsls	r3, r3, #5
 800c6ba:	401a      	ands	r2, r3
 800c6bc:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos));
 800c6be:	0b23      	lsrs	r3, r4, #12
 800c6c0:	011b      	lsls	r3, r3, #4
 800c6c2:	2210      	movs	r2, #16
 800c6c4:	401a      	ands	r2, r3
 800c6c6:	0a23      	lsrs	r3, r4, #8
 800c6c8:	210f      	movs	r1, #15
 800c6ca:	400b      	ands	r3, r1
 800c6cc:	4313      	orrs	r3, r2
}
 800c6ce:	0018      	movs	r0, r3
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	b003      	add	sp, #12
 800c6d4:	bd90      	pop	{r4, r7, pc}

0800c6d6 <LL_RTC_DATE_GetDay>:
  *         RTC_DR           DU            LL_RTC_DATE_GetDay
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x31
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
{
 800c6d6:	b590      	push	{r4, r7, lr}
 800c6d8:	b083      	sub	sp, #12
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	223f      	movs	r2, #63	@ 0x3f
 800c6e4:	4013      	ands	r3, r2
 800c6e6:	001c      	movs	r4, r3
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos));
 800c6e8:	233f      	movs	r3, #63	@ 0x3f
 800c6ea:	4023      	ands	r3, r4
}
 800c6ec:	0018      	movs	r0, r3
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	b003      	add	sp, #12
 800c6f2:	bd90      	pop	{r4, r7, pc}

0800c6f4 <battery_out>:
static const struct X0_Y0 big_0 = {67, 30};		//	Big 1
static const struct X0_Y0 small_0 = {142,46};		//	Small 0

// *************************************************************************************

void battery_out(uint16_t bat){  // Battery voltage out  X.Y
 800c6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6f6:	b087      	sub	sp, #28
 800c6f8:	af02      	add	r7, sp, #8
 800c6fa:	0002      	movs	r2, r0
 800c6fc:	1dbb      	adds	r3, r7, #6
 800c6fe:	801a      	strh	r2, [r3, #0]
	
	printf("**  Vbat out\n");
 800c700:	4b2d      	ldr	r3, [pc, #180]	@ (800c7b8 <battery_out+0xc4>)
 800c702:	0018      	movs	r0, r3
 800c704:	f7f8 ff8c 	bl	8005620 <printf_>
	uint8_t x = 3;
 800c708:	250f      	movs	r5, #15
 800c70a:	197b      	adds	r3, r7, r5
 800c70c:	2203      	movs	r2, #3
 800c70e:	701a      	strb	r2, [r3, #0]
	uint8_t y = 160;
 800c710:	260e      	movs	r6, #14
 800c712:	19bb      	adds	r3, r7, r6
 800c714:	22a0      	movs	r2, #160	@ 0xa0
 800c716:	701a      	strb	r2, [r3, #0]
//	const uint16_t Ubat_min = 220;				// Battery min voltage 2.2 V (display).
	
	sprintf(str_array, "%2d", bat);
 800c718:	1dbb      	adds	r3, r7, #6
 800c71a:	881a      	ldrh	r2, [r3, #0]
 800c71c:	4927      	ldr	r1, [pc, #156]	@ (800c7bc <battery_out+0xc8>)
 800c71e:	4b28      	ldr	r3, [pc, #160]	@ (800c7c0 <battery_out+0xcc>)
 800c720:	0018      	movs	r0, r3
 800c722:	f7f8 ff9b 	bl	800565c <sprintf_>
	Paint_ClearWindows(x, y, x+40, y+29, WHITE);	
 800c726:	197b      	adds	r3, r7, r5
 800c728:	781b      	ldrb	r3, [r3, #0]
 800c72a:	b298      	uxth	r0, r3
 800c72c:	19bb      	adds	r3, r7, r6
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	b299      	uxth	r1, r3
 800c732:	197b      	adds	r3, r7, r5
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	b29b      	uxth	r3, r3
 800c738:	3328      	adds	r3, #40	@ 0x28
 800c73a:	b29a      	uxth	r2, r3
 800c73c:	19bb      	adds	r3, r7, r6
 800c73e:	781b      	ldrb	r3, [r3, #0]
 800c740:	b29b      	uxth	r3, r3
 800c742:	331d      	adds	r3, #29
 800c744:	b29b      	uxth	r3, r3
 800c746:	24ff      	movs	r4, #255	@ 0xff
 800c748:	9400      	str	r4, [sp, #0]
 800c74a:	f7ff fb49 	bl	800bde0 <Paint_ClearWindows>

	Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE);	// 	12, 29, 8
 800c74e:	197b      	adds	r3, r7, r5
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	b298      	uxth	r0, r3
 800c754:	19bb      	adds	r3, r7, r6
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	b299      	uxth	r1, r3
 800c75a:	4b19      	ldr	r3, [pc, #100]	@ (800c7c0 <battery_out+0xcc>)
 800c75c:	781a      	ldrb	r2, [r3, #0]
 800c75e:	4b19      	ldr	r3, [pc, #100]	@ (800c7c4 <battery_out+0xd0>)
 800c760:	24ff      	movs	r4, #255	@ 0xff
 800c762:	9401      	str	r4, [sp, #4]
 800c764:	2400      	movs	r4, #0
 800c766:	9400      	str	r4, [sp, #0]
 800c768:	f7ff fe0c 	bl	800c384 <Paint_DrawChar>
	Paint_DrawChar(x+12, y, str_array[1], &calibri_24pts, BLACK, WHITE);	
 800c76c:	197b      	adds	r3, r7, r5
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	b29b      	uxth	r3, r3
 800c772:	330c      	adds	r3, #12
 800c774:	b298      	uxth	r0, r3
 800c776:	19bb      	adds	r3, r7, r6
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	b299      	uxth	r1, r3
 800c77c:	4b10      	ldr	r3, [pc, #64]	@ (800c7c0 <battery_out+0xcc>)
 800c77e:	785a      	ldrb	r2, [r3, #1]
 800c780:	4b10      	ldr	r3, [pc, #64]	@ (800c7c4 <battery_out+0xd0>)
 800c782:	24ff      	movs	r4, #255	@ 0xff
 800c784:	9401      	str	r4, [sp, #4]
 800c786:	2400      	movs	r4, #0
 800c788:	9400      	str	r4, [sp, #0]
 800c78a:	f7ff fdfb 	bl	800c384 <Paint_DrawChar>
	Paint_DrawChar(x+12+12, y, str_array[2], &calibri_24pts, BLACK, WHITE);	
 800c78e:	197b      	adds	r3, r7, r5
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	b29b      	uxth	r3, r3
 800c794:	3318      	adds	r3, #24
 800c796:	b298      	uxth	r0, r3
 800c798:	19bb      	adds	r3, r7, r6
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	b299      	uxth	r1, r3
 800c79e:	4b08      	ldr	r3, [pc, #32]	@ (800c7c0 <battery_out+0xcc>)
 800c7a0:	789a      	ldrb	r2, [r3, #2]
 800c7a2:	4b08      	ldr	r3, [pc, #32]	@ (800c7c4 <battery_out+0xd0>)
 800c7a4:	24ff      	movs	r4, #255	@ 0xff
 800c7a6:	9401      	str	r4, [sp, #4]
 800c7a8:	2400      	movs	r4, #0
 800c7aa:	9400      	str	r4, [sp, #0]
 800c7ac:	f7ff fdea 	bl	800c384 <Paint_DrawChar>
	
//		EPD_1IN54_V2_DisplayPart(BlackImage);	
}
 800c7b0:	46c0      	nop			@ (mov r8, r8)
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	b005      	add	sp, #20
 800c7b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7b8:	0800fd70 	.word	0x0800fd70
 800c7bc:	0800fd80 	.word	0x0800fd80
 800c7c0:	200005a0 	.word	0x200005a0
 800c7c4:	20000160 	.word	0x20000160

0800c7c8 <temperature_out>:


void temperature_out(uint16_t tempr){
 800c7c8:	b590      	push	{r4, r7, lr}
 800c7ca:	b085      	sub	sp, #20
 800c7cc:	af02      	add	r7, sp, #8
 800c7ce:	0002      	movs	r2, r0
 800c7d0:	1dbb      	adds	r3, r7, #6
 800c7d2:	801a      	strh	r2, [r3, #0]
	
	printf("**  T out\n");
 800c7d4:	4b26      	ldr	r3, [pc, #152]	@ (800c870 <temperature_out+0xa8>)
 800c7d6:	0018      	movs	r0, r3
 800c7d8:	f7f8 ff22 	bl	8005620 <printf_>
	sprintf(str_array, "%3d", tempr);						
 800c7dc:	1dbb      	adds	r3, r7, #6
 800c7de:	881a      	ldrh	r2, [r3, #0]
 800c7e0:	4924      	ldr	r1, [pc, #144]	@ (800c874 <temperature_out+0xac>)
 800c7e2:	4b25      	ldr	r3, [pc, #148]	@ (800c878 <temperature_out+0xb0>)
 800c7e4:	0018      	movs	r0, r3
 800c7e6:	f7f8 ff39 	bl	800565c <sprintf_>
	Paint_ClearWindows(big_1.x, big_1.y, 142 + 41, big_1.y + 101, WHITE);	// 40 ms		
 800c7ea:	230a      	movs	r3, #10
 800c7ec:	0018      	movs	r0, r3
 800c7ee:	231e      	movs	r3, #30
 800c7f0:	0019      	movs	r1, r3
 800c7f2:	231e      	movs	r3, #30
 800c7f4:	3365      	adds	r3, #101	@ 0x65
 800c7f6:	b29b      	uxth	r3, r3
 800c7f8:	22ff      	movs	r2, #255	@ 0xff
 800c7fa:	9200      	str	r2, [sp, #0]
 800c7fc:	22b7      	movs	r2, #183	@ 0xb7
 800c7fe:	f7ff faef 	bl	800bde0 <Paint_ClearWindows>

	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800c802:	230a      	movs	r3, #10
 800c804:	0018      	movs	r0, r3
 800c806:	231e      	movs	r3, #30
 800c808:	001c      	movs	r4, r3
 800c80a:	4b1b      	ldr	r3, [pc, #108]	@ (800c878 <temperature_out+0xb0>)
 800c80c:	781a      	ldrb	r2, [r3, #0]
 800c80e:	4b1b      	ldr	r3, [pc, #108]	@ (800c87c <temperature_out+0xb4>)
 800c810:	21ff      	movs	r1, #255	@ 0xff
 800c812:	9101      	str	r1, [sp, #4]
 800c814:	2100      	movs	r1, #0
 800c816:	9100      	str	r1, [sp, #0]
 800c818:	0021      	movs	r1, r4
 800c81a:	f7ff fdb3 	bl	800c384 <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800c81e:	2343      	movs	r3, #67	@ 0x43
 800c820:	0018      	movs	r0, r3
 800c822:	231e      	movs	r3, #30
 800c824:	001c      	movs	r4, r3
 800c826:	4b14      	ldr	r3, [pc, #80]	@ (800c878 <temperature_out+0xb0>)
 800c828:	785a      	ldrb	r2, [r3, #1]
 800c82a:	4b14      	ldr	r3, [pc, #80]	@ (800c87c <temperature_out+0xb4>)
 800c82c:	21ff      	movs	r1, #255	@ 0xff
 800c82e:	9101      	str	r1, [sp, #4]
 800c830:	2100      	movs	r1, #0
 800c832:	9100      	str	r1, [sp, #0]
 800c834:	0021      	movs	r1, r4
 800c836:	f7ff fda5 	bl	800c384 <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); //Draw decimal point
 800c83a:	2301      	movs	r3, #1
 800c83c:	9300      	str	r3, [sp, #0]
 800c83e:	2305      	movs	r3, #5
 800c840:	2200      	movs	r2, #0
 800c842:	2164      	movs	r1, #100	@ 0x64
 800c844:	2083      	movs	r0, #131	@ 0x83
 800c846:	f7ff fb15 	bl	800be74 <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);					
 800c84a:	238e      	movs	r3, #142	@ 0x8e
 800c84c:	0018      	movs	r0, r3
 800c84e:	232e      	movs	r3, #46	@ 0x2e
 800c850:	001c      	movs	r4, r3
 800c852:	4b09      	ldr	r3, [pc, #36]	@ (800c878 <temperature_out+0xb0>)
 800c854:	789a      	ldrb	r2, [r3, #2]
 800c856:	4b0a      	ldr	r3, [pc, #40]	@ (800c880 <temperature_out+0xb8>)
 800c858:	21ff      	movs	r1, #255	@ 0xff
 800c85a:	9101      	str	r1, [sp, #4]
 800c85c:	2100      	movs	r1, #0
 800c85e:	9100      	str	r1, [sp, #0]
 800c860:	0021      	movs	r1, r4
 800c862:	f7ff fd8f 	bl	800c384 <Paint_DrawChar>

//	EPD_1IN54_V2_DisplayPart(BlackImage);	// 0.84 sec ms
}
 800c866:	46c0      	nop			@ (mov r8, r8)
 800c868:	46bd      	mov	sp, r7
 800c86a:	b003      	add	sp, #12
 800c86c:	bd90      	pop	{r4, r7, pc}
 800c86e:	46c0      	nop			@ (mov r8, r8)
 800c870:	0800fd84 	.word	0x0800fd84
 800c874:	0800fd90 	.word	0x0800fd90
 800c878:	200005a0 	.word	0x200005a0
 800c87c:	20000150 	.word	0x20000150
 800c880:	20000170 	.word	0x20000170

0800c884 <humidity_out>:


void humidity_out(uint16_t hum){
 800c884:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c886:	b087      	sub	sp, #28
 800c888:	af02      	add	r7, sp, #8
 800c88a:	0002      	movs	r2, r0
 800c88c:	1dbb      	adds	r3, r7, #6
 800c88e:	801a      	strh	r2, [r3, #0]

	printf("**  H out\n");
 800c890:	4b1d      	ldr	r3, [pc, #116]	@ (800c908 <humidity_out+0x84>)
 800c892:	0018      	movs	r0, r3
 800c894:	f7f8 fec4 	bl	8005620 <printf_>
	uint8_t x = 125;
 800c898:	240f      	movs	r4, #15
 800c89a:	193b      	adds	r3, r7, r4
 800c89c:	227d      	movs	r2, #125	@ 0x7d
 800c89e:	701a      	strb	r2, [r3, #0]
	uint8_t y = 150;
 800c8a0:	250e      	movs	r5, #14
 800c8a2:	197b      	adds	r3, r7, r5
 800c8a4:	2296      	movs	r2, #150	@ 0x96
 800c8a6:	701a      	strb	r2, [r3, #0]
	char pcent = '%';
 800c8a8:	260d      	movs	r6, #13
 800c8aa:	19bb      	adds	r3, r7, r6
 800c8ac:	2225      	movs	r2, #37	@ 0x25
 800c8ae:	701a      	strb	r2, [r3, #0]
	sprintf(str_array, "%2d", hum);
 800c8b0:	1dbb      	adds	r3, r7, #6
 800c8b2:	881a      	ldrh	r2, [r3, #0]
 800c8b4:	4915      	ldr	r1, [pc, #84]	@ (800c90c <humidity_out+0x88>)
 800c8b6:	4b16      	ldr	r3, [pc, #88]	@ (800c910 <humidity_out+0x8c>)
 800c8b8:	0018      	movs	r0, r3
 800c8ba:	f7f8 fecf 	bl	800565c <sprintf_>
	// append % to string
    strncat(str_array, &pcent, 1);
 800c8be:	19b9      	adds	r1, r7, r6
 800c8c0:	4b13      	ldr	r3, [pc, #76]	@ (800c910 <humidity_out+0x8c>)
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	0018      	movs	r0, r3
 800c8c6:	f001 f92d 	bl	800db24 <strncat>
	
	/******************************************************************************
	void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,tFont* Font, UWORD Color_Foreground, UWORD Color_Background)
	******************************************************************************/

	Paint_ClearWindows(x, y, 200, 197, WHITE);	// 10^1
 800c8ca:	193b      	adds	r3, r7, r4
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	b298      	uxth	r0, r3
 800c8d0:	197b      	adds	r3, r7, r5
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	b299      	uxth	r1, r3
 800c8d6:	23ff      	movs	r3, #255	@ 0xff
 800c8d8:	9300      	str	r3, [sp, #0]
 800c8da:	23c5      	movs	r3, #197	@ 0xc5
 800c8dc:	22c8      	movs	r2, #200	@ 0xc8
 800c8de:	f7ff fa7f 	bl	800bde0 <Paint_ClearWindows>
	Paint_DrawString_EN(x, y, (char*)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800c8e2:	193b      	adds	r3, r7, r4
 800c8e4:	781b      	ldrb	r3, [r3, #0]
 800c8e6:	b298      	uxth	r0, r3
 800c8e8:	197b      	adds	r3, r7, r5
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	b299      	uxth	r1, r3
 800c8ee:	4b09      	ldr	r3, [pc, #36]	@ (800c914 <humidity_out+0x90>)
 800c8f0:	4a07      	ldr	r2, [pc, #28]	@ (800c910 <humidity_out+0x8c>)
 800c8f2:	2400      	movs	r4, #0
 800c8f4:	9401      	str	r4, [sp, #4]
 800c8f6:	24ff      	movs	r4, #255	@ 0xff
 800c8f8:	9400      	str	r4, [sp, #0]
 800c8fa:	f7ff fe29 	bl	800c550 <Paint_DrawString_EN>

}
 800c8fe:	46c0      	nop			@ (mov r8, r8)
 800c900:	46bd      	mov	sp, r7
 800c902:	b005      	add	sp, #20
 800c904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c906:	46c0      	nop			@ (mov r8, r8)
 800c908:	0800fd94 	.word	0x0800fd94
 800c90c:	0800fd80 	.word	0x0800fd80
 800c910:	200005a0 	.word	0x200005a0
 800c914:	20000168 	.word	0x20000168

0800c918 <ESP_Init>:



//  **************************************************************************************

int ESP_Init(void){ 
 800c918:	b580      	push	{r7, lr}
 800c91a:	b086      	sub	sp, #24
 800c91c:	af04      	add	r7, sp, #16
	printf("ESP_Init\n");
 800c91e:	4b26      	ldr	r3, [pc, #152]	@ (800c9b8 <ESP_Init+0xa0>)
 800c920:	0018      	movs	r0, r3
 800c922:	f7f8 fe7d 	bl	8005620 <printf_>
    DEV_Module_Init();		// DC_L();SPI_CS_H();RST_H(); - set initial values
 800c926:	f7fe fc6f 	bl	800b208 <DEV_Module_Init>
    EPD_1IN54_V2_Init();	// Reset pin set low, set LUT etc.
 800c92a:	f7fe fdf3 	bl	800b514 <EPD_1IN54_V2_Init>

    //Create a new image cache    
    /* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
    UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0)? (EPD_1IN54_V2_WIDTH / 8 ): (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
 800c92e:	1dbb      	adds	r3, r7, #6
 800c930:	4a22      	ldr	r2, [pc, #136]	@ (800c9bc <ESP_Init+0xa4>)
 800c932:	801a      	strh	r2, [r3, #0]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800c934:	1dbb      	adds	r3, r7, #6
 800c936:	881b      	ldrh	r3, [r3, #0]
 800c938:	0018      	movs	r0, r3
 800c93a:	f000 faad 	bl	800ce98 <malloc>
 800c93e:	0003      	movs	r3, r0
 800c940:	001a      	movs	r2, r3
 800c942:	4b1f      	ldr	r3, [pc, #124]	@ (800c9c0 <ESP_Init+0xa8>)
 800c944:	601a      	str	r2, [r3, #0]
 800c946:	4b1e      	ldr	r3, [pc, #120]	@ (800c9c0 <ESP_Init+0xa8>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d106      	bne.n	800c95c <ESP_Init+0x44>
        printf("Failed to apply for black memory...\r\n");
 800c94e:	4b1d      	ldr	r3, [pc, #116]	@ (800c9c4 <ESP_Init+0xac>)
 800c950:	0018      	movs	r0, r3
 800c952:	f7f8 fe65 	bl	8005620 <printf_>
        return -1;
 800c956:	2301      	movs	r3, #1
 800c958:	425b      	negs	r3, r3
 800c95a:	e029      	b.n	800c9b0 <ESP_Init+0x98>
    }
	
	Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800c95c:	4b18      	ldr	r3, [pc, #96]	@ (800c9c0 <ESP_Init+0xa8>)
 800c95e:	6818      	ldr	r0, [r3, #0]
 800c960:	23ff      	movs	r3, #255	@ 0xff
 800c962:	9300      	str	r3, [sp, #0]
 800c964:	2300      	movs	r3, #0
 800c966:	22c8      	movs	r2, #200	@ 0xc8
 800c968:	21c8      	movs	r1, #200	@ 0xc8
 800c96a:	f7fe ff91 	bl	800b890 <Paint_NewImage>
	
//  	Paint_Clear(WHITE);
    Paint_SelectImage(BlackImage);
 800c96e:	4b14      	ldr	r3, [pc, #80]	@ (800c9c0 <ESP_Init+0xa8>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	0018      	movs	r0, r3
 800c974:	f7fe fffa 	bl	800b96c <Paint_SelectImage>
    Paint_Clear(WHITE);
 800c978:	20ff      	movs	r0, #255	@ 0xff
 800c97a:	f7ff f9a3 	bl	800bcc4 <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800c97e:	2300      	movs	r3, #0
 800c980:	9302      	str	r3, [sp, #8]
 800c982:	2302      	movs	r3, #2
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	2300      	movs	r3, #0
 800c988:	9300      	str	r3, [sp, #0]
 800c98a:	238c      	movs	r3, #140	@ 0x8c
 800c98c:	22c6      	movs	r2, #198	@ 0xc6
 800c98e:	2103      	movs	r1, #3
 800c990:	2002      	movs	r0, #2
 800c992:	f7ff fc2f 	bl	800c1f4 <Paint_DrawRectangle>
	
    EPD_1IN54_V2_Display(BlackImage);	// Write data to display's RAM (do you really need it?)
 800c996:	4b0a      	ldr	r3, [pc, #40]	@ (800c9c0 <ESP_Init+0xa8>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	0018      	movs	r0, r3
 800c99c:	f7fe fe44 	bl	800b628 <EPD_1IN54_V2_Display>
	 
    EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
 800c9a0:	4b07      	ldr	r3, [pc, #28]	@ (800c9c0 <ESP_Init+0xa8>)
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	0018      	movs	r0, r3
 800c9a6:	f7fe fe8e 	bl	800b6c6 <EPD_1IN54_V2_DisplayPartBaseImage>
	EPD_1IN54_V2_Init_Partial();
 800c9aa:	f7fe fdfb 	bl	800b5a4 <EPD_1IN54_V2_Init_Partial>
	
	return 0;
 800c9ae:	2300      	movs	r3, #0
}
 800c9b0:	0018      	movs	r0, r3
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	b002      	add	sp, #8
 800c9b6:	bd80      	pop	{r7, pc}
 800c9b8:	0800fda0 	.word	0x0800fda0
 800c9bc:	00001388 	.word	0x00001388
 800c9c0:	2000059c 	.word	0x2000059c
 800c9c4:	0800fdac 	.word	0x0800fdac

0800c9c8 <final_message>:


void final_message(uint16_t bat_voltage){ 	// sleep
 800c9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ca:	b087      	sub	sp, #28
 800c9cc:	af02      	add	r7, sp, #8
 800c9ce:	0002      	movs	r2, r0
 800c9d0:	1dbb      	adds	r3, r7, #6
 800c9d2:	801a      	strh	r2, [r3, #0]
	
	ESP_Init();
 800c9d4:	f7ff ffa0 	bl	800c918 <ESP_Init>
	uint16_t Xstart = 5;
 800c9d8:	250e      	movs	r5, #14
 800c9da:	197b      	adds	r3, r7, r5
 800c9dc:	2205      	movs	r2, #5
 800c9de:	801a      	strh	r2, [r3, #0]
	uint16_t Ystart = 2;
 800c9e0:	260c      	movs	r6, #12
 800c9e2:	19bb      	adds	r3, r7, r6
 800c9e4:	2202      	movs	r2, #2
 800c9e6:	801a      	strh	r2, [r3, #0]
	
	EPD_1IN54_V2_Init();
 800c9e8:	f7fe fd94 	bl	800b514 <EPD_1IN54_V2_Init>
	Paint_SelectImage(BlackImage);	// Paint.Image = image;
 800c9ec:	4b32      	ldr	r3, [pc, #200]	@ (800cab8 <final_message+0xf0>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	0018      	movs	r0, r3
 800c9f2:	f7fe ffbb 	bl	800b96c <Paint_SelectImage>
	Paint_Clear(WHITE);
 800c9f6:	20ff      	movs	r0, #255	@ 0xff
 800c9f8:	f7ff f964 	bl	800bcc4 <Paint_Clear>

	sprintf(str_array, "%d", bat_voltage);	
 800c9fc:	1dbb      	adds	r3, r7, #6
 800c9fe:	881a      	ldrh	r2, [r3, #0]
 800ca00:	492e      	ldr	r1, [pc, #184]	@ (800cabc <final_message+0xf4>)
 800ca02:	4b2f      	ldr	r3, [pc, #188]	@ (800cac0 <final_message+0xf8>)
 800ca04:	0018      	movs	r0, r3
 800ca06:	f7f8 fe29 	bl	800565c <sprintf_>
	Paint_DrawString_EN(Xstart, Ystart, "Vbat:", &calibri_20pts, WHITE, BLACK);			// font size 17,24
 800ca0a:	4c2e      	ldr	r4, [pc, #184]	@ (800cac4 <final_message+0xfc>)
 800ca0c:	4a2e      	ldr	r2, [pc, #184]	@ (800cac8 <final_message+0x100>)
 800ca0e:	19bb      	adds	r3, r7, r6
 800ca10:	8819      	ldrh	r1, [r3, #0]
 800ca12:	197b      	adds	r3, r7, r5
 800ca14:	8818      	ldrh	r0, [r3, #0]
 800ca16:	2300      	movs	r3, #0
 800ca18:	9301      	str	r3, [sp, #4]
 800ca1a:	23ff      	movs	r3, #255	@ 0xff
 800ca1c:	9300      	str	r3, [sp, #0]
 800ca1e:	0023      	movs	r3, r4
 800ca20:	f7ff fd96 	bl	800c550 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 7*10, Ystart, str_array, &calibri_20pts, WHITE, BLACK);
 800ca24:	197b      	adds	r3, r7, r5
 800ca26:	881b      	ldrh	r3, [r3, #0]
 800ca28:	3346      	adds	r3, #70	@ 0x46
 800ca2a:	b298      	uxth	r0, r3
 800ca2c:	4c25      	ldr	r4, [pc, #148]	@ (800cac4 <final_message+0xfc>)
 800ca2e:	4a24      	ldr	r2, [pc, #144]	@ (800cac0 <final_message+0xf8>)
 800ca30:	19bb      	adds	r3, r7, r6
 800ca32:	8819      	ldrh	r1, [r3, #0]
 800ca34:	2300      	movs	r3, #0
 800ca36:	9301      	str	r3, [sp, #4]
 800ca38:	23ff      	movs	r3, #255	@ 0xff
 800ca3a:	9300      	str	r3, [sp, #0]
 800ca3c:	0023      	movs	r3, r4
 800ca3e:	f7ff fd87 	bl	800c550 <Paint_DrawString_EN>
	
	Show_RTC_Calendar();
 800ca42:	f000 f849 	bl	800cad8 <Show_RTC_Calendar>
	Paint_DrawString_EN(Xstart, Ystart+ 75, "EndTime:", &calibri_20pts, WHITE, BLACK);
 800ca46:	19bb      	adds	r3, r7, r6
 800ca48:	881b      	ldrh	r3, [r3, #0]
 800ca4a:	334b      	adds	r3, #75	@ 0x4b
 800ca4c:	b299      	uxth	r1, r3
 800ca4e:	4c1d      	ldr	r4, [pc, #116]	@ (800cac4 <final_message+0xfc>)
 800ca50:	4a1e      	ldr	r2, [pc, #120]	@ (800cacc <final_message+0x104>)
 800ca52:	197b      	adds	r3, r7, r5
 800ca54:	8818      	ldrh	r0, [r3, #0]
 800ca56:	2300      	movs	r3, #0
 800ca58:	9301      	str	r3, [sp, #4]
 800ca5a:	23ff      	movs	r3, #255	@ 0xff
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	0023      	movs	r3, r4
 800ca60:	f7ff fd76 	bl	800c550 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart, Ystart + 100, aEndTime, &calibri_20pts, WHITE, BLACK);
 800ca64:	19bb      	adds	r3, r7, r6
 800ca66:	881b      	ldrh	r3, [r3, #0]
 800ca68:	3364      	adds	r3, #100	@ 0x64
 800ca6a:	b299      	uxth	r1, r3
 800ca6c:	4c15      	ldr	r4, [pc, #84]	@ (800cac4 <final_message+0xfc>)
 800ca6e:	4a18      	ldr	r2, [pc, #96]	@ (800cad0 <final_message+0x108>)
 800ca70:	197b      	adds	r3, r7, r5
 800ca72:	8818      	ldrh	r0, [r3, #0]
 800ca74:	2300      	movs	r3, #0
 800ca76:	9301      	str	r3, [sp, #4]
 800ca78:	23ff      	movs	r3, #255	@ 0xff
 800ca7a:	9300      	str	r3, [sp, #0]
 800ca7c:	0023      	movs	r3, r4
 800ca7e:	f7ff fd67 	bl	800c550 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 6*10 + 20, Ystart + 100, aEndDate, &calibri_20pts, WHITE, BLACK);
 800ca82:	197b      	adds	r3, r7, r5
 800ca84:	881b      	ldrh	r3, [r3, #0]
 800ca86:	3350      	adds	r3, #80	@ 0x50
 800ca88:	b298      	uxth	r0, r3
 800ca8a:	19bb      	adds	r3, r7, r6
 800ca8c:	881b      	ldrh	r3, [r3, #0]
 800ca8e:	3364      	adds	r3, #100	@ 0x64
 800ca90:	b299      	uxth	r1, r3
 800ca92:	4b0c      	ldr	r3, [pc, #48]	@ (800cac4 <final_message+0xfc>)
 800ca94:	4a0f      	ldr	r2, [pc, #60]	@ (800cad4 <final_message+0x10c>)
 800ca96:	2400      	movs	r4, #0
 800ca98:	9401      	str	r4, [sp, #4]
 800ca9a:	24ff      	movs	r4, #255	@ 0xff
 800ca9c:	9400      	str	r4, [sp, #0]
 800ca9e:	f7ff fd57 	bl	800c550 <Paint_DrawString_EN>
			
	EPD_1IN54_V2_Display(BlackImage);
 800caa2:	4b05      	ldr	r3, [pc, #20]	@ (800cab8 <final_message+0xf0>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	0018      	movs	r0, r3
 800caa8:	f7fe fdbe 	bl	800b628 <EPD_1IN54_V2_Display>
	EPD_1IN54_V2_Sleep();
 800caac:	f7fe fee4 	bl	800b878 <EPD_1IN54_V2_Sleep>
}
 800cab0:	46c0      	nop			@ (mov r8, r8)
 800cab2:	46bd      	mov	sp, r7
 800cab4:	b005      	add	sp, #20
 800cab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cab8:	2000059c 	.word	0x2000059c
 800cabc:	0800fdd4 	.word	0x0800fdd4
 800cac0:	200005a0 	.word	0x200005a0
 800cac4:	20000158 	.word	0x20000158
 800cac8:	0800fdd8 	.word	0x0800fdd8
 800cacc:	0800fde0 	.word	0x0800fde0
 800cad0:	20000574 	.word	0x20000574
 800cad4:	20000588 	.word	0x20000588

0800cad8 <Show_RTC_Calendar>:



void Show_RTC_Calendar(void)
{
 800cad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cada:	b083      	sub	sp, #12
 800cadc:	af02      	add	r7, sp, #8
  /* Note: need to convert in decimal value in using __LL_RTC_CONVERT_BCD2BIN helper macro */
  /* Display time Format : hh:mm:ss */
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cade:	4b61      	ldr	r3, [pc, #388]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cae0:	0018      	movs	r0, r3
 800cae2:	f7ff fd91 	bl	800c608 <LL_RTC_TIME_GetHour>
 800cae6:	0003      	movs	r3, r0
 800cae8:	b2db      	uxtb	r3, r3
 800caea:	111b      	asrs	r3, r3, #4
 800caec:	b2db      	uxtb	r3, r3
 800caee:	220f      	movs	r2, #15
 800caf0:	4013      	ands	r3, r2
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	1c1a      	adds	r2, r3, #0
 800caf6:	0092      	lsls	r2, r2, #2
 800caf8:	18d3      	adds	r3, r2, r3
 800cafa:	18db      	adds	r3, r3, r3
 800cafc:	b2dc      	uxtb	r4, r3
 800cafe:	4b59      	ldr	r3, [pc, #356]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb00:	0018      	movs	r0, r3
 800cb02:	f7ff fd81 	bl	800c608 <LL_RTC_TIME_GetHour>
 800cb06:	0003      	movs	r3, r0
 800cb08:	b2db      	uxtb	r3, r3
 800cb0a:	220f      	movs	r2, #15
 800cb0c:	4013      	ands	r3, r2
 800cb0e:	b2db      	uxtb	r3, r3
 800cb10:	18e3      	adds	r3, r4, r3
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	001d      	movs	r5, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC)), 
 800cb16:	4b53      	ldr	r3, [pc, #332]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb18:	0018      	movs	r0, r3
 800cb1a:	f7ff fd8b 	bl	800c634 <LL_RTC_TIME_GetMinute>
 800cb1e:	0003      	movs	r3, r0
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	111b      	asrs	r3, r3, #4
 800cb24:	b2db      	uxtb	r3, r3
 800cb26:	220f      	movs	r2, #15
 800cb28:	4013      	ands	r3, r2
 800cb2a:	b2db      	uxtb	r3, r3
 800cb2c:	1c1a      	adds	r2, r3, #0
 800cb2e:	0092      	lsls	r2, r2, #2
 800cb30:	18d3      	adds	r3, r2, r3
 800cb32:	18db      	adds	r3, r3, r3
 800cb34:	b2dc      	uxtb	r4, r3
 800cb36:	4b4b      	ldr	r3, [pc, #300]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb38:	0018      	movs	r0, r3
 800cb3a:	f7ff fd7b 	bl	800c634 <LL_RTC_TIME_GetMinute>
 800cb3e:	0003      	movs	r3, r0
 800cb40:	b2db      	uxtb	r3, r3
 800cb42:	220f      	movs	r2, #15
 800cb44:	4013      	ands	r3, r2
 800cb46:	b2db      	uxtb	r3, r3
 800cb48:	18e3      	adds	r3, r4, r3
 800cb4a:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cb4c:	001e      	movs	r6, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800cb4e:	4b45      	ldr	r3, [pc, #276]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb50:	0018      	movs	r0, r3
 800cb52:	f7ff fd85 	bl	800c660 <LL_RTC_TIME_GetSecond>
 800cb56:	0003      	movs	r3, r0
 800cb58:	b2db      	uxtb	r3, r3
 800cb5a:	111b      	asrs	r3, r3, #4
 800cb5c:	b2db      	uxtb	r3, r3
 800cb5e:	220f      	movs	r2, #15
 800cb60:	4013      	ands	r3, r2
 800cb62:	b2db      	uxtb	r3, r3
 800cb64:	1c1a      	adds	r2, r3, #0
 800cb66:	0092      	lsls	r2, r2, #2
 800cb68:	18d3      	adds	r3, r2, r3
 800cb6a:	18db      	adds	r3, r3, r3
 800cb6c:	b2dc      	uxtb	r4, r3
 800cb6e:	4b3d      	ldr	r3, [pc, #244]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb70:	0018      	movs	r0, r3
 800cb72:	f7ff fd75 	bl	800c660 <LL_RTC_TIME_GetSecond>
 800cb76:	0003      	movs	r3, r0
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	220f      	movs	r2, #15
 800cb7c:	4013      	ands	r3, r2
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	18e3      	adds	r3, r4, r3
 800cb82:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cb84:	4938      	ldr	r1, [pc, #224]	@ (800cc68 <Show_RTC_Calendar+0x190>)
 800cb86:	4839      	ldr	r0, [pc, #228]	@ (800cc6c <Show_RTC_Calendar+0x194>)
 800cb88:	9300      	str	r3, [sp, #0]
 800cb8a:	0033      	movs	r3, r6
 800cb8c:	002a      	movs	r2, r5
 800cb8e:	f7f8 fd65 	bl	800565c <sprintf_>
  
  /* Display date Format : mm-dd-yy */
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cb92:	4b34      	ldr	r3, [pc, #208]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cb94:	0018      	movs	r0, r3
 800cb96:	f7ff fd88 	bl	800c6aa <LL_RTC_DATE_GetMonth>
 800cb9a:	0003      	movs	r3, r0
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	111b      	asrs	r3, r3, #4
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	220f      	movs	r2, #15
 800cba4:	4013      	ands	r3, r2
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	1c1a      	adds	r2, r3, #0
 800cbaa:	0092      	lsls	r2, r2, #2
 800cbac:	18d3      	adds	r3, r2, r3
 800cbae:	18db      	adds	r3, r3, r3
 800cbb0:	b2dc      	uxtb	r4, r3
 800cbb2:	4b2c      	ldr	r3, [pc, #176]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cbb4:	0018      	movs	r0, r3
 800cbb6:	f7ff fd78 	bl	800c6aa <LL_RTC_DATE_GetMonth>
 800cbba:	0003      	movs	r3, r0
 800cbbc:	b2db      	uxtb	r3, r3
 800cbbe:	220f      	movs	r2, #15
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	18e3      	adds	r3, r4, r3
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	001d      	movs	r5, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC)), 
 800cbca:	4b26      	ldr	r3, [pc, #152]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cbcc:	0018      	movs	r0, r3
 800cbce:	f7ff fd82 	bl	800c6d6 <LL_RTC_DATE_GetDay>
 800cbd2:	0003      	movs	r3, r0
 800cbd4:	b2db      	uxtb	r3, r3
 800cbd6:	111b      	asrs	r3, r3, #4
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	220f      	movs	r2, #15
 800cbdc:	4013      	ands	r3, r2
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	1c1a      	adds	r2, r3, #0
 800cbe2:	0092      	lsls	r2, r2, #2
 800cbe4:	18d3      	adds	r3, r2, r3
 800cbe6:	18db      	adds	r3, r3, r3
 800cbe8:	b2dc      	uxtb	r4, r3
 800cbea:	4b1e      	ldr	r3, [pc, #120]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cbec:	0018      	movs	r0, r3
 800cbee:	f7ff fd72 	bl	800c6d6 <LL_RTC_DATE_GetDay>
 800cbf2:	0003      	movs	r3, r0
 800cbf4:	b2db      	uxtb	r3, r3
 800cbf6:	220f      	movs	r2, #15
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	b2db      	uxtb	r3, r3
 800cbfc:	18e3      	adds	r3, r4, r3
 800cbfe:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cc00:	001e      	movs	r6, r3
          2000 + __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
 800cc02:	4b18      	ldr	r3, [pc, #96]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cc04:	0018      	movs	r0, r3
 800cc06:	f7ff fd3a 	bl	800c67e <LL_RTC_DATE_GetYear>
 800cc0a:	0003      	movs	r3, r0
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	111b      	asrs	r3, r3, #4
 800cc10:	b2db      	uxtb	r3, r3
 800cc12:	220f      	movs	r2, #15
 800cc14:	4013      	ands	r3, r2
 800cc16:	b2db      	uxtb	r3, r3
 800cc18:	1c1a      	adds	r2, r3, #0
 800cc1a:	0092      	lsls	r2, r2, #2
 800cc1c:	18d3      	adds	r3, r2, r3
 800cc1e:	18db      	adds	r3, r3, r3
 800cc20:	b2dc      	uxtb	r4, r3
 800cc22:	4b10      	ldr	r3, [pc, #64]	@ (800cc64 <Show_RTC_Calendar+0x18c>)
 800cc24:	0018      	movs	r0, r3
 800cc26:	f7ff fd2a 	bl	800c67e <LL_RTC_DATE_GetYear>
 800cc2a:	0003      	movs	r3, r0
 800cc2c:	b2db      	uxtb	r3, r3
 800cc2e:	220f      	movs	r2, #15
 800cc30:	4013      	ands	r3, r2
 800cc32:	b2db      	uxtb	r3, r3
 800cc34:	18e3      	adds	r3, r4, r3
 800cc36:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cc38:	22fa      	movs	r2, #250	@ 0xfa
 800cc3a:	00d2      	lsls	r2, r2, #3
 800cc3c:	4694      	mov	ip, r2
 800cc3e:	4463      	add	r3, ip
 800cc40:	490b      	ldr	r1, [pc, #44]	@ (800cc70 <Show_RTC_Calendar+0x198>)
 800cc42:	480c      	ldr	r0, [pc, #48]	@ (800cc74 <Show_RTC_Calendar+0x19c>)
 800cc44:	9300      	str	r3, [sp, #0]
 800cc46:	0033      	movs	r3, r6
 800cc48:	002a      	movs	r2, r5
 800cc4a:	f7f8 fd07 	bl	800565c <sprintf_>
  printf("%s\t %s\n", aEndTime, aEndDate);
 800cc4e:	4a09      	ldr	r2, [pc, #36]	@ (800cc74 <Show_RTC_Calendar+0x19c>)
 800cc50:	4906      	ldr	r1, [pc, #24]	@ (800cc6c <Show_RTC_Calendar+0x194>)
 800cc52:	4b09      	ldr	r3, [pc, #36]	@ (800cc78 <Show_RTC_Calendar+0x1a0>)
 800cc54:	0018      	movs	r0, r3
 800cc56:	f7f8 fce3 	bl	8005620 <printf_>
  
} 
 800cc5a:	46c0      	nop			@ (mov r8, r8)
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	b001      	add	sp, #4
 800cc60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc62:	46c0      	nop			@ (mov r8, r8)
 800cc64:	40002800 	.word	0x40002800
 800cc68:	0800fdec 	.word	0x0800fdec
 800cc6c:	20000574 	.word	0x20000574
 800cc70:	0800fdfc 	.word	0x0800fdfc
 800cc74:	20000588 	.word	0x20000588
 800cc78:	0800fe0c 	.word	0x0800fe0c

0800cc7c <ESP_Init_standby>:

//	**************************___ ESP_Init_after_standby ___**********************
int ESP_Init_standby(void){ 
 800cc7c:	b590      	push	{r4, r7, lr}
 800cc7e:	b087      	sub	sp, #28
 800cc80:	af04      	add	r7, sp, #16
	printf("ESP_Init_standby\n");
 800cc82:	4b77      	ldr	r3, [pc, #476]	@ (800ce60 <ESP_Init_standby+0x1e4>)
 800cc84:	0018      	movs	r0, r3
 800cc86:	f7f8 fccb 	bl	8005620 <printf_>
    //Create a new image cache    
    /* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
    UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0)? (EPD_1IN54_V2_WIDTH / 8 ): (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
 800cc8a:	1dbb      	adds	r3, r7, #6
 800cc8c:	4a75      	ldr	r2, [pc, #468]	@ (800ce64 <ESP_Init_standby+0x1e8>)
 800cc8e:	801a      	strh	r2, [r3, #0]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800cc90:	1dbb      	adds	r3, r7, #6
 800cc92:	881b      	ldrh	r3, [r3, #0]
 800cc94:	0018      	movs	r0, r3
 800cc96:	f000 f8ff 	bl	800ce98 <malloc>
 800cc9a:	0003      	movs	r3, r0
 800cc9c:	001a      	movs	r2, r3
 800cc9e:	4b72      	ldr	r3, [pc, #456]	@ (800ce68 <ESP_Init_standby+0x1ec>)
 800cca0:	601a      	str	r2, [r3, #0]
 800cca2:	4b71      	ldr	r3, [pc, #452]	@ (800ce68 <ESP_Init_standby+0x1ec>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d106      	bne.n	800ccb8 <ESP_Init_standby+0x3c>
        printf("Failed to apply for black memory...\r\n");
 800ccaa:	4b70      	ldr	r3, [pc, #448]	@ (800ce6c <ESP_Init_standby+0x1f0>)
 800ccac:	0018      	movs	r0, r3
 800ccae:	f7f8 fcb7 	bl	8005620 <printf_>
        return -1;
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	425b      	negs	r3, r3
 800ccb6:	e0cf      	b.n	800ce58 <ESP_Init_standby+0x1dc>
    }
		Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800ccb8:	4b6b      	ldr	r3, [pc, #428]	@ (800ce68 <ESP_Init_standby+0x1ec>)
 800ccba:	6818      	ldr	r0, [r3, #0]
 800ccbc:	23ff      	movs	r3, #255	@ 0xff
 800ccbe:	9300      	str	r3, [sp, #0]
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	22c8      	movs	r2, #200	@ 0xc8
 800ccc4:	21c8      	movs	r1, #200	@ 0xc8
 800ccc6:	f7fe fde3 	bl	800b890 <Paint_NewImage>
		
	// Drawing on the image ======================================================
//    INFO("Drawing\r\n");

    Paint_SelectImage(BlackImage);	// Paint.Image = image;
 800ccca:	4b67      	ldr	r3, [pc, #412]	@ (800ce68 <ESP_Init_standby+0x1ec>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	0018      	movs	r0, r3
 800ccd0:	f7fe fe4c 	bl	800b96c <Paint_SelectImage>
    Paint_Clear(WHITE);
 800ccd4:	20ff      	movs	r0, #255	@ 0xff
 800ccd6:	f7fe fff5 	bl	800bcc4 <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800ccda:	2300      	movs	r3, #0
 800ccdc:	9302      	str	r3, [sp, #8]
 800ccde:	2302      	movs	r3, #2
 800cce0:	9301      	str	r3, [sp, #4]
 800cce2:	2300      	movs	r3, #0
 800cce4:	9300      	str	r3, [sp, #0]
 800cce6:	238c      	movs	r3, #140	@ 0x8c
 800cce8:	22c6      	movs	r2, #198	@ 0xc6
 800ccea:	2103      	movs	r1, #3
 800ccec:	2002      	movs	r0, #2
 800ccee:	f7ff fa81 	bl	800c1f4 <Paint_DrawRectangle>
	
// T	
	sprintf(str_array, "%3d", T_old);
 800ccf2:	4b5f      	ldr	r3, [pc, #380]	@ (800ce70 <ESP_Init_standby+0x1f4>)
 800ccf4:	881b      	ldrh	r3, [r3, #0]
 800ccf6:	001a      	movs	r2, r3
 800ccf8:	495e      	ldr	r1, [pc, #376]	@ (800ce74 <ESP_Init_standby+0x1f8>)
 800ccfa:	4b5f      	ldr	r3, [pc, #380]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800ccfc:	0018      	movs	r0, r3
 800ccfe:	f7f8 fcad 	bl	800565c <sprintf_>
	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800cd02:	230a      	movs	r3, #10
 800cd04:	0018      	movs	r0, r3
 800cd06:	231e      	movs	r3, #30
 800cd08:	001c      	movs	r4, r3
 800cd0a:	4b5b      	ldr	r3, [pc, #364]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cd0c:	781a      	ldrb	r2, [r3, #0]
 800cd0e:	4b5b      	ldr	r3, [pc, #364]	@ (800ce7c <ESP_Init_standby+0x200>)
 800cd10:	21ff      	movs	r1, #255	@ 0xff
 800cd12:	9101      	str	r1, [sp, #4]
 800cd14:	2100      	movs	r1, #0
 800cd16:	9100      	str	r1, [sp, #0]
 800cd18:	0021      	movs	r1, r4
 800cd1a:	f7ff fb33 	bl	800c384 <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800cd1e:	2343      	movs	r3, #67	@ 0x43
 800cd20:	0018      	movs	r0, r3
 800cd22:	231e      	movs	r3, #30
 800cd24:	001c      	movs	r4, r3
 800cd26:	4b54      	ldr	r3, [pc, #336]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cd28:	785a      	ldrb	r2, [r3, #1]
 800cd2a:	4b54      	ldr	r3, [pc, #336]	@ (800ce7c <ESP_Init_standby+0x200>)
 800cd2c:	21ff      	movs	r1, #255	@ 0xff
 800cd2e:	9101      	str	r1, [sp, #4]
 800cd30:	2100      	movs	r1, #0
 800cd32:	9100      	str	r1, [sp, #0]
 800cd34:	0021      	movs	r1, r4
 800cd36:	f7ff fb25 	bl	800c384 <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); //Draw decimal point
 800cd3a:	2301      	movs	r3, #1
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	2305      	movs	r3, #5
 800cd40:	2200      	movs	r2, #0
 800cd42:	2164      	movs	r1, #100	@ 0x64
 800cd44:	2083      	movs	r0, #131	@ 0x83
 800cd46:	f7ff f895 	bl	800be74 <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);		
 800cd4a:	238e      	movs	r3, #142	@ 0x8e
 800cd4c:	0018      	movs	r0, r3
 800cd4e:	232e      	movs	r3, #46	@ 0x2e
 800cd50:	001c      	movs	r4, r3
 800cd52:	4b49      	ldr	r3, [pc, #292]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cd54:	789a      	ldrb	r2, [r3, #2]
 800cd56:	4b4a      	ldr	r3, [pc, #296]	@ (800ce80 <ESP_Init_standby+0x204>)
 800cd58:	21ff      	movs	r1, #255	@ 0xff
 800cd5a:	9101      	str	r1, [sp, #4]
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	9100      	str	r1, [sp, #0]
 800cd60:	0021      	movs	r1, r4
 800cd62:	f7ff fb0f 	bl	800c384 <Paint_DrawChar>
		
// hum
	uint8_t x = 125;
 800cd66:	1d7b      	adds	r3, r7, #5
 800cd68:	227d      	movs	r2, #125	@ 0x7d
 800cd6a:	701a      	strb	r2, [r3, #0]
	uint8_t y = 150;	
 800cd6c:	1d3b      	adds	r3, r7, #4
 800cd6e:	2296      	movs	r2, #150	@ 0x96
 800cd70:	701a      	strb	r2, [r3, #0]
	char pcent = '%';
 800cd72:	1cfb      	adds	r3, r7, #3
 800cd74:	2225      	movs	r2, #37	@ 0x25
 800cd76:	701a      	strb	r2, [r3, #0]
	sprintf(str_array, "%2d", H_old);
 800cd78:	4b42      	ldr	r3, [pc, #264]	@ (800ce84 <ESP_Init_standby+0x208>)
 800cd7a:	881b      	ldrh	r3, [r3, #0]
 800cd7c:	001a      	movs	r2, r3
 800cd7e:	4942      	ldr	r1, [pc, #264]	@ (800ce88 <ESP_Init_standby+0x20c>)
 800cd80:	4b3d      	ldr	r3, [pc, #244]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cd82:	0018      	movs	r0, r3
 800cd84:	f7f8 fc6a 	bl	800565c <sprintf_>
	// append % to string
    strncat(str_array, &pcent, 1);
 800cd88:	1cf9      	adds	r1, r7, #3
 800cd8a:	4b3b      	ldr	r3, [pc, #236]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	0018      	movs	r0, r3
 800cd90:	f000 fec8 	bl	800db24 <strncat>
	Paint_DrawString_EN(x, y, (char*)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800cd94:	1d7b      	adds	r3, r7, #5
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	b298      	uxth	r0, r3
 800cd9a:	1d3b      	adds	r3, r7, #4
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	b299      	uxth	r1, r3
 800cda0:	4b3a      	ldr	r3, [pc, #232]	@ (800ce8c <ESP_Init_standby+0x210>)
 800cda2:	4a35      	ldr	r2, [pc, #212]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cda4:	2400      	movs	r4, #0
 800cda6:	9401      	str	r4, [sp, #4]
 800cda8:	24ff      	movs	r4, #255	@ 0xff
 800cdaa:	9400      	str	r4, [sp, #0]
 800cdac:	f7ff fbd0 	bl	800c550 <Paint_DrawString_EN>
	
// battery voltage	
		x = 3;
 800cdb0:	1d7b      	adds	r3, r7, #5
 800cdb2:	2203      	movs	r2, #3
 800cdb4:	701a      	strb	r2, [r3, #0]
		y = 160;
 800cdb6:	1d3b      	adds	r3, r7, #4
 800cdb8:	22a0      	movs	r2, #160	@ 0xa0
 800cdba:	701a      	strb	r2, [r3, #0]
		sprintf(str_array, "%3d", vbat_old);
 800cdbc:	4b34      	ldr	r3, [pc, #208]	@ (800ce90 <ESP_Init_standby+0x214>)
 800cdbe:	881b      	ldrh	r3, [r3, #0]
 800cdc0:	001a      	movs	r2, r3
 800cdc2:	492c      	ldr	r1, [pc, #176]	@ (800ce74 <ESP_Init_standby+0x1f8>)
 800cdc4:	4b2c      	ldr	r3, [pc, #176]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800cdc6:	0018      	movs	r0, r3
 800cdc8:	f7f8 fc48 	bl	800565c <sprintf_>
		
		Paint_ClearWindows(x, y, x+40, y+29, WHITE);			
 800cdcc:	1d7b      	adds	r3, r7, #5
 800cdce:	781b      	ldrb	r3, [r3, #0]
 800cdd0:	b298      	uxth	r0, r3
 800cdd2:	1d3b      	adds	r3, r7, #4
 800cdd4:	781b      	ldrb	r3, [r3, #0]
 800cdd6:	b299      	uxth	r1, r3
 800cdd8:	1d7b      	adds	r3, r7, #5
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	b29b      	uxth	r3, r3
 800cdde:	3328      	adds	r3, #40	@ 0x28
 800cde0:	b29a      	uxth	r2, r3
 800cde2:	1d3b      	adds	r3, r7, #4
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	331d      	adds	r3, #29
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	24ff      	movs	r4, #255	@ 0xff
 800cdee:	9400      	str	r4, [sp, #0]
 800cdf0:	f7fe fff6 	bl	800bde0 <Paint_ClearWindows>
		Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE);	// 	12, 29, 8
 800cdf4:	1d7b      	adds	r3, r7, #5
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	b298      	uxth	r0, r3
 800cdfa:	1d3b      	adds	r3, r7, #4
 800cdfc:	781b      	ldrb	r3, [r3, #0]
 800cdfe:	b299      	uxth	r1, r3
 800ce00:	4b1d      	ldr	r3, [pc, #116]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800ce02:	781a      	ldrb	r2, [r3, #0]
 800ce04:	4b23      	ldr	r3, [pc, #140]	@ (800ce94 <ESP_Init_standby+0x218>)
 800ce06:	24ff      	movs	r4, #255	@ 0xff
 800ce08:	9401      	str	r4, [sp, #4]
 800ce0a:	2400      	movs	r4, #0
 800ce0c:	9400      	str	r4, [sp, #0]
 800ce0e:	f7ff fab9 	bl	800c384 <Paint_DrawChar>
		Paint_DrawChar(x+12, y, str_array[1], &calibri_24pts, BLACK, WHITE);	
 800ce12:	1d7b      	adds	r3, r7, #5
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	330c      	adds	r3, #12
 800ce1a:	b298      	uxth	r0, r3
 800ce1c:	1d3b      	adds	r3, r7, #4
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	b299      	uxth	r1, r3
 800ce22:	4b15      	ldr	r3, [pc, #84]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800ce24:	785a      	ldrb	r2, [r3, #1]
 800ce26:	4b1b      	ldr	r3, [pc, #108]	@ (800ce94 <ESP_Init_standby+0x218>)
 800ce28:	24ff      	movs	r4, #255	@ 0xff
 800ce2a:	9401      	str	r4, [sp, #4]
 800ce2c:	2400      	movs	r4, #0
 800ce2e:	9400      	str	r4, [sp, #0]
 800ce30:	f7ff faa8 	bl	800c384 <Paint_DrawChar>
		Paint_DrawChar(x+12+12, y, str_array[2], &calibri_24pts, BLACK, WHITE);	
 800ce34:	1d7b      	adds	r3, r7, #5
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	3318      	adds	r3, #24
 800ce3c:	b298      	uxth	r0, r3
 800ce3e:	1d3b      	adds	r3, r7, #4
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	b299      	uxth	r1, r3
 800ce44:	4b0c      	ldr	r3, [pc, #48]	@ (800ce78 <ESP_Init_standby+0x1fc>)
 800ce46:	789a      	ldrb	r2, [r3, #2]
 800ce48:	4b12      	ldr	r3, [pc, #72]	@ (800ce94 <ESP_Init_standby+0x218>)
 800ce4a:	24ff      	movs	r4, #255	@ 0xff
 800ce4c:	9401      	str	r4, [sp, #4]
 800ce4e:	2400      	movs	r4, #0
 800ce50:	9400      	str	r4, [sp, #0]
 800ce52:	f7ff fa97 	bl	800c384 <Paint_DrawChar>
		
//		EPD_1IN54_V2_Display(BlackImage);		
//		EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
//		EPD_1IN54_V2_Init_Partial();
		
		return 0;
 800ce56:	2300      	movs	r3, #0
}
 800ce58:	0018      	movs	r0, r3
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	b003      	add	sp, #12
 800ce5e:	bd90      	pop	{r4, r7, pc}
 800ce60:	0800fe14 	.word	0x0800fe14
 800ce64:	00001388 	.word	0x00001388
 800ce68:	2000059c 	.word	0x2000059c
 800ce6c:	0800fdac 	.word	0x0800fdac
 800ce70:	2000041a 	.word	0x2000041a
 800ce74:	0800fd90 	.word	0x0800fd90
 800ce78:	200005a0 	.word	0x200005a0
 800ce7c:	20000150 	.word	0x20000150
 800ce80:	20000170 	.word	0x20000170
 800ce84:	20000418 	.word	0x20000418
 800ce88:	0800fd80 	.word	0x0800fd80
 800ce8c:	20000168 	.word	0x20000168
 800ce90:	2000041c 	.word	0x2000041c
 800ce94:	20000160 	.word	0x20000160

0800ce98 <malloc>:
 800ce98:	b510      	push	{r4, lr}
 800ce9a:	4b03      	ldr	r3, [pc, #12]	@ (800cea8 <malloc+0x10>)
 800ce9c:	0001      	movs	r1, r0
 800ce9e:	6818      	ldr	r0, [r3, #0]
 800cea0:	f000 f826 	bl	800cef0 <_malloc_r>
 800cea4:	bd10      	pop	{r4, pc}
 800cea6:	46c0      	nop			@ (mov r8, r8)
 800cea8:	20000184 	.word	0x20000184

0800ceac <sbrk_aligned>:
 800ceac:	b570      	push	{r4, r5, r6, lr}
 800ceae:	4e0f      	ldr	r6, [pc, #60]	@ (800ceec <sbrk_aligned+0x40>)
 800ceb0:	000d      	movs	r5, r1
 800ceb2:	6831      	ldr	r1, [r6, #0]
 800ceb4:	0004      	movs	r4, r0
 800ceb6:	2900      	cmp	r1, #0
 800ceb8:	d102      	bne.n	800cec0 <sbrk_aligned+0x14>
 800ceba:	f000 fe87 	bl	800dbcc <_sbrk_r>
 800cebe:	6030      	str	r0, [r6, #0]
 800cec0:	0029      	movs	r1, r5
 800cec2:	0020      	movs	r0, r4
 800cec4:	f000 fe82 	bl	800dbcc <_sbrk_r>
 800cec8:	1c43      	adds	r3, r0, #1
 800ceca:	d103      	bne.n	800ced4 <sbrk_aligned+0x28>
 800cecc:	2501      	movs	r5, #1
 800cece:	426d      	negs	r5, r5
 800ced0:	0028      	movs	r0, r5
 800ced2:	bd70      	pop	{r4, r5, r6, pc}
 800ced4:	2303      	movs	r3, #3
 800ced6:	1cc5      	adds	r5, r0, #3
 800ced8:	439d      	bics	r5, r3
 800ceda:	42a8      	cmp	r0, r5
 800cedc:	d0f8      	beq.n	800ced0 <sbrk_aligned+0x24>
 800cede:	1a29      	subs	r1, r5, r0
 800cee0:	0020      	movs	r0, r4
 800cee2:	f000 fe73 	bl	800dbcc <_sbrk_r>
 800cee6:	3001      	adds	r0, #1
 800cee8:	d1f2      	bne.n	800ced0 <sbrk_aligned+0x24>
 800ceea:	e7ef      	b.n	800cecc <sbrk_aligned+0x20>
 800ceec:	200005a8 	.word	0x200005a8

0800cef0 <_malloc_r>:
 800cef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cef2:	2203      	movs	r2, #3
 800cef4:	1ccb      	adds	r3, r1, #3
 800cef6:	4393      	bics	r3, r2
 800cef8:	3308      	adds	r3, #8
 800cefa:	0005      	movs	r5, r0
 800cefc:	001f      	movs	r7, r3
 800cefe:	2b0c      	cmp	r3, #12
 800cf00:	d234      	bcs.n	800cf6c <_malloc_r+0x7c>
 800cf02:	270c      	movs	r7, #12
 800cf04:	42b9      	cmp	r1, r7
 800cf06:	d833      	bhi.n	800cf70 <_malloc_r+0x80>
 800cf08:	0028      	movs	r0, r5
 800cf0a:	f000 f871 	bl	800cff0 <__malloc_lock>
 800cf0e:	4e37      	ldr	r6, [pc, #220]	@ (800cfec <_malloc_r+0xfc>)
 800cf10:	6833      	ldr	r3, [r6, #0]
 800cf12:	001c      	movs	r4, r3
 800cf14:	2c00      	cmp	r4, #0
 800cf16:	d12f      	bne.n	800cf78 <_malloc_r+0x88>
 800cf18:	0039      	movs	r1, r7
 800cf1a:	0028      	movs	r0, r5
 800cf1c:	f7ff ffc6 	bl	800ceac <sbrk_aligned>
 800cf20:	0004      	movs	r4, r0
 800cf22:	1c43      	adds	r3, r0, #1
 800cf24:	d15f      	bne.n	800cfe6 <_malloc_r+0xf6>
 800cf26:	6834      	ldr	r4, [r6, #0]
 800cf28:	9400      	str	r4, [sp, #0]
 800cf2a:	9b00      	ldr	r3, [sp, #0]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d14a      	bne.n	800cfc6 <_malloc_r+0xd6>
 800cf30:	2c00      	cmp	r4, #0
 800cf32:	d052      	beq.n	800cfda <_malloc_r+0xea>
 800cf34:	6823      	ldr	r3, [r4, #0]
 800cf36:	0028      	movs	r0, r5
 800cf38:	18e3      	adds	r3, r4, r3
 800cf3a:	9900      	ldr	r1, [sp, #0]
 800cf3c:	9301      	str	r3, [sp, #4]
 800cf3e:	f000 fe45 	bl	800dbcc <_sbrk_r>
 800cf42:	9b01      	ldr	r3, [sp, #4]
 800cf44:	4283      	cmp	r3, r0
 800cf46:	d148      	bne.n	800cfda <_malloc_r+0xea>
 800cf48:	6823      	ldr	r3, [r4, #0]
 800cf4a:	0028      	movs	r0, r5
 800cf4c:	1aff      	subs	r7, r7, r3
 800cf4e:	0039      	movs	r1, r7
 800cf50:	f7ff ffac 	bl	800ceac <sbrk_aligned>
 800cf54:	3001      	adds	r0, #1
 800cf56:	d040      	beq.n	800cfda <_malloc_r+0xea>
 800cf58:	6823      	ldr	r3, [r4, #0]
 800cf5a:	19db      	adds	r3, r3, r7
 800cf5c:	6023      	str	r3, [r4, #0]
 800cf5e:	6833      	ldr	r3, [r6, #0]
 800cf60:	685a      	ldr	r2, [r3, #4]
 800cf62:	2a00      	cmp	r2, #0
 800cf64:	d133      	bne.n	800cfce <_malloc_r+0xde>
 800cf66:	9b00      	ldr	r3, [sp, #0]
 800cf68:	6033      	str	r3, [r6, #0]
 800cf6a:	e019      	b.n	800cfa0 <_malloc_r+0xb0>
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	dac9      	bge.n	800cf04 <_malloc_r+0x14>
 800cf70:	230c      	movs	r3, #12
 800cf72:	602b      	str	r3, [r5, #0]
 800cf74:	2000      	movs	r0, #0
 800cf76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf78:	6821      	ldr	r1, [r4, #0]
 800cf7a:	1bc9      	subs	r1, r1, r7
 800cf7c:	d420      	bmi.n	800cfc0 <_malloc_r+0xd0>
 800cf7e:	290b      	cmp	r1, #11
 800cf80:	d90a      	bls.n	800cf98 <_malloc_r+0xa8>
 800cf82:	19e2      	adds	r2, r4, r7
 800cf84:	6027      	str	r7, [r4, #0]
 800cf86:	42a3      	cmp	r3, r4
 800cf88:	d104      	bne.n	800cf94 <_malloc_r+0xa4>
 800cf8a:	6032      	str	r2, [r6, #0]
 800cf8c:	6863      	ldr	r3, [r4, #4]
 800cf8e:	6011      	str	r1, [r2, #0]
 800cf90:	6053      	str	r3, [r2, #4]
 800cf92:	e005      	b.n	800cfa0 <_malloc_r+0xb0>
 800cf94:	605a      	str	r2, [r3, #4]
 800cf96:	e7f9      	b.n	800cf8c <_malloc_r+0x9c>
 800cf98:	6862      	ldr	r2, [r4, #4]
 800cf9a:	42a3      	cmp	r3, r4
 800cf9c:	d10e      	bne.n	800cfbc <_malloc_r+0xcc>
 800cf9e:	6032      	str	r2, [r6, #0]
 800cfa0:	0028      	movs	r0, r5
 800cfa2:	f000 f82d 	bl	800d000 <__malloc_unlock>
 800cfa6:	0020      	movs	r0, r4
 800cfa8:	2207      	movs	r2, #7
 800cfaa:	300b      	adds	r0, #11
 800cfac:	1d23      	adds	r3, r4, #4
 800cfae:	4390      	bics	r0, r2
 800cfb0:	1ac2      	subs	r2, r0, r3
 800cfb2:	4298      	cmp	r0, r3
 800cfb4:	d0df      	beq.n	800cf76 <_malloc_r+0x86>
 800cfb6:	1a1b      	subs	r3, r3, r0
 800cfb8:	50a3      	str	r3, [r4, r2]
 800cfba:	e7dc      	b.n	800cf76 <_malloc_r+0x86>
 800cfbc:	605a      	str	r2, [r3, #4]
 800cfbe:	e7ef      	b.n	800cfa0 <_malloc_r+0xb0>
 800cfc0:	0023      	movs	r3, r4
 800cfc2:	6864      	ldr	r4, [r4, #4]
 800cfc4:	e7a6      	b.n	800cf14 <_malloc_r+0x24>
 800cfc6:	9c00      	ldr	r4, [sp, #0]
 800cfc8:	6863      	ldr	r3, [r4, #4]
 800cfca:	9300      	str	r3, [sp, #0]
 800cfcc:	e7ad      	b.n	800cf2a <_malloc_r+0x3a>
 800cfce:	001a      	movs	r2, r3
 800cfd0:	685b      	ldr	r3, [r3, #4]
 800cfd2:	42a3      	cmp	r3, r4
 800cfd4:	d1fb      	bne.n	800cfce <_malloc_r+0xde>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	e7da      	b.n	800cf90 <_malloc_r+0xa0>
 800cfda:	230c      	movs	r3, #12
 800cfdc:	0028      	movs	r0, r5
 800cfde:	602b      	str	r3, [r5, #0]
 800cfe0:	f000 f80e 	bl	800d000 <__malloc_unlock>
 800cfe4:	e7c6      	b.n	800cf74 <_malloc_r+0x84>
 800cfe6:	6007      	str	r7, [r0, #0]
 800cfe8:	e7da      	b.n	800cfa0 <_malloc_r+0xb0>
 800cfea:	46c0      	nop			@ (mov r8, r8)
 800cfec:	200005ac 	.word	0x200005ac

0800cff0 <__malloc_lock>:
 800cff0:	b510      	push	{r4, lr}
 800cff2:	4802      	ldr	r0, [pc, #8]	@ (800cffc <__malloc_lock+0xc>)
 800cff4:	f000 fe3b 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800cff8:	bd10      	pop	{r4, pc}
 800cffa:	46c0      	nop			@ (mov r8, r8)
 800cffc:	200006f0 	.word	0x200006f0

0800d000 <__malloc_unlock>:
 800d000:	b510      	push	{r4, lr}
 800d002:	4802      	ldr	r0, [pc, #8]	@ (800d00c <__malloc_unlock+0xc>)
 800d004:	f000 fe34 	bl	800dc70 <__retarget_lock_release_recursive>
 800d008:	bd10      	pop	{r4, pc}
 800d00a:	46c0      	nop			@ (mov r8, r8)
 800d00c:	200006f0 	.word	0x200006f0

0800d010 <__cvt>:
 800d010:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d012:	001f      	movs	r7, r3
 800d014:	2300      	movs	r3, #0
 800d016:	0016      	movs	r6, r2
 800d018:	b08b      	sub	sp, #44	@ 0x2c
 800d01a:	429f      	cmp	r7, r3
 800d01c:	da04      	bge.n	800d028 <__cvt+0x18>
 800d01e:	2180      	movs	r1, #128	@ 0x80
 800d020:	0609      	lsls	r1, r1, #24
 800d022:	187b      	adds	r3, r7, r1
 800d024:	001f      	movs	r7, r3
 800d026:	232d      	movs	r3, #45	@ 0x2d
 800d028:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d02a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d02c:	7013      	strb	r3, [r2, #0]
 800d02e:	2320      	movs	r3, #32
 800d030:	2203      	movs	r2, #3
 800d032:	439d      	bics	r5, r3
 800d034:	2d46      	cmp	r5, #70	@ 0x46
 800d036:	d007      	beq.n	800d048 <__cvt+0x38>
 800d038:	002b      	movs	r3, r5
 800d03a:	3b45      	subs	r3, #69	@ 0x45
 800d03c:	4259      	negs	r1, r3
 800d03e:	414b      	adcs	r3, r1
 800d040:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d042:	3a01      	subs	r2, #1
 800d044:	18cb      	adds	r3, r1, r3
 800d046:	9310      	str	r3, [sp, #64]	@ 0x40
 800d048:	ab09      	add	r3, sp, #36	@ 0x24
 800d04a:	9304      	str	r3, [sp, #16]
 800d04c:	ab08      	add	r3, sp, #32
 800d04e:	9303      	str	r3, [sp, #12]
 800d050:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d052:	9200      	str	r2, [sp, #0]
 800d054:	9302      	str	r3, [sp, #8]
 800d056:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d058:	0032      	movs	r2, r6
 800d05a:	9301      	str	r3, [sp, #4]
 800d05c:	003b      	movs	r3, r7
 800d05e:	f000 fea1 	bl	800dda4 <_dtoa_r>
 800d062:	0004      	movs	r4, r0
 800d064:	2d47      	cmp	r5, #71	@ 0x47
 800d066:	d11b      	bne.n	800d0a0 <__cvt+0x90>
 800d068:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d06a:	07db      	lsls	r3, r3, #31
 800d06c:	d511      	bpl.n	800d092 <__cvt+0x82>
 800d06e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d070:	18c3      	adds	r3, r0, r3
 800d072:	9307      	str	r3, [sp, #28]
 800d074:	2200      	movs	r2, #0
 800d076:	2300      	movs	r3, #0
 800d078:	0030      	movs	r0, r6
 800d07a:	0039      	movs	r1, r7
 800d07c:	f7f3 f9e6 	bl	800044c <__aeabi_dcmpeq>
 800d080:	2800      	cmp	r0, #0
 800d082:	d001      	beq.n	800d088 <__cvt+0x78>
 800d084:	9b07      	ldr	r3, [sp, #28]
 800d086:	9309      	str	r3, [sp, #36]	@ 0x24
 800d088:	2230      	movs	r2, #48	@ 0x30
 800d08a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d08c:	9907      	ldr	r1, [sp, #28]
 800d08e:	428b      	cmp	r3, r1
 800d090:	d320      	bcc.n	800d0d4 <__cvt+0xc4>
 800d092:	0020      	movs	r0, r4
 800d094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d096:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d098:	1b1b      	subs	r3, r3, r4
 800d09a:	6013      	str	r3, [r2, #0]
 800d09c:	b00b      	add	sp, #44	@ 0x2c
 800d09e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d0a2:	18c3      	adds	r3, r0, r3
 800d0a4:	9307      	str	r3, [sp, #28]
 800d0a6:	2d46      	cmp	r5, #70	@ 0x46
 800d0a8:	d1e4      	bne.n	800d074 <__cvt+0x64>
 800d0aa:	7803      	ldrb	r3, [r0, #0]
 800d0ac:	2b30      	cmp	r3, #48	@ 0x30
 800d0ae:	d10c      	bne.n	800d0ca <__cvt+0xba>
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	0030      	movs	r0, r6
 800d0b6:	0039      	movs	r1, r7
 800d0b8:	f7f3 f9c8 	bl	800044c <__aeabi_dcmpeq>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d104      	bne.n	800d0ca <__cvt+0xba>
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800d0c4:	1a9b      	subs	r3, r3, r2
 800d0c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d0c8:	6013      	str	r3, [r2, #0]
 800d0ca:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d0cc:	9a07      	ldr	r2, [sp, #28]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	18d3      	adds	r3, r2, r3
 800d0d2:	e7ce      	b.n	800d072 <__cvt+0x62>
 800d0d4:	1c59      	adds	r1, r3, #1
 800d0d6:	9109      	str	r1, [sp, #36]	@ 0x24
 800d0d8:	701a      	strb	r2, [r3, #0]
 800d0da:	e7d6      	b.n	800d08a <__cvt+0x7a>

0800d0dc <__exponent>:
 800d0dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0de:	232b      	movs	r3, #43	@ 0x2b
 800d0e0:	0005      	movs	r5, r0
 800d0e2:	000c      	movs	r4, r1
 800d0e4:	b085      	sub	sp, #20
 800d0e6:	7002      	strb	r2, [r0, #0]
 800d0e8:	2900      	cmp	r1, #0
 800d0ea:	da01      	bge.n	800d0f0 <__exponent+0x14>
 800d0ec:	424c      	negs	r4, r1
 800d0ee:	3302      	adds	r3, #2
 800d0f0:	706b      	strb	r3, [r5, #1]
 800d0f2:	2c09      	cmp	r4, #9
 800d0f4:	dd2c      	ble.n	800d150 <__exponent+0x74>
 800d0f6:	ab02      	add	r3, sp, #8
 800d0f8:	1dde      	adds	r6, r3, #7
 800d0fa:	0020      	movs	r0, r4
 800d0fc:	210a      	movs	r1, #10
 800d0fe:	f7f3 f98f 	bl	8000420 <__aeabi_idivmod>
 800d102:	0037      	movs	r7, r6
 800d104:	3130      	adds	r1, #48	@ 0x30
 800d106:	3e01      	subs	r6, #1
 800d108:	0020      	movs	r0, r4
 800d10a:	7031      	strb	r1, [r6, #0]
 800d10c:	210a      	movs	r1, #10
 800d10e:	9401      	str	r4, [sp, #4]
 800d110:	f7f3 f8a0 	bl	8000254 <__divsi3>
 800d114:	9b01      	ldr	r3, [sp, #4]
 800d116:	0004      	movs	r4, r0
 800d118:	2b63      	cmp	r3, #99	@ 0x63
 800d11a:	dcee      	bgt.n	800d0fa <__exponent+0x1e>
 800d11c:	1eba      	subs	r2, r7, #2
 800d11e:	1ca8      	adds	r0, r5, #2
 800d120:	0001      	movs	r1, r0
 800d122:	0013      	movs	r3, r2
 800d124:	3430      	adds	r4, #48	@ 0x30
 800d126:	7014      	strb	r4, [r2, #0]
 800d128:	ac02      	add	r4, sp, #8
 800d12a:	3407      	adds	r4, #7
 800d12c:	429c      	cmp	r4, r3
 800d12e:	d80a      	bhi.n	800d146 <__exponent+0x6a>
 800d130:	2300      	movs	r3, #0
 800d132:	42a2      	cmp	r2, r4
 800d134:	d803      	bhi.n	800d13e <__exponent+0x62>
 800d136:	3309      	adds	r3, #9
 800d138:	aa02      	add	r2, sp, #8
 800d13a:	189b      	adds	r3, r3, r2
 800d13c:	1bdb      	subs	r3, r3, r7
 800d13e:	18c0      	adds	r0, r0, r3
 800d140:	1b40      	subs	r0, r0, r5
 800d142:	b005      	add	sp, #20
 800d144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d146:	781c      	ldrb	r4, [r3, #0]
 800d148:	3301      	adds	r3, #1
 800d14a:	700c      	strb	r4, [r1, #0]
 800d14c:	3101      	adds	r1, #1
 800d14e:	e7eb      	b.n	800d128 <__exponent+0x4c>
 800d150:	2330      	movs	r3, #48	@ 0x30
 800d152:	18e4      	adds	r4, r4, r3
 800d154:	70ab      	strb	r3, [r5, #2]
 800d156:	1d28      	adds	r0, r5, #4
 800d158:	70ec      	strb	r4, [r5, #3]
 800d15a:	e7f1      	b.n	800d140 <__exponent+0x64>

0800d15c <_printf_float>:
 800d15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d15e:	b097      	sub	sp, #92	@ 0x5c
 800d160:	000d      	movs	r5, r1
 800d162:	920a      	str	r2, [sp, #40]	@ 0x28
 800d164:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800d166:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d168:	9009      	str	r0, [sp, #36]	@ 0x24
 800d16a:	f000 fcf1 	bl	800db50 <_localeconv_r>
 800d16e:	6803      	ldr	r3, [r0, #0]
 800d170:	0018      	movs	r0, r3
 800d172:	930d      	str	r3, [sp, #52]	@ 0x34
 800d174:	f7f2 ffc8 	bl	8000108 <strlen>
 800d178:	2300      	movs	r3, #0
 800d17a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d17c:	9314      	str	r3, [sp, #80]	@ 0x50
 800d17e:	7e2b      	ldrb	r3, [r5, #24]
 800d180:	2207      	movs	r2, #7
 800d182:	930c      	str	r3, [sp, #48]	@ 0x30
 800d184:	682b      	ldr	r3, [r5, #0]
 800d186:	930e      	str	r3, [sp, #56]	@ 0x38
 800d188:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d18a:	6823      	ldr	r3, [r4, #0]
 800d18c:	05c9      	lsls	r1, r1, #23
 800d18e:	d545      	bpl.n	800d21c <_printf_float+0xc0>
 800d190:	189b      	adds	r3, r3, r2
 800d192:	4393      	bics	r3, r2
 800d194:	001a      	movs	r2, r3
 800d196:	3208      	adds	r2, #8
 800d198:	6022      	str	r2, [r4, #0]
 800d19a:	2201      	movs	r2, #1
 800d19c:	681e      	ldr	r6, [r3, #0]
 800d19e:	685f      	ldr	r7, [r3, #4]
 800d1a0:	007b      	lsls	r3, r7, #1
 800d1a2:	085b      	lsrs	r3, r3, #1
 800d1a4:	9311      	str	r3, [sp, #68]	@ 0x44
 800d1a6:	9610      	str	r6, [sp, #64]	@ 0x40
 800d1a8:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d1aa:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d1ac:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d1ae:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d1b0:	4ba7      	ldr	r3, [pc, #668]	@ (800d450 <_printf_float+0x2f4>)
 800d1b2:	4252      	negs	r2, r2
 800d1b4:	f7f5 f8ac 	bl	8002310 <__aeabi_dcmpun>
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	d131      	bne.n	800d220 <_printf_float+0xc4>
 800d1bc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d1be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d1c0:	2201      	movs	r2, #1
 800d1c2:	4ba3      	ldr	r3, [pc, #652]	@ (800d450 <_printf_float+0x2f4>)
 800d1c4:	4252      	negs	r2, r2
 800d1c6:	f7f3 f951 	bl	800046c <__aeabi_dcmple>
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	d128      	bne.n	800d220 <_printf_float+0xc4>
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	0030      	movs	r0, r6
 800d1d4:	0039      	movs	r1, r7
 800d1d6:	f7f3 f93f 	bl	8000458 <__aeabi_dcmplt>
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d003      	beq.n	800d1e6 <_printf_float+0x8a>
 800d1de:	002b      	movs	r3, r5
 800d1e0:	222d      	movs	r2, #45	@ 0x2d
 800d1e2:	3343      	adds	r3, #67	@ 0x43
 800d1e4:	701a      	strb	r2, [r3, #0]
 800d1e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d1e8:	4f9a      	ldr	r7, [pc, #616]	@ (800d454 <_printf_float+0x2f8>)
 800d1ea:	2b47      	cmp	r3, #71	@ 0x47
 800d1ec:	d900      	bls.n	800d1f0 <_printf_float+0x94>
 800d1ee:	4f9a      	ldr	r7, [pc, #616]	@ (800d458 <_printf_float+0x2fc>)
 800d1f0:	2303      	movs	r3, #3
 800d1f2:	2400      	movs	r4, #0
 800d1f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1f6:	612b      	str	r3, [r5, #16]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	439a      	bics	r2, r3
 800d1fc:	602a      	str	r2, [r5, #0]
 800d1fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d200:	0029      	movs	r1, r5
 800d202:	9300      	str	r3, [sp, #0]
 800d204:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d206:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d208:	aa15      	add	r2, sp, #84	@ 0x54
 800d20a:	f000 f9e5 	bl	800d5d8 <_printf_common>
 800d20e:	3001      	adds	r0, #1
 800d210:	d000      	beq.n	800d214 <_printf_float+0xb8>
 800d212:	e09f      	b.n	800d354 <_printf_float+0x1f8>
 800d214:	2001      	movs	r0, #1
 800d216:	4240      	negs	r0, r0
 800d218:	b017      	add	sp, #92	@ 0x5c
 800d21a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d21c:	3307      	adds	r3, #7
 800d21e:	e7b8      	b.n	800d192 <_printf_float+0x36>
 800d220:	0032      	movs	r2, r6
 800d222:	003b      	movs	r3, r7
 800d224:	0030      	movs	r0, r6
 800d226:	0039      	movs	r1, r7
 800d228:	f7f5 f872 	bl	8002310 <__aeabi_dcmpun>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	d00b      	beq.n	800d248 <_printf_float+0xec>
 800d230:	2f00      	cmp	r7, #0
 800d232:	da03      	bge.n	800d23c <_printf_float+0xe0>
 800d234:	002b      	movs	r3, r5
 800d236:	222d      	movs	r2, #45	@ 0x2d
 800d238:	3343      	adds	r3, #67	@ 0x43
 800d23a:	701a      	strb	r2, [r3, #0]
 800d23c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d23e:	4f87      	ldr	r7, [pc, #540]	@ (800d45c <_printf_float+0x300>)
 800d240:	2b47      	cmp	r3, #71	@ 0x47
 800d242:	d9d5      	bls.n	800d1f0 <_printf_float+0x94>
 800d244:	4f86      	ldr	r7, [pc, #536]	@ (800d460 <_printf_float+0x304>)
 800d246:	e7d3      	b.n	800d1f0 <_printf_float+0x94>
 800d248:	2220      	movs	r2, #32
 800d24a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d24c:	686b      	ldr	r3, [r5, #4]
 800d24e:	4394      	bics	r4, r2
 800d250:	1c5a      	adds	r2, r3, #1
 800d252:	d146      	bne.n	800d2e2 <_printf_float+0x186>
 800d254:	3307      	adds	r3, #7
 800d256:	606b      	str	r3, [r5, #4]
 800d258:	2380      	movs	r3, #128	@ 0x80
 800d25a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d25c:	00db      	lsls	r3, r3, #3
 800d25e:	4313      	orrs	r3, r2
 800d260:	2200      	movs	r2, #0
 800d262:	602b      	str	r3, [r5, #0]
 800d264:	9206      	str	r2, [sp, #24]
 800d266:	aa14      	add	r2, sp, #80	@ 0x50
 800d268:	9205      	str	r2, [sp, #20]
 800d26a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d26c:	a90a      	add	r1, sp, #40	@ 0x28
 800d26e:	9204      	str	r2, [sp, #16]
 800d270:	aa13      	add	r2, sp, #76	@ 0x4c
 800d272:	9203      	str	r2, [sp, #12]
 800d274:	2223      	movs	r2, #35	@ 0x23
 800d276:	1852      	adds	r2, r2, r1
 800d278:	9202      	str	r2, [sp, #8]
 800d27a:	9301      	str	r3, [sp, #4]
 800d27c:	686b      	ldr	r3, [r5, #4]
 800d27e:	0032      	movs	r2, r6
 800d280:	9300      	str	r3, [sp, #0]
 800d282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d284:	003b      	movs	r3, r7
 800d286:	f7ff fec3 	bl	800d010 <__cvt>
 800d28a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d28c:	0007      	movs	r7, r0
 800d28e:	2c47      	cmp	r4, #71	@ 0x47
 800d290:	d12d      	bne.n	800d2ee <_printf_float+0x192>
 800d292:	1cd3      	adds	r3, r2, #3
 800d294:	db02      	blt.n	800d29c <_printf_float+0x140>
 800d296:	686b      	ldr	r3, [r5, #4]
 800d298:	429a      	cmp	r2, r3
 800d29a:	dd48      	ble.n	800d32e <_printf_float+0x1d2>
 800d29c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d29e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d2a0:	3b02      	subs	r3, #2
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800d2a6:	0028      	movs	r0, r5
 800d2a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d2aa:	3901      	subs	r1, #1
 800d2ac:	3050      	adds	r0, #80	@ 0x50
 800d2ae:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d2b0:	f7ff ff14 	bl	800d0dc <__exponent>
 800d2b4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d2b6:	0004      	movs	r4, r0
 800d2b8:	1813      	adds	r3, r2, r0
 800d2ba:	612b      	str	r3, [r5, #16]
 800d2bc:	2a01      	cmp	r2, #1
 800d2be:	dc02      	bgt.n	800d2c6 <_printf_float+0x16a>
 800d2c0:	682a      	ldr	r2, [r5, #0]
 800d2c2:	07d2      	lsls	r2, r2, #31
 800d2c4:	d501      	bpl.n	800d2ca <_printf_float+0x16e>
 800d2c6:	3301      	adds	r3, #1
 800d2c8:	612b      	str	r3, [r5, #16]
 800d2ca:	2323      	movs	r3, #35	@ 0x23
 800d2cc:	aa0a      	add	r2, sp, #40	@ 0x28
 800d2ce:	189b      	adds	r3, r3, r2
 800d2d0:	781b      	ldrb	r3, [r3, #0]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d100      	bne.n	800d2d8 <_printf_float+0x17c>
 800d2d6:	e792      	b.n	800d1fe <_printf_float+0xa2>
 800d2d8:	002b      	movs	r3, r5
 800d2da:	222d      	movs	r2, #45	@ 0x2d
 800d2dc:	3343      	adds	r3, #67	@ 0x43
 800d2de:	701a      	strb	r2, [r3, #0]
 800d2e0:	e78d      	b.n	800d1fe <_printf_float+0xa2>
 800d2e2:	2c47      	cmp	r4, #71	@ 0x47
 800d2e4:	d1b8      	bne.n	800d258 <_printf_float+0xfc>
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d1b6      	bne.n	800d258 <_printf_float+0xfc>
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	e7b3      	b.n	800d256 <_printf_float+0xfa>
 800d2ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2f0:	0011      	movs	r1, r2
 800d2f2:	2b65      	cmp	r3, #101	@ 0x65
 800d2f4:	d9d7      	bls.n	800d2a6 <_printf_float+0x14a>
 800d2f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2f8:	2b66      	cmp	r3, #102	@ 0x66
 800d2fa:	d11a      	bne.n	800d332 <_printf_float+0x1d6>
 800d2fc:	686b      	ldr	r3, [r5, #4]
 800d2fe:	2a00      	cmp	r2, #0
 800d300:	dd09      	ble.n	800d316 <_printf_float+0x1ba>
 800d302:	612a      	str	r2, [r5, #16]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d102      	bne.n	800d30e <_printf_float+0x1b2>
 800d308:	6829      	ldr	r1, [r5, #0]
 800d30a:	07c9      	lsls	r1, r1, #31
 800d30c:	d50b      	bpl.n	800d326 <_printf_float+0x1ca>
 800d30e:	3301      	adds	r3, #1
 800d310:	189b      	adds	r3, r3, r2
 800d312:	612b      	str	r3, [r5, #16]
 800d314:	e007      	b.n	800d326 <_printf_float+0x1ca>
 800d316:	2b00      	cmp	r3, #0
 800d318:	d103      	bne.n	800d322 <_printf_float+0x1c6>
 800d31a:	2201      	movs	r2, #1
 800d31c:	6829      	ldr	r1, [r5, #0]
 800d31e:	4211      	tst	r1, r2
 800d320:	d000      	beq.n	800d324 <_printf_float+0x1c8>
 800d322:	1c9a      	adds	r2, r3, #2
 800d324:	612a      	str	r2, [r5, #16]
 800d326:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d328:	2400      	movs	r4, #0
 800d32a:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d32c:	e7cd      	b.n	800d2ca <_printf_float+0x16e>
 800d32e:	2367      	movs	r3, #103	@ 0x67
 800d330:	930c      	str	r3, [sp, #48]	@ 0x30
 800d332:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d334:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d336:	4299      	cmp	r1, r3
 800d338:	db06      	blt.n	800d348 <_printf_float+0x1ec>
 800d33a:	682b      	ldr	r3, [r5, #0]
 800d33c:	6129      	str	r1, [r5, #16]
 800d33e:	07db      	lsls	r3, r3, #31
 800d340:	d5f1      	bpl.n	800d326 <_printf_float+0x1ca>
 800d342:	3101      	adds	r1, #1
 800d344:	6129      	str	r1, [r5, #16]
 800d346:	e7ee      	b.n	800d326 <_printf_float+0x1ca>
 800d348:	2201      	movs	r2, #1
 800d34a:	2900      	cmp	r1, #0
 800d34c:	dce0      	bgt.n	800d310 <_printf_float+0x1b4>
 800d34e:	1892      	adds	r2, r2, r2
 800d350:	1a52      	subs	r2, r2, r1
 800d352:	e7dd      	b.n	800d310 <_printf_float+0x1b4>
 800d354:	682a      	ldr	r2, [r5, #0]
 800d356:	0553      	lsls	r3, r2, #21
 800d358:	d408      	bmi.n	800d36c <_printf_float+0x210>
 800d35a:	692b      	ldr	r3, [r5, #16]
 800d35c:	003a      	movs	r2, r7
 800d35e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d360:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d362:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d364:	47a0      	blx	r4
 800d366:	3001      	adds	r0, #1
 800d368:	d129      	bne.n	800d3be <_printf_float+0x262>
 800d36a:	e753      	b.n	800d214 <_printf_float+0xb8>
 800d36c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d36e:	2b65      	cmp	r3, #101	@ 0x65
 800d370:	d800      	bhi.n	800d374 <_printf_float+0x218>
 800d372:	e0da      	b.n	800d52a <_printf_float+0x3ce>
 800d374:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d376:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d378:	2200      	movs	r2, #0
 800d37a:	2300      	movs	r3, #0
 800d37c:	f7f3 f866 	bl	800044c <__aeabi_dcmpeq>
 800d380:	2800      	cmp	r0, #0
 800d382:	d033      	beq.n	800d3ec <_printf_float+0x290>
 800d384:	2301      	movs	r3, #1
 800d386:	4a37      	ldr	r2, [pc, #220]	@ (800d464 <_printf_float+0x308>)
 800d388:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d38a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d38c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d38e:	47a0      	blx	r4
 800d390:	3001      	adds	r0, #1
 800d392:	d100      	bne.n	800d396 <_printf_float+0x23a>
 800d394:	e73e      	b.n	800d214 <_printf_float+0xb8>
 800d396:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d398:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d39a:	42b3      	cmp	r3, r6
 800d39c:	db02      	blt.n	800d3a4 <_printf_float+0x248>
 800d39e:	682b      	ldr	r3, [r5, #0]
 800d3a0:	07db      	lsls	r3, r3, #31
 800d3a2:	d50c      	bpl.n	800d3be <_printf_float+0x262>
 800d3a4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d3a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3ae:	47a0      	blx	r4
 800d3b0:	2400      	movs	r4, #0
 800d3b2:	3001      	adds	r0, #1
 800d3b4:	d100      	bne.n	800d3b8 <_printf_float+0x25c>
 800d3b6:	e72d      	b.n	800d214 <_printf_float+0xb8>
 800d3b8:	1e73      	subs	r3, r6, #1
 800d3ba:	42a3      	cmp	r3, r4
 800d3bc:	dc0a      	bgt.n	800d3d4 <_printf_float+0x278>
 800d3be:	682b      	ldr	r3, [r5, #0]
 800d3c0:	079b      	lsls	r3, r3, #30
 800d3c2:	d500      	bpl.n	800d3c6 <_printf_float+0x26a>
 800d3c4:	e105      	b.n	800d5d2 <_printf_float+0x476>
 800d3c6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d3c8:	68e8      	ldr	r0, [r5, #12]
 800d3ca:	4298      	cmp	r0, r3
 800d3cc:	db00      	blt.n	800d3d0 <_printf_float+0x274>
 800d3ce:	e723      	b.n	800d218 <_printf_float+0xbc>
 800d3d0:	0018      	movs	r0, r3
 800d3d2:	e721      	b.n	800d218 <_printf_float+0xbc>
 800d3d4:	002a      	movs	r2, r5
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d3de:	321a      	adds	r2, #26
 800d3e0:	47b8      	blx	r7
 800d3e2:	3001      	adds	r0, #1
 800d3e4:	d100      	bne.n	800d3e8 <_printf_float+0x28c>
 800d3e6:	e715      	b.n	800d214 <_printf_float+0xb8>
 800d3e8:	3401      	adds	r4, #1
 800d3ea:	e7e5      	b.n	800d3b8 <_printf_float+0x25c>
 800d3ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	dc3a      	bgt.n	800d468 <_printf_float+0x30c>
 800d3f2:	2301      	movs	r3, #1
 800d3f4:	4a1b      	ldr	r2, [pc, #108]	@ (800d464 <_printf_float+0x308>)
 800d3f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d3f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d3fc:	47a0      	blx	r4
 800d3fe:	3001      	adds	r0, #1
 800d400:	d100      	bne.n	800d404 <_printf_float+0x2a8>
 800d402:	e707      	b.n	800d214 <_printf_float+0xb8>
 800d404:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d406:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d408:	4333      	orrs	r3, r6
 800d40a:	d102      	bne.n	800d412 <_printf_float+0x2b6>
 800d40c:	682b      	ldr	r3, [r5, #0]
 800d40e:	07db      	lsls	r3, r3, #31
 800d410:	d5d5      	bpl.n	800d3be <_printf_float+0x262>
 800d412:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d414:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d416:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d418:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d41a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d41c:	47a0      	blx	r4
 800d41e:	2300      	movs	r3, #0
 800d420:	3001      	adds	r0, #1
 800d422:	d100      	bne.n	800d426 <_printf_float+0x2ca>
 800d424:	e6f6      	b.n	800d214 <_printf_float+0xb8>
 800d426:	930c      	str	r3, [sp, #48]	@ 0x30
 800d428:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d42a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d42c:	425b      	negs	r3, r3
 800d42e:	4293      	cmp	r3, r2
 800d430:	dc01      	bgt.n	800d436 <_printf_float+0x2da>
 800d432:	0033      	movs	r3, r6
 800d434:	e792      	b.n	800d35c <_printf_float+0x200>
 800d436:	002a      	movs	r2, r5
 800d438:	2301      	movs	r3, #1
 800d43a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d43c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d43e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d440:	321a      	adds	r2, #26
 800d442:	47a0      	blx	r4
 800d444:	3001      	adds	r0, #1
 800d446:	d100      	bne.n	800d44a <_printf_float+0x2ee>
 800d448:	e6e4      	b.n	800d214 <_printf_float+0xb8>
 800d44a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d44c:	3301      	adds	r3, #1
 800d44e:	e7ea      	b.n	800d426 <_printf_float+0x2ca>
 800d450:	7fefffff 	.word	0x7fefffff
 800d454:	0801b418 	.word	0x0801b418
 800d458:	0801b41c 	.word	0x0801b41c
 800d45c:	0801b420 	.word	0x0801b420
 800d460:	0801b424 	.word	0x0801b424
 800d464:	0801b428 	.word	0x0801b428
 800d468:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d46a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d46c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d46e:	429e      	cmp	r6, r3
 800d470:	dd00      	ble.n	800d474 <_printf_float+0x318>
 800d472:	001e      	movs	r6, r3
 800d474:	2e00      	cmp	r6, #0
 800d476:	dc31      	bgt.n	800d4dc <_printf_float+0x380>
 800d478:	43f3      	mvns	r3, r6
 800d47a:	2400      	movs	r4, #0
 800d47c:	17db      	asrs	r3, r3, #31
 800d47e:	4033      	ands	r3, r6
 800d480:	930e      	str	r3, [sp, #56]	@ 0x38
 800d482:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d484:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d486:	1af3      	subs	r3, r6, r3
 800d488:	42a3      	cmp	r3, r4
 800d48a:	dc30      	bgt.n	800d4ee <_printf_float+0x392>
 800d48c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d48e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d490:	429a      	cmp	r2, r3
 800d492:	dc38      	bgt.n	800d506 <_printf_float+0x3aa>
 800d494:	682b      	ldr	r3, [r5, #0]
 800d496:	07db      	lsls	r3, r3, #31
 800d498:	d435      	bmi.n	800d506 <_printf_float+0x3aa>
 800d49a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d49c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d49e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d4a0:	1b9b      	subs	r3, r3, r6
 800d4a2:	1b14      	subs	r4, r2, r4
 800d4a4:	429c      	cmp	r4, r3
 800d4a6:	dd00      	ble.n	800d4aa <_printf_float+0x34e>
 800d4a8:	001c      	movs	r4, r3
 800d4aa:	2c00      	cmp	r4, #0
 800d4ac:	dc34      	bgt.n	800d518 <_printf_float+0x3bc>
 800d4ae:	43e3      	mvns	r3, r4
 800d4b0:	2600      	movs	r6, #0
 800d4b2:	17db      	asrs	r3, r3, #31
 800d4b4:	401c      	ands	r4, r3
 800d4b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d4ba:	1ad3      	subs	r3, r2, r3
 800d4bc:	1b1b      	subs	r3, r3, r4
 800d4be:	42b3      	cmp	r3, r6
 800d4c0:	dc00      	bgt.n	800d4c4 <_printf_float+0x368>
 800d4c2:	e77c      	b.n	800d3be <_printf_float+0x262>
 800d4c4:	002a      	movs	r2, r5
 800d4c6:	2301      	movs	r3, #1
 800d4c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4cc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d4ce:	321a      	adds	r2, #26
 800d4d0:	47b8      	blx	r7
 800d4d2:	3001      	adds	r0, #1
 800d4d4:	d100      	bne.n	800d4d8 <_printf_float+0x37c>
 800d4d6:	e69d      	b.n	800d214 <_printf_float+0xb8>
 800d4d8:	3601      	adds	r6, #1
 800d4da:	e7ec      	b.n	800d4b6 <_printf_float+0x35a>
 800d4dc:	0033      	movs	r3, r6
 800d4de:	003a      	movs	r2, r7
 800d4e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4e4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d4e6:	47a0      	blx	r4
 800d4e8:	3001      	adds	r0, #1
 800d4ea:	d1c5      	bne.n	800d478 <_printf_float+0x31c>
 800d4ec:	e692      	b.n	800d214 <_printf_float+0xb8>
 800d4ee:	002a      	movs	r2, r5
 800d4f0:	2301      	movs	r3, #1
 800d4f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4f6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d4f8:	321a      	adds	r2, #26
 800d4fa:	47b0      	blx	r6
 800d4fc:	3001      	adds	r0, #1
 800d4fe:	d100      	bne.n	800d502 <_printf_float+0x3a6>
 800d500:	e688      	b.n	800d214 <_printf_float+0xb8>
 800d502:	3401      	adds	r4, #1
 800d504:	e7bd      	b.n	800d482 <_printf_float+0x326>
 800d506:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d508:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d50a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d50c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d50e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d510:	47a0      	blx	r4
 800d512:	3001      	adds	r0, #1
 800d514:	d1c1      	bne.n	800d49a <_printf_float+0x33e>
 800d516:	e67d      	b.n	800d214 <_printf_float+0xb8>
 800d518:	19ba      	adds	r2, r7, r6
 800d51a:	0023      	movs	r3, r4
 800d51c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d51e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d520:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d522:	47b0      	blx	r6
 800d524:	3001      	adds	r0, #1
 800d526:	d1c2      	bne.n	800d4ae <_printf_float+0x352>
 800d528:	e674      	b.n	800d214 <_printf_float+0xb8>
 800d52a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d52c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d52e:	2b01      	cmp	r3, #1
 800d530:	dc02      	bgt.n	800d538 <_printf_float+0x3dc>
 800d532:	2301      	movs	r3, #1
 800d534:	421a      	tst	r2, r3
 800d536:	d039      	beq.n	800d5ac <_printf_float+0x450>
 800d538:	2301      	movs	r3, #1
 800d53a:	003a      	movs	r2, r7
 800d53c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d53e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d540:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d542:	47b0      	blx	r6
 800d544:	3001      	adds	r0, #1
 800d546:	d100      	bne.n	800d54a <_printf_float+0x3ee>
 800d548:	e664      	b.n	800d214 <_printf_float+0xb8>
 800d54a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d54c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d54e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d550:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d552:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d554:	47b0      	blx	r6
 800d556:	3001      	adds	r0, #1
 800d558:	d100      	bne.n	800d55c <_printf_float+0x400>
 800d55a:	e65b      	b.n	800d214 <_printf_float+0xb8>
 800d55c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d55e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d560:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d562:	2200      	movs	r2, #0
 800d564:	3b01      	subs	r3, #1
 800d566:	930c      	str	r3, [sp, #48]	@ 0x30
 800d568:	2300      	movs	r3, #0
 800d56a:	f7f2 ff6f 	bl	800044c <__aeabi_dcmpeq>
 800d56e:	2800      	cmp	r0, #0
 800d570:	d11a      	bne.n	800d5a8 <_printf_float+0x44c>
 800d572:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d574:	1c7a      	adds	r2, r7, #1
 800d576:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d578:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d57a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d57c:	47b0      	blx	r6
 800d57e:	3001      	adds	r0, #1
 800d580:	d10e      	bne.n	800d5a0 <_printf_float+0x444>
 800d582:	e647      	b.n	800d214 <_printf_float+0xb8>
 800d584:	002a      	movs	r2, r5
 800d586:	2301      	movs	r3, #1
 800d588:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d58a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d58c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d58e:	321a      	adds	r2, #26
 800d590:	47b8      	blx	r7
 800d592:	3001      	adds	r0, #1
 800d594:	d100      	bne.n	800d598 <_printf_float+0x43c>
 800d596:	e63d      	b.n	800d214 <_printf_float+0xb8>
 800d598:	3601      	adds	r6, #1
 800d59a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d59c:	429e      	cmp	r6, r3
 800d59e:	dbf1      	blt.n	800d584 <_printf_float+0x428>
 800d5a0:	002a      	movs	r2, r5
 800d5a2:	0023      	movs	r3, r4
 800d5a4:	3250      	adds	r2, #80	@ 0x50
 800d5a6:	e6da      	b.n	800d35e <_printf_float+0x202>
 800d5a8:	2600      	movs	r6, #0
 800d5aa:	e7f6      	b.n	800d59a <_printf_float+0x43e>
 800d5ac:	003a      	movs	r2, r7
 800d5ae:	e7e2      	b.n	800d576 <_printf_float+0x41a>
 800d5b0:	002a      	movs	r2, r5
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d5ba:	3219      	adds	r2, #25
 800d5bc:	47b0      	blx	r6
 800d5be:	3001      	adds	r0, #1
 800d5c0:	d100      	bne.n	800d5c4 <_printf_float+0x468>
 800d5c2:	e627      	b.n	800d214 <_printf_float+0xb8>
 800d5c4:	3401      	adds	r4, #1
 800d5c6:	68eb      	ldr	r3, [r5, #12]
 800d5c8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d5ca:	1a9b      	subs	r3, r3, r2
 800d5cc:	42a3      	cmp	r3, r4
 800d5ce:	dcef      	bgt.n	800d5b0 <_printf_float+0x454>
 800d5d0:	e6f9      	b.n	800d3c6 <_printf_float+0x26a>
 800d5d2:	2400      	movs	r4, #0
 800d5d4:	e7f7      	b.n	800d5c6 <_printf_float+0x46a>
 800d5d6:	46c0      	nop			@ (mov r8, r8)

0800d5d8 <_printf_common>:
 800d5d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5da:	0016      	movs	r6, r2
 800d5dc:	9301      	str	r3, [sp, #4]
 800d5de:	688a      	ldr	r2, [r1, #8]
 800d5e0:	690b      	ldr	r3, [r1, #16]
 800d5e2:	000c      	movs	r4, r1
 800d5e4:	9000      	str	r0, [sp, #0]
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	da00      	bge.n	800d5ec <_printf_common+0x14>
 800d5ea:	0013      	movs	r3, r2
 800d5ec:	0022      	movs	r2, r4
 800d5ee:	6033      	str	r3, [r6, #0]
 800d5f0:	3243      	adds	r2, #67	@ 0x43
 800d5f2:	7812      	ldrb	r2, [r2, #0]
 800d5f4:	2a00      	cmp	r2, #0
 800d5f6:	d001      	beq.n	800d5fc <_printf_common+0x24>
 800d5f8:	3301      	adds	r3, #1
 800d5fa:	6033      	str	r3, [r6, #0]
 800d5fc:	6823      	ldr	r3, [r4, #0]
 800d5fe:	069b      	lsls	r3, r3, #26
 800d600:	d502      	bpl.n	800d608 <_printf_common+0x30>
 800d602:	6833      	ldr	r3, [r6, #0]
 800d604:	3302      	adds	r3, #2
 800d606:	6033      	str	r3, [r6, #0]
 800d608:	6822      	ldr	r2, [r4, #0]
 800d60a:	2306      	movs	r3, #6
 800d60c:	0015      	movs	r5, r2
 800d60e:	401d      	ands	r5, r3
 800d610:	421a      	tst	r2, r3
 800d612:	d027      	beq.n	800d664 <_printf_common+0x8c>
 800d614:	0023      	movs	r3, r4
 800d616:	3343      	adds	r3, #67	@ 0x43
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	1e5a      	subs	r2, r3, #1
 800d61c:	4193      	sbcs	r3, r2
 800d61e:	6822      	ldr	r2, [r4, #0]
 800d620:	0692      	lsls	r2, r2, #26
 800d622:	d430      	bmi.n	800d686 <_printf_common+0xae>
 800d624:	0022      	movs	r2, r4
 800d626:	9901      	ldr	r1, [sp, #4]
 800d628:	9800      	ldr	r0, [sp, #0]
 800d62a:	9d08      	ldr	r5, [sp, #32]
 800d62c:	3243      	adds	r2, #67	@ 0x43
 800d62e:	47a8      	blx	r5
 800d630:	3001      	adds	r0, #1
 800d632:	d025      	beq.n	800d680 <_printf_common+0xa8>
 800d634:	2206      	movs	r2, #6
 800d636:	6823      	ldr	r3, [r4, #0]
 800d638:	2500      	movs	r5, #0
 800d63a:	4013      	ands	r3, r2
 800d63c:	2b04      	cmp	r3, #4
 800d63e:	d105      	bne.n	800d64c <_printf_common+0x74>
 800d640:	6833      	ldr	r3, [r6, #0]
 800d642:	68e5      	ldr	r5, [r4, #12]
 800d644:	1aed      	subs	r5, r5, r3
 800d646:	43eb      	mvns	r3, r5
 800d648:	17db      	asrs	r3, r3, #31
 800d64a:	401d      	ands	r5, r3
 800d64c:	68a3      	ldr	r3, [r4, #8]
 800d64e:	6922      	ldr	r2, [r4, #16]
 800d650:	4293      	cmp	r3, r2
 800d652:	dd01      	ble.n	800d658 <_printf_common+0x80>
 800d654:	1a9b      	subs	r3, r3, r2
 800d656:	18ed      	adds	r5, r5, r3
 800d658:	2600      	movs	r6, #0
 800d65a:	42b5      	cmp	r5, r6
 800d65c:	d120      	bne.n	800d6a0 <_printf_common+0xc8>
 800d65e:	2000      	movs	r0, #0
 800d660:	e010      	b.n	800d684 <_printf_common+0xac>
 800d662:	3501      	adds	r5, #1
 800d664:	68e3      	ldr	r3, [r4, #12]
 800d666:	6832      	ldr	r2, [r6, #0]
 800d668:	1a9b      	subs	r3, r3, r2
 800d66a:	42ab      	cmp	r3, r5
 800d66c:	ddd2      	ble.n	800d614 <_printf_common+0x3c>
 800d66e:	0022      	movs	r2, r4
 800d670:	2301      	movs	r3, #1
 800d672:	9901      	ldr	r1, [sp, #4]
 800d674:	9800      	ldr	r0, [sp, #0]
 800d676:	9f08      	ldr	r7, [sp, #32]
 800d678:	3219      	adds	r2, #25
 800d67a:	47b8      	blx	r7
 800d67c:	3001      	adds	r0, #1
 800d67e:	d1f0      	bne.n	800d662 <_printf_common+0x8a>
 800d680:	2001      	movs	r0, #1
 800d682:	4240      	negs	r0, r0
 800d684:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d686:	2030      	movs	r0, #48	@ 0x30
 800d688:	18e1      	adds	r1, r4, r3
 800d68a:	3143      	adds	r1, #67	@ 0x43
 800d68c:	7008      	strb	r0, [r1, #0]
 800d68e:	0021      	movs	r1, r4
 800d690:	1c5a      	adds	r2, r3, #1
 800d692:	3145      	adds	r1, #69	@ 0x45
 800d694:	7809      	ldrb	r1, [r1, #0]
 800d696:	18a2      	adds	r2, r4, r2
 800d698:	3243      	adds	r2, #67	@ 0x43
 800d69a:	3302      	adds	r3, #2
 800d69c:	7011      	strb	r1, [r2, #0]
 800d69e:	e7c1      	b.n	800d624 <_printf_common+0x4c>
 800d6a0:	0022      	movs	r2, r4
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	9901      	ldr	r1, [sp, #4]
 800d6a6:	9800      	ldr	r0, [sp, #0]
 800d6a8:	9f08      	ldr	r7, [sp, #32]
 800d6aa:	321a      	adds	r2, #26
 800d6ac:	47b8      	blx	r7
 800d6ae:	3001      	adds	r0, #1
 800d6b0:	d0e6      	beq.n	800d680 <_printf_common+0xa8>
 800d6b2:	3601      	adds	r6, #1
 800d6b4:	e7d1      	b.n	800d65a <_printf_common+0x82>
	...

0800d6b8 <_printf_i>:
 800d6b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6ba:	b08b      	sub	sp, #44	@ 0x2c
 800d6bc:	9206      	str	r2, [sp, #24]
 800d6be:	000a      	movs	r2, r1
 800d6c0:	3243      	adds	r2, #67	@ 0x43
 800d6c2:	9307      	str	r3, [sp, #28]
 800d6c4:	9005      	str	r0, [sp, #20]
 800d6c6:	9203      	str	r2, [sp, #12]
 800d6c8:	7e0a      	ldrb	r2, [r1, #24]
 800d6ca:	000c      	movs	r4, r1
 800d6cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d6ce:	2a78      	cmp	r2, #120	@ 0x78
 800d6d0:	d809      	bhi.n	800d6e6 <_printf_i+0x2e>
 800d6d2:	2a62      	cmp	r2, #98	@ 0x62
 800d6d4:	d80b      	bhi.n	800d6ee <_printf_i+0x36>
 800d6d6:	2a00      	cmp	r2, #0
 800d6d8:	d100      	bne.n	800d6dc <_printf_i+0x24>
 800d6da:	e0bc      	b.n	800d856 <_printf_i+0x19e>
 800d6dc:	497b      	ldr	r1, [pc, #492]	@ (800d8cc <_printf_i+0x214>)
 800d6de:	9104      	str	r1, [sp, #16]
 800d6e0:	2a58      	cmp	r2, #88	@ 0x58
 800d6e2:	d100      	bne.n	800d6e6 <_printf_i+0x2e>
 800d6e4:	e090      	b.n	800d808 <_printf_i+0x150>
 800d6e6:	0025      	movs	r5, r4
 800d6e8:	3542      	adds	r5, #66	@ 0x42
 800d6ea:	702a      	strb	r2, [r5, #0]
 800d6ec:	e022      	b.n	800d734 <_printf_i+0x7c>
 800d6ee:	0010      	movs	r0, r2
 800d6f0:	3863      	subs	r0, #99	@ 0x63
 800d6f2:	2815      	cmp	r0, #21
 800d6f4:	d8f7      	bhi.n	800d6e6 <_printf_i+0x2e>
 800d6f6:	f7f2 fd19 	bl	800012c <__gnu_thumb1_case_shi>
 800d6fa:	0016      	.short	0x0016
 800d6fc:	fff6001f 	.word	0xfff6001f
 800d700:	fff6fff6 	.word	0xfff6fff6
 800d704:	001ffff6 	.word	0x001ffff6
 800d708:	fff6fff6 	.word	0xfff6fff6
 800d70c:	fff6fff6 	.word	0xfff6fff6
 800d710:	003600a1 	.word	0x003600a1
 800d714:	fff60080 	.word	0xfff60080
 800d718:	00b2fff6 	.word	0x00b2fff6
 800d71c:	0036fff6 	.word	0x0036fff6
 800d720:	fff6fff6 	.word	0xfff6fff6
 800d724:	0084      	.short	0x0084
 800d726:	0025      	movs	r5, r4
 800d728:	681a      	ldr	r2, [r3, #0]
 800d72a:	3542      	adds	r5, #66	@ 0x42
 800d72c:	1d11      	adds	r1, r2, #4
 800d72e:	6019      	str	r1, [r3, #0]
 800d730:	6813      	ldr	r3, [r2, #0]
 800d732:	702b      	strb	r3, [r5, #0]
 800d734:	2301      	movs	r3, #1
 800d736:	e0a0      	b.n	800d87a <_printf_i+0x1c2>
 800d738:	6818      	ldr	r0, [r3, #0]
 800d73a:	6809      	ldr	r1, [r1, #0]
 800d73c:	1d02      	adds	r2, r0, #4
 800d73e:	060d      	lsls	r5, r1, #24
 800d740:	d50b      	bpl.n	800d75a <_printf_i+0xa2>
 800d742:	6806      	ldr	r6, [r0, #0]
 800d744:	601a      	str	r2, [r3, #0]
 800d746:	2e00      	cmp	r6, #0
 800d748:	da03      	bge.n	800d752 <_printf_i+0x9a>
 800d74a:	232d      	movs	r3, #45	@ 0x2d
 800d74c:	9a03      	ldr	r2, [sp, #12]
 800d74e:	4276      	negs	r6, r6
 800d750:	7013      	strb	r3, [r2, #0]
 800d752:	4b5e      	ldr	r3, [pc, #376]	@ (800d8cc <_printf_i+0x214>)
 800d754:	270a      	movs	r7, #10
 800d756:	9304      	str	r3, [sp, #16]
 800d758:	e018      	b.n	800d78c <_printf_i+0xd4>
 800d75a:	6806      	ldr	r6, [r0, #0]
 800d75c:	601a      	str	r2, [r3, #0]
 800d75e:	0649      	lsls	r1, r1, #25
 800d760:	d5f1      	bpl.n	800d746 <_printf_i+0x8e>
 800d762:	b236      	sxth	r6, r6
 800d764:	e7ef      	b.n	800d746 <_printf_i+0x8e>
 800d766:	6808      	ldr	r0, [r1, #0]
 800d768:	6819      	ldr	r1, [r3, #0]
 800d76a:	c940      	ldmia	r1!, {r6}
 800d76c:	0605      	lsls	r5, r0, #24
 800d76e:	d402      	bmi.n	800d776 <_printf_i+0xbe>
 800d770:	0640      	lsls	r0, r0, #25
 800d772:	d500      	bpl.n	800d776 <_printf_i+0xbe>
 800d774:	b2b6      	uxth	r6, r6
 800d776:	6019      	str	r1, [r3, #0]
 800d778:	4b54      	ldr	r3, [pc, #336]	@ (800d8cc <_printf_i+0x214>)
 800d77a:	270a      	movs	r7, #10
 800d77c:	9304      	str	r3, [sp, #16]
 800d77e:	2a6f      	cmp	r2, #111	@ 0x6f
 800d780:	d100      	bne.n	800d784 <_printf_i+0xcc>
 800d782:	3f02      	subs	r7, #2
 800d784:	0023      	movs	r3, r4
 800d786:	2200      	movs	r2, #0
 800d788:	3343      	adds	r3, #67	@ 0x43
 800d78a:	701a      	strb	r2, [r3, #0]
 800d78c:	6863      	ldr	r3, [r4, #4]
 800d78e:	60a3      	str	r3, [r4, #8]
 800d790:	2b00      	cmp	r3, #0
 800d792:	db03      	blt.n	800d79c <_printf_i+0xe4>
 800d794:	2104      	movs	r1, #4
 800d796:	6822      	ldr	r2, [r4, #0]
 800d798:	438a      	bics	r2, r1
 800d79a:	6022      	str	r2, [r4, #0]
 800d79c:	2e00      	cmp	r6, #0
 800d79e:	d102      	bne.n	800d7a6 <_printf_i+0xee>
 800d7a0:	9d03      	ldr	r5, [sp, #12]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d00c      	beq.n	800d7c0 <_printf_i+0x108>
 800d7a6:	9d03      	ldr	r5, [sp, #12]
 800d7a8:	0030      	movs	r0, r6
 800d7aa:	0039      	movs	r1, r7
 800d7ac:	f7f2 fd4e 	bl	800024c <__aeabi_uidivmod>
 800d7b0:	9b04      	ldr	r3, [sp, #16]
 800d7b2:	3d01      	subs	r5, #1
 800d7b4:	5c5b      	ldrb	r3, [r3, r1]
 800d7b6:	702b      	strb	r3, [r5, #0]
 800d7b8:	0033      	movs	r3, r6
 800d7ba:	0006      	movs	r6, r0
 800d7bc:	429f      	cmp	r7, r3
 800d7be:	d9f3      	bls.n	800d7a8 <_printf_i+0xf0>
 800d7c0:	2f08      	cmp	r7, #8
 800d7c2:	d109      	bne.n	800d7d8 <_printf_i+0x120>
 800d7c4:	6823      	ldr	r3, [r4, #0]
 800d7c6:	07db      	lsls	r3, r3, #31
 800d7c8:	d506      	bpl.n	800d7d8 <_printf_i+0x120>
 800d7ca:	6862      	ldr	r2, [r4, #4]
 800d7cc:	6923      	ldr	r3, [r4, #16]
 800d7ce:	429a      	cmp	r2, r3
 800d7d0:	dc02      	bgt.n	800d7d8 <_printf_i+0x120>
 800d7d2:	2330      	movs	r3, #48	@ 0x30
 800d7d4:	3d01      	subs	r5, #1
 800d7d6:	702b      	strb	r3, [r5, #0]
 800d7d8:	9b03      	ldr	r3, [sp, #12]
 800d7da:	1b5b      	subs	r3, r3, r5
 800d7dc:	6123      	str	r3, [r4, #16]
 800d7de:	9b07      	ldr	r3, [sp, #28]
 800d7e0:	0021      	movs	r1, r4
 800d7e2:	9300      	str	r3, [sp, #0]
 800d7e4:	9805      	ldr	r0, [sp, #20]
 800d7e6:	9b06      	ldr	r3, [sp, #24]
 800d7e8:	aa09      	add	r2, sp, #36	@ 0x24
 800d7ea:	f7ff fef5 	bl	800d5d8 <_printf_common>
 800d7ee:	3001      	adds	r0, #1
 800d7f0:	d148      	bne.n	800d884 <_printf_i+0x1cc>
 800d7f2:	2001      	movs	r0, #1
 800d7f4:	4240      	negs	r0, r0
 800d7f6:	b00b      	add	sp, #44	@ 0x2c
 800d7f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7fa:	2220      	movs	r2, #32
 800d7fc:	6809      	ldr	r1, [r1, #0]
 800d7fe:	430a      	orrs	r2, r1
 800d800:	6022      	str	r2, [r4, #0]
 800d802:	2278      	movs	r2, #120	@ 0x78
 800d804:	4932      	ldr	r1, [pc, #200]	@ (800d8d0 <_printf_i+0x218>)
 800d806:	9104      	str	r1, [sp, #16]
 800d808:	0021      	movs	r1, r4
 800d80a:	3145      	adds	r1, #69	@ 0x45
 800d80c:	700a      	strb	r2, [r1, #0]
 800d80e:	6819      	ldr	r1, [r3, #0]
 800d810:	6822      	ldr	r2, [r4, #0]
 800d812:	c940      	ldmia	r1!, {r6}
 800d814:	0610      	lsls	r0, r2, #24
 800d816:	d402      	bmi.n	800d81e <_printf_i+0x166>
 800d818:	0650      	lsls	r0, r2, #25
 800d81a:	d500      	bpl.n	800d81e <_printf_i+0x166>
 800d81c:	b2b6      	uxth	r6, r6
 800d81e:	6019      	str	r1, [r3, #0]
 800d820:	07d3      	lsls	r3, r2, #31
 800d822:	d502      	bpl.n	800d82a <_printf_i+0x172>
 800d824:	2320      	movs	r3, #32
 800d826:	4313      	orrs	r3, r2
 800d828:	6023      	str	r3, [r4, #0]
 800d82a:	2e00      	cmp	r6, #0
 800d82c:	d001      	beq.n	800d832 <_printf_i+0x17a>
 800d82e:	2710      	movs	r7, #16
 800d830:	e7a8      	b.n	800d784 <_printf_i+0xcc>
 800d832:	2220      	movs	r2, #32
 800d834:	6823      	ldr	r3, [r4, #0]
 800d836:	4393      	bics	r3, r2
 800d838:	6023      	str	r3, [r4, #0]
 800d83a:	e7f8      	b.n	800d82e <_printf_i+0x176>
 800d83c:	681a      	ldr	r2, [r3, #0]
 800d83e:	680d      	ldr	r5, [r1, #0]
 800d840:	1d10      	adds	r0, r2, #4
 800d842:	6949      	ldr	r1, [r1, #20]
 800d844:	6018      	str	r0, [r3, #0]
 800d846:	6813      	ldr	r3, [r2, #0]
 800d848:	062e      	lsls	r6, r5, #24
 800d84a:	d501      	bpl.n	800d850 <_printf_i+0x198>
 800d84c:	6019      	str	r1, [r3, #0]
 800d84e:	e002      	b.n	800d856 <_printf_i+0x19e>
 800d850:	066d      	lsls	r5, r5, #25
 800d852:	d5fb      	bpl.n	800d84c <_printf_i+0x194>
 800d854:	8019      	strh	r1, [r3, #0]
 800d856:	2300      	movs	r3, #0
 800d858:	9d03      	ldr	r5, [sp, #12]
 800d85a:	6123      	str	r3, [r4, #16]
 800d85c:	e7bf      	b.n	800d7de <_printf_i+0x126>
 800d85e:	681a      	ldr	r2, [r3, #0]
 800d860:	1d11      	adds	r1, r2, #4
 800d862:	6019      	str	r1, [r3, #0]
 800d864:	6815      	ldr	r5, [r2, #0]
 800d866:	2100      	movs	r1, #0
 800d868:	0028      	movs	r0, r5
 800d86a:	6862      	ldr	r2, [r4, #4]
 800d86c:	f000 fa01 	bl	800dc72 <memchr>
 800d870:	2800      	cmp	r0, #0
 800d872:	d001      	beq.n	800d878 <_printf_i+0x1c0>
 800d874:	1b40      	subs	r0, r0, r5
 800d876:	6060      	str	r0, [r4, #4]
 800d878:	6863      	ldr	r3, [r4, #4]
 800d87a:	6123      	str	r3, [r4, #16]
 800d87c:	2300      	movs	r3, #0
 800d87e:	9a03      	ldr	r2, [sp, #12]
 800d880:	7013      	strb	r3, [r2, #0]
 800d882:	e7ac      	b.n	800d7de <_printf_i+0x126>
 800d884:	002a      	movs	r2, r5
 800d886:	6923      	ldr	r3, [r4, #16]
 800d888:	9906      	ldr	r1, [sp, #24]
 800d88a:	9805      	ldr	r0, [sp, #20]
 800d88c:	9d07      	ldr	r5, [sp, #28]
 800d88e:	47a8      	blx	r5
 800d890:	3001      	adds	r0, #1
 800d892:	d0ae      	beq.n	800d7f2 <_printf_i+0x13a>
 800d894:	6823      	ldr	r3, [r4, #0]
 800d896:	079b      	lsls	r3, r3, #30
 800d898:	d415      	bmi.n	800d8c6 <_printf_i+0x20e>
 800d89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d89c:	68e0      	ldr	r0, [r4, #12]
 800d89e:	4298      	cmp	r0, r3
 800d8a0:	daa9      	bge.n	800d7f6 <_printf_i+0x13e>
 800d8a2:	0018      	movs	r0, r3
 800d8a4:	e7a7      	b.n	800d7f6 <_printf_i+0x13e>
 800d8a6:	0022      	movs	r2, r4
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	9906      	ldr	r1, [sp, #24]
 800d8ac:	9805      	ldr	r0, [sp, #20]
 800d8ae:	9e07      	ldr	r6, [sp, #28]
 800d8b0:	3219      	adds	r2, #25
 800d8b2:	47b0      	blx	r6
 800d8b4:	3001      	adds	r0, #1
 800d8b6:	d09c      	beq.n	800d7f2 <_printf_i+0x13a>
 800d8b8:	3501      	adds	r5, #1
 800d8ba:	68e3      	ldr	r3, [r4, #12]
 800d8bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8be:	1a9b      	subs	r3, r3, r2
 800d8c0:	42ab      	cmp	r3, r5
 800d8c2:	dcf0      	bgt.n	800d8a6 <_printf_i+0x1ee>
 800d8c4:	e7e9      	b.n	800d89a <_printf_i+0x1e2>
 800d8c6:	2500      	movs	r5, #0
 800d8c8:	e7f7      	b.n	800d8ba <_printf_i+0x202>
 800d8ca:	46c0      	nop			@ (mov r8, r8)
 800d8cc:	0801b42a 	.word	0x0801b42a
 800d8d0:	0801b43b 	.word	0x0801b43b

0800d8d4 <std>:
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	b510      	push	{r4, lr}
 800d8d8:	0004      	movs	r4, r0
 800d8da:	6003      	str	r3, [r0, #0]
 800d8dc:	6043      	str	r3, [r0, #4]
 800d8de:	6083      	str	r3, [r0, #8]
 800d8e0:	8181      	strh	r1, [r0, #12]
 800d8e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800d8e4:	81c2      	strh	r2, [r0, #14]
 800d8e6:	6103      	str	r3, [r0, #16]
 800d8e8:	6143      	str	r3, [r0, #20]
 800d8ea:	6183      	str	r3, [r0, #24]
 800d8ec:	0019      	movs	r1, r3
 800d8ee:	2208      	movs	r2, #8
 800d8f0:	305c      	adds	r0, #92	@ 0x5c
 800d8f2:	f000 f90f 	bl	800db14 <memset>
 800d8f6:	4b0b      	ldr	r3, [pc, #44]	@ (800d924 <std+0x50>)
 800d8f8:	6224      	str	r4, [r4, #32]
 800d8fa:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d928 <std+0x54>)
 800d8fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d900:	4b0a      	ldr	r3, [pc, #40]	@ (800d92c <std+0x58>)
 800d902:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d904:	4b0a      	ldr	r3, [pc, #40]	@ (800d930 <std+0x5c>)
 800d906:	6323      	str	r3, [r4, #48]	@ 0x30
 800d908:	4b0a      	ldr	r3, [pc, #40]	@ (800d934 <std+0x60>)
 800d90a:	429c      	cmp	r4, r3
 800d90c:	d005      	beq.n	800d91a <std+0x46>
 800d90e:	4b0a      	ldr	r3, [pc, #40]	@ (800d938 <std+0x64>)
 800d910:	429c      	cmp	r4, r3
 800d912:	d002      	beq.n	800d91a <std+0x46>
 800d914:	4b09      	ldr	r3, [pc, #36]	@ (800d93c <std+0x68>)
 800d916:	429c      	cmp	r4, r3
 800d918:	d103      	bne.n	800d922 <std+0x4e>
 800d91a:	0020      	movs	r0, r4
 800d91c:	3058      	adds	r0, #88	@ 0x58
 800d91e:	f000 f9a5 	bl	800dc6c <__retarget_lock_init_recursive>
 800d922:	bd10      	pop	{r4, pc}
 800d924:	0800da7d 	.word	0x0800da7d
 800d928:	0800daa5 	.word	0x0800daa5
 800d92c:	0800dadd 	.word	0x0800dadd
 800d930:	0800db09 	.word	0x0800db09
 800d934:	200005b0 	.word	0x200005b0
 800d938:	20000618 	.word	0x20000618
 800d93c:	20000680 	.word	0x20000680

0800d940 <stdio_exit_handler>:
 800d940:	b510      	push	{r4, lr}
 800d942:	4a03      	ldr	r2, [pc, #12]	@ (800d950 <stdio_exit_handler+0x10>)
 800d944:	4903      	ldr	r1, [pc, #12]	@ (800d954 <stdio_exit_handler+0x14>)
 800d946:	4804      	ldr	r0, [pc, #16]	@ (800d958 <stdio_exit_handler+0x18>)
 800d948:	f000 f87c 	bl	800da44 <_fwalk_sglue>
 800d94c:	bd10      	pop	{r4, pc}
 800d94e:	46c0      	nop			@ (mov r8, r8)
 800d950:	20000178 	.word	0x20000178
 800d954:	0800f4fd 	.word	0x0800f4fd
 800d958:	20000188 	.word	0x20000188

0800d95c <cleanup_stdio>:
 800d95c:	6841      	ldr	r1, [r0, #4]
 800d95e:	4b0b      	ldr	r3, [pc, #44]	@ (800d98c <cleanup_stdio+0x30>)
 800d960:	b510      	push	{r4, lr}
 800d962:	0004      	movs	r4, r0
 800d964:	4299      	cmp	r1, r3
 800d966:	d001      	beq.n	800d96c <cleanup_stdio+0x10>
 800d968:	f001 fdc8 	bl	800f4fc <_fflush_r>
 800d96c:	68a1      	ldr	r1, [r4, #8]
 800d96e:	4b08      	ldr	r3, [pc, #32]	@ (800d990 <cleanup_stdio+0x34>)
 800d970:	4299      	cmp	r1, r3
 800d972:	d002      	beq.n	800d97a <cleanup_stdio+0x1e>
 800d974:	0020      	movs	r0, r4
 800d976:	f001 fdc1 	bl	800f4fc <_fflush_r>
 800d97a:	68e1      	ldr	r1, [r4, #12]
 800d97c:	4b05      	ldr	r3, [pc, #20]	@ (800d994 <cleanup_stdio+0x38>)
 800d97e:	4299      	cmp	r1, r3
 800d980:	d002      	beq.n	800d988 <cleanup_stdio+0x2c>
 800d982:	0020      	movs	r0, r4
 800d984:	f001 fdba 	bl	800f4fc <_fflush_r>
 800d988:	bd10      	pop	{r4, pc}
 800d98a:	46c0      	nop			@ (mov r8, r8)
 800d98c:	200005b0 	.word	0x200005b0
 800d990:	20000618 	.word	0x20000618
 800d994:	20000680 	.word	0x20000680

0800d998 <global_stdio_init.part.0>:
 800d998:	b510      	push	{r4, lr}
 800d99a:	4b09      	ldr	r3, [pc, #36]	@ (800d9c0 <global_stdio_init.part.0+0x28>)
 800d99c:	4a09      	ldr	r2, [pc, #36]	@ (800d9c4 <global_stdio_init.part.0+0x2c>)
 800d99e:	2104      	movs	r1, #4
 800d9a0:	601a      	str	r2, [r3, #0]
 800d9a2:	4809      	ldr	r0, [pc, #36]	@ (800d9c8 <global_stdio_init.part.0+0x30>)
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	f7ff ff95 	bl	800d8d4 <std>
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	2109      	movs	r1, #9
 800d9ae:	4807      	ldr	r0, [pc, #28]	@ (800d9cc <global_stdio_init.part.0+0x34>)
 800d9b0:	f7ff ff90 	bl	800d8d4 <std>
 800d9b4:	2202      	movs	r2, #2
 800d9b6:	2112      	movs	r1, #18
 800d9b8:	4805      	ldr	r0, [pc, #20]	@ (800d9d0 <global_stdio_init.part.0+0x38>)
 800d9ba:	f7ff ff8b 	bl	800d8d4 <std>
 800d9be:	bd10      	pop	{r4, pc}
 800d9c0:	200006e8 	.word	0x200006e8
 800d9c4:	0800d941 	.word	0x0800d941
 800d9c8:	200005b0 	.word	0x200005b0
 800d9cc:	20000618 	.word	0x20000618
 800d9d0:	20000680 	.word	0x20000680

0800d9d4 <__sfp_lock_acquire>:
 800d9d4:	b510      	push	{r4, lr}
 800d9d6:	4802      	ldr	r0, [pc, #8]	@ (800d9e0 <__sfp_lock_acquire+0xc>)
 800d9d8:	f000 f949 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800d9dc:	bd10      	pop	{r4, pc}
 800d9de:	46c0      	nop			@ (mov r8, r8)
 800d9e0:	200006f1 	.word	0x200006f1

0800d9e4 <__sfp_lock_release>:
 800d9e4:	b510      	push	{r4, lr}
 800d9e6:	4802      	ldr	r0, [pc, #8]	@ (800d9f0 <__sfp_lock_release+0xc>)
 800d9e8:	f000 f942 	bl	800dc70 <__retarget_lock_release_recursive>
 800d9ec:	bd10      	pop	{r4, pc}
 800d9ee:	46c0      	nop			@ (mov r8, r8)
 800d9f0:	200006f1 	.word	0x200006f1

0800d9f4 <__sinit>:
 800d9f4:	b510      	push	{r4, lr}
 800d9f6:	0004      	movs	r4, r0
 800d9f8:	f7ff ffec 	bl	800d9d4 <__sfp_lock_acquire>
 800d9fc:	6a23      	ldr	r3, [r4, #32]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d002      	beq.n	800da08 <__sinit+0x14>
 800da02:	f7ff ffef 	bl	800d9e4 <__sfp_lock_release>
 800da06:	bd10      	pop	{r4, pc}
 800da08:	4b04      	ldr	r3, [pc, #16]	@ (800da1c <__sinit+0x28>)
 800da0a:	6223      	str	r3, [r4, #32]
 800da0c:	4b04      	ldr	r3, [pc, #16]	@ (800da20 <__sinit+0x2c>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d1f6      	bne.n	800da02 <__sinit+0xe>
 800da14:	f7ff ffc0 	bl	800d998 <global_stdio_init.part.0>
 800da18:	e7f3      	b.n	800da02 <__sinit+0xe>
 800da1a:	46c0      	nop			@ (mov r8, r8)
 800da1c:	0800d95d 	.word	0x0800d95d
 800da20:	200006e8 	.word	0x200006e8

0800da24 <fiprintf>:
 800da24:	b40e      	push	{r1, r2, r3}
 800da26:	b517      	push	{r0, r1, r2, r4, lr}
 800da28:	4c05      	ldr	r4, [pc, #20]	@ (800da40 <fiprintf+0x1c>)
 800da2a:	ab05      	add	r3, sp, #20
 800da2c:	cb04      	ldmia	r3!, {r2}
 800da2e:	0001      	movs	r1, r0
 800da30:	6820      	ldr	r0, [r4, #0]
 800da32:	9301      	str	r3, [sp, #4]
 800da34:	f001 fbc0 	bl	800f1b8 <_vfiprintf_r>
 800da38:	bc1e      	pop	{r1, r2, r3, r4}
 800da3a:	bc08      	pop	{r3}
 800da3c:	b003      	add	sp, #12
 800da3e:	4718      	bx	r3
 800da40:	20000184 	.word	0x20000184

0800da44 <_fwalk_sglue>:
 800da44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da46:	0014      	movs	r4, r2
 800da48:	2600      	movs	r6, #0
 800da4a:	9000      	str	r0, [sp, #0]
 800da4c:	9101      	str	r1, [sp, #4]
 800da4e:	68a5      	ldr	r5, [r4, #8]
 800da50:	6867      	ldr	r7, [r4, #4]
 800da52:	3f01      	subs	r7, #1
 800da54:	d504      	bpl.n	800da60 <_fwalk_sglue+0x1c>
 800da56:	6824      	ldr	r4, [r4, #0]
 800da58:	2c00      	cmp	r4, #0
 800da5a:	d1f8      	bne.n	800da4e <_fwalk_sglue+0xa>
 800da5c:	0030      	movs	r0, r6
 800da5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da60:	89ab      	ldrh	r3, [r5, #12]
 800da62:	2b01      	cmp	r3, #1
 800da64:	d908      	bls.n	800da78 <_fwalk_sglue+0x34>
 800da66:	220e      	movs	r2, #14
 800da68:	5eab      	ldrsh	r3, [r5, r2]
 800da6a:	3301      	adds	r3, #1
 800da6c:	d004      	beq.n	800da78 <_fwalk_sglue+0x34>
 800da6e:	0029      	movs	r1, r5
 800da70:	9800      	ldr	r0, [sp, #0]
 800da72:	9b01      	ldr	r3, [sp, #4]
 800da74:	4798      	blx	r3
 800da76:	4306      	orrs	r6, r0
 800da78:	3568      	adds	r5, #104	@ 0x68
 800da7a:	e7ea      	b.n	800da52 <_fwalk_sglue+0xe>

0800da7c <__sread>:
 800da7c:	b570      	push	{r4, r5, r6, lr}
 800da7e:	000c      	movs	r4, r1
 800da80:	250e      	movs	r5, #14
 800da82:	5f49      	ldrsh	r1, [r1, r5]
 800da84:	f000 f88e 	bl	800dba4 <_read_r>
 800da88:	2800      	cmp	r0, #0
 800da8a:	db03      	blt.n	800da94 <__sread+0x18>
 800da8c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800da8e:	181b      	adds	r3, r3, r0
 800da90:	6563      	str	r3, [r4, #84]	@ 0x54
 800da92:	bd70      	pop	{r4, r5, r6, pc}
 800da94:	89a3      	ldrh	r3, [r4, #12]
 800da96:	4a02      	ldr	r2, [pc, #8]	@ (800daa0 <__sread+0x24>)
 800da98:	4013      	ands	r3, r2
 800da9a:	81a3      	strh	r3, [r4, #12]
 800da9c:	e7f9      	b.n	800da92 <__sread+0x16>
 800da9e:	46c0      	nop			@ (mov r8, r8)
 800daa0:	ffffefff 	.word	0xffffefff

0800daa4 <__swrite>:
 800daa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daa6:	001f      	movs	r7, r3
 800daa8:	898b      	ldrh	r3, [r1, #12]
 800daaa:	0005      	movs	r5, r0
 800daac:	000c      	movs	r4, r1
 800daae:	0016      	movs	r6, r2
 800dab0:	05db      	lsls	r3, r3, #23
 800dab2:	d505      	bpl.n	800dac0 <__swrite+0x1c>
 800dab4:	230e      	movs	r3, #14
 800dab6:	5ec9      	ldrsh	r1, [r1, r3]
 800dab8:	2200      	movs	r2, #0
 800daba:	2302      	movs	r3, #2
 800dabc:	f000 f85e 	bl	800db7c <_lseek_r>
 800dac0:	89a3      	ldrh	r3, [r4, #12]
 800dac2:	4a05      	ldr	r2, [pc, #20]	@ (800dad8 <__swrite+0x34>)
 800dac4:	0028      	movs	r0, r5
 800dac6:	4013      	ands	r3, r2
 800dac8:	81a3      	strh	r3, [r4, #12]
 800daca:	0032      	movs	r2, r6
 800dacc:	230e      	movs	r3, #14
 800dace:	5ee1      	ldrsh	r1, [r4, r3]
 800dad0:	003b      	movs	r3, r7
 800dad2:	f000 f88d 	bl	800dbf0 <_write_r>
 800dad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dad8:	ffffefff 	.word	0xffffefff

0800dadc <__sseek>:
 800dadc:	b570      	push	{r4, r5, r6, lr}
 800dade:	000c      	movs	r4, r1
 800dae0:	250e      	movs	r5, #14
 800dae2:	5f49      	ldrsh	r1, [r1, r5]
 800dae4:	f000 f84a 	bl	800db7c <_lseek_r>
 800dae8:	89a3      	ldrh	r3, [r4, #12]
 800daea:	1c42      	adds	r2, r0, #1
 800daec:	d103      	bne.n	800daf6 <__sseek+0x1a>
 800daee:	4a05      	ldr	r2, [pc, #20]	@ (800db04 <__sseek+0x28>)
 800daf0:	4013      	ands	r3, r2
 800daf2:	81a3      	strh	r3, [r4, #12]
 800daf4:	bd70      	pop	{r4, r5, r6, pc}
 800daf6:	2280      	movs	r2, #128	@ 0x80
 800daf8:	0152      	lsls	r2, r2, #5
 800dafa:	4313      	orrs	r3, r2
 800dafc:	81a3      	strh	r3, [r4, #12]
 800dafe:	6560      	str	r0, [r4, #84]	@ 0x54
 800db00:	e7f8      	b.n	800daf4 <__sseek+0x18>
 800db02:	46c0      	nop			@ (mov r8, r8)
 800db04:	ffffefff 	.word	0xffffefff

0800db08 <__sclose>:
 800db08:	b510      	push	{r4, lr}
 800db0a:	230e      	movs	r3, #14
 800db0c:	5ec9      	ldrsh	r1, [r1, r3]
 800db0e:	f000 f823 	bl	800db58 <_close_r>
 800db12:	bd10      	pop	{r4, pc}

0800db14 <memset>:
 800db14:	0003      	movs	r3, r0
 800db16:	1882      	adds	r2, r0, r2
 800db18:	4293      	cmp	r3, r2
 800db1a:	d100      	bne.n	800db1e <memset+0xa>
 800db1c:	4770      	bx	lr
 800db1e:	7019      	strb	r1, [r3, #0]
 800db20:	3301      	adds	r3, #1
 800db22:	e7f9      	b.n	800db18 <memset+0x4>

0800db24 <strncat>:
 800db24:	0003      	movs	r3, r0
 800db26:	b510      	push	{r4, lr}
 800db28:	781c      	ldrb	r4, [r3, #0]
 800db2a:	2c00      	cmp	r4, #0
 800db2c:	d107      	bne.n	800db3e <strncat+0x1a>
 800db2e:	3a01      	subs	r2, #1
 800db30:	1c54      	adds	r4, r2, #1
 800db32:	d003      	beq.n	800db3c <strncat+0x18>
 800db34:	780c      	ldrb	r4, [r1, #0]
 800db36:	701c      	strb	r4, [r3, #0]
 800db38:	2c00      	cmp	r4, #0
 800db3a:	d102      	bne.n	800db42 <strncat+0x1e>
 800db3c:	bd10      	pop	{r4, pc}
 800db3e:	3301      	adds	r3, #1
 800db40:	e7f2      	b.n	800db28 <strncat+0x4>
 800db42:	2a00      	cmp	r2, #0
 800db44:	d100      	bne.n	800db48 <strncat+0x24>
 800db46:	705a      	strb	r2, [r3, #1]
 800db48:	3301      	adds	r3, #1
 800db4a:	3101      	adds	r1, #1
 800db4c:	e7ef      	b.n	800db2e <strncat+0xa>
	...

0800db50 <_localeconv_r>:
 800db50:	4800      	ldr	r0, [pc, #0]	@ (800db54 <_localeconv_r+0x4>)
 800db52:	4770      	bx	lr
 800db54:	200002c4 	.word	0x200002c4

0800db58 <_close_r>:
 800db58:	2300      	movs	r3, #0
 800db5a:	b570      	push	{r4, r5, r6, lr}
 800db5c:	4d06      	ldr	r5, [pc, #24]	@ (800db78 <_close_r+0x20>)
 800db5e:	0004      	movs	r4, r0
 800db60:	0008      	movs	r0, r1
 800db62:	602b      	str	r3, [r5, #0]
 800db64:	f7f8 f81a 	bl	8005b9c <_close>
 800db68:	1c43      	adds	r3, r0, #1
 800db6a:	d103      	bne.n	800db74 <_close_r+0x1c>
 800db6c:	682b      	ldr	r3, [r5, #0]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d000      	beq.n	800db74 <_close_r+0x1c>
 800db72:	6023      	str	r3, [r4, #0]
 800db74:	bd70      	pop	{r4, r5, r6, pc}
 800db76:	46c0      	nop			@ (mov r8, r8)
 800db78:	200006ec 	.word	0x200006ec

0800db7c <_lseek_r>:
 800db7c:	b570      	push	{r4, r5, r6, lr}
 800db7e:	0004      	movs	r4, r0
 800db80:	0008      	movs	r0, r1
 800db82:	0011      	movs	r1, r2
 800db84:	001a      	movs	r2, r3
 800db86:	2300      	movs	r3, #0
 800db88:	4d05      	ldr	r5, [pc, #20]	@ (800dba0 <_lseek_r+0x24>)
 800db8a:	602b      	str	r3, [r5, #0]
 800db8c:	f7f8 f827 	bl	8005bde <_lseek>
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	d103      	bne.n	800db9c <_lseek_r+0x20>
 800db94:	682b      	ldr	r3, [r5, #0]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d000      	beq.n	800db9c <_lseek_r+0x20>
 800db9a:	6023      	str	r3, [r4, #0]
 800db9c:	bd70      	pop	{r4, r5, r6, pc}
 800db9e:	46c0      	nop			@ (mov r8, r8)
 800dba0:	200006ec 	.word	0x200006ec

0800dba4 <_read_r>:
 800dba4:	b570      	push	{r4, r5, r6, lr}
 800dba6:	0004      	movs	r4, r0
 800dba8:	0008      	movs	r0, r1
 800dbaa:	0011      	movs	r1, r2
 800dbac:	001a      	movs	r2, r3
 800dbae:	2300      	movs	r3, #0
 800dbb0:	4d05      	ldr	r5, [pc, #20]	@ (800dbc8 <_read_r+0x24>)
 800dbb2:	602b      	str	r3, [r5, #0]
 800dbb4:	f7f7 ffb9 	bl	8005b2a <_read>
 800dbb8:	1c43      	adds	r3, r0, #1
 800dbba:	d103      	bne.n	800dbc4 <_read_r+0x20>
 800dbbc:	682b      	ldr	r3, [r5, #0]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d000      	beq.n	800dbc4 <_read_r+0x20>
 800dbc2:	6023      	str	r3, [r4, #0]
 800dbc4:	bd70      	pop	{r4, r5, r6, pc}
 800dbc6:	46c0      	nop			@ (mov r8, r8)
 800dbc8:	200006ec 	.word	0x200006ec

0800dbcc <_sbrk_r>:
 800dbcc:	2300      	movs	r3, #0
 800dbce:	b570      	push	{r4, r5, r6, lr}
 800dbd0:	4d06      	ldr	r5, [pc, #24]	@ (800dbec <_sbrk_r+0x20>)
 800dbd2:	0004      	movs	r4, r0
 800dbd4:	0008      	movs	r0, r1
 800dbd6:	602b      	str	r3, [r5, #0]
 800dbd8:	f7f8 f80c 	bl	8005bf4 <_sbrk>
 800dbdc:	1c43      	adds	r3, r0, #1
 800dbde:	d103      	bne.n	800dbe8 <_sbrk_r+0x1c>
 800dbe0:	682b      	ldr	r3, [r5, #0]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d000      	beq.n	800dbe8 <_sbrk_r+0x1c>
 800dbe6:	6023      	str	r3, [r4, #0]
 800dbe8:	bd70      	pop	{r4, r5, r6, pc}
 800dbea:	46c0      	nop			@ (mov r8, r8)
 800dbec:	200006ec 	.word	0x200006ec

0800dbf0 <_write_r>:
 800dbf0:	b570      	push	{r4, r5, r6, lr}
 800dbf2:	0004      	movs	r4, r0
 800dbf4:	0008      	movs	r0, r1
 800dbf6:	0011      	movs	r1, r2
 800dbf8:	001a      	movs	r2, r3
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	4d05      	ldr	r5, [pc, #20]	@ (800dc14 <_write_r+0x24>)
 800dbfe:	602b      	str	r3, [r5, #0]
 800dc00:	f7f7 ffb0 	bl	8005b64 <_write>
 800dc04:	1c43      	adds	r3, r0, #1
 800dc06:	d103      	bne.n	800dc10 <_write_r+0x20>
 800dc08:	682b      	ldr	r3, [r5, #0]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d000      	beq.n	800dc10 <_write_r+0x20>
 800dc0e:	6023      	str	r3, [r4, #0]
 800dc10:	bd70      	pop	{r4, r5, r6, pc}
 800dc12:	46c0      	nop			@ (mov r8, r8)
 800dc14:	200006ec 	.word	0x200006ec

0800dc18 <__errno>:
 800dc18:	4b01      	ldr	r3, [pc, #4]	@ (800dc20 <__errno+0x8>)
 800dc1a:	6818      	ldr	r0, [r3, #0]
 800dc1c:	4770      	bx	lr
 800dc1e:	46c0      	nop			@ (mov r8, r8)
 800dc20:	20000184 	.word	0x20000184

0800dc24 <__libc_init_array>:
 800dc24:	b570      	push	{r4, r5, r6, lr}
 800dc26:	2600      	movs	r6, #0
 800dc28:	4c0c      	ldr	r4, [pc, #48]	@ (800dc5c <__libc_init_array+0x38>)
 800dc2a:	4d0d      	ldr	r5, [pc, #52]	@ (800dc60 <__libc_init_array+0x3c>)
 800dc2c:	1b64      	subs	r4, r4, r5
 800dc2e:	10a4      	asrs	r4, r4, #2
 800dc30:	42a6      	cmp	r6, r4
 800dc32:	d109      	bne.n	800dc48 <__libc_init_array+0x24>
 800dc34:	2600      	movs	r6, #0
 800dc36:	f001 fe81 	bl	800f93c <_init>
 800dc3a:	4c0a      	ldr	r4, [pc, #40]	@ (800dc64 <__libc_init_array+0x40>)
 800dc3c:	4d0a      	ldr	r5, [pc, #40]	@ (800dc68 <__libc_init_array+0x44>)
 800dc3e:	1b64      	subs	r4, r4, r5
 800dc40:	10a4      	asrs	r4, r4, #2
 800dc42:	42a6      	cmp	r6, r4
 800dc44:	d105      	bne.n	800dc52 <__libc_init_array+0x2e>
 800dc46:	bd70      	pop	{r4, r5, r6, pc}
 800dc48:	00b3      	lsls	r3, r6, #2
 800dc4a:	58eb      	ldr	r3, [r5, r3]
 800dc4c:	4798      	blx	r3
 800dc4e:	3601      	adds	r6, #1
 800dc50:	e7ee      	b.n	800dc30 <__libc_init_array+0xc>
 800dc52:	00b3      	lsls	r3, r6, #2
 800dc54:	58eb      	ldr	r3, [r5, r3]
 800dc56:	4798      	blx	r3
 800dc58:	3601      	adds	r6, #1
 800dc5a:	e7f2      	b.n	800dc42 <__libc_init_array+0x1e>
 800dc5c:	0801b790 	.word	0x0801b790
 800dc60:	0801b790 	.word	0x0801b790
 800dc64:	0801b794 	.word	0x0801b794
 800dc68:	0801b790 	.word	0x0801b790

0800dc6c <__retarget_lock_init_recursive>:
 800dc6c:	4770      	bx	lr

0800dc6e <__retarget_lock_acquire_recursive>:
 800dc6e:	4770      	bx	lr

0800dc70 <__retarget_lock_release_recursive>:
 800dc70:	4770      	bx	lr

0800dc72 <memchr>:
 800dc72:	b2c9      	uxtb	r1, r1
 800dc74:	1882      	adds	r2, r0, r2
 800dc76:	4290      	cmp	r0, r2
 800dc78:	d101      	bne.n	800dc7e <memchr+0xc>
 800dc7a:	2000      	movs	r0, #0
 800dc7c:	4770      	bx	lr
 800dc7e:	7803      	ldrb	r3, [r0, #0]
 800dc80:	428b      	cmp	r3, r1
 800dc82:	d0fb      	beq.n	800dc7c <memchr+0xa>
 800dc84:	3001      	adds	r0, #1
 800dc86:	e7f6      	b.n	800dc76 <memchr+0x4>

0800dc88 <quorem>:
 800dc88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc8a:	6902      	ldr	r2, [r0, #16]
 800dc8c:	690f      	ldr	r7, [r1, #16]
 800dc8e:	b087      	sub	sp, #28
 800dc90:	0006      	movs	r6, r0
 800dc92:	000b      	movs	r3, r1
 800dc94:	2000      	movs	r0, #0
 800dc96:	9102      	str	r1, [sp, #8]
 800dc98:	42ba      	cmp	r2, r7
 800dc9a:	db6d      	blt.n	800dd78 <quorem+0xf0>
 800dc9c:	3f01      	subs	r7, #1
 800dc9e:	00bc      	lsls	r4, r7, #2
 800dca0:	3314      	adds	r3, #20
 800dca2:	9305      	str	r3, [sp, #20]
 800dca4:	191b      	adds	r3, r3, r4
 800dca6:	9303      	str	r3, [sp, #12]
 800dca8:	0033      	movs	r3, r6
 800dcaa:	3314      	adds	r3, #20
 800dcac:	191c      	adds	r4, r3, r4
 800dcae:	9301      	str	r3, [sp, #4]
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	9304      	str	r3, [sp, #16]
 800dcb4:	9b03      	ldr	r3, [sp, #12]
 800dcb6:	9804      	ldr	r0, [sp, #16]
 800dcb8:	681d      	ldr	r5, [r3, #0]
 800dcba:	3501      	adds	r5, #1
 800dcbc:	0029      	movs	r1, r5
 800dcbe:	f7f2 fa3f 	bl	8000140 <__udivsi3>
 800dcc2:	9b04      	ldr	r3, [sp, #16]
 800dcc4:	9000      	str	r0, [sp, #0]
 800dcc6:	42ab      	cmp	r3, r5
 800dcc8:	d32b      	bcc.n	800dd22 <quorem+0x9a>
 800dcca:	9b05      	ldr	r3, [sp, #20]
 800dccc:	9d01      	ldr	r5, [sp, #4]
 800dcce:	469c      	mov	ip, r3
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	9305      	str	r3, [sp, #20]
 800dcd4:	9304      	str	r3, [sp, #16]
 800dcd6:	4662      	mov	r2, ip
 800dcd8:	ca08      	ldmia	r2!, {r3}
 800dcda:	6828      	ldr	r0, [r5, #0]
 800dcdc:	4694      	mov	ip, r2
 800dcde:	9a00      	ldr	r2, [sp, #0]
 800dce0:	b299      	uxth	r1, r3
 800dce2:	4351      	muls	r1, r2
 800dce4:	9a05      	ldr	r2, [sp, #20]
 800dce6:	0c1b      	lsrs	r3, r3, #16
 800dce8:	1889      	adds	r1, r1, r2
 800dcea:	9a00      	ldr	r2, [sp, #0]
 800dcec:	4353      	muls	r3, r2
 800dcee:	0c0a      	lsrs	r2, r1, #16
 800dcf0:	189b      	adds	r3, r3, r2
 800dcf2:	0c1a      	lsrs	r2, r3, #16
 800dcf4:	b289      	uxth	r1, r1
 800dcf6:	9205      	str	r2, [sp, #20]
 800dcf8:	b282      	uxth	r2, r0
 800dcfa:	1a52      	subs	r2, r2, r1
 800dcfc:	9904      	ldr	r1, [sp, #16]
 800dcfe:	0c00      	lsrs	r0, r0, #16
 800dd00:	1852      	adds	r2, r2, r1
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	1411      	asrs	r1, r2, #16
 800dd06:	1ac3      	subs	r3, r0, r3
 800dd08:	185b      	adds	r3, r3, r1
 800dd0a:	1419      	asrs	r1, r3, #16
 800dd0c:	b292      	uxth	r2, r2
 800dd0e:	041b      	lsls	r3, r3, #16
 800dd10:	431a      	orrs	r2, r3
 800dd12:	9b03      	ldr	r3, [sp, #12]
 800dd14:	9104      	str	r1, [sp, #16]
 800dd16:	c504      	stmia	r5!, {r2}
 800dd18:	4563      	cmp	r3, ip
 800dd1a:	d2dc      	bcs.n	800dcd6 <quorem+0x4e>
 800dd1c:	6823      	ldr	r3, [r4, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d030      	beq.n	800dd84 <quorem+0xfc>
 800dd22:	0030      	movs	r0, r6
 800dd24:	9902      	ldr	r1, [sp, #8]
 800dd26:	f001 f909 	bl	800ef3c <__mcmp>
 800dd2a:	2800      	cmp	r0, #0
 800dd2c:	db23      	blt.n	800dd76 <quorem+0xee>
 800dd2e:	0034      	movs	r4, r6
 800dd30:	2500      	movs	r5, #0
 800dd32:	9902      	ldr	r1, [sp, #8]
 800dd34:	3414      	adds	r4, #20
 800dd36:	3114      	adds	r1, #20
 800dd38:	6823      	ldr	r3, [r4, #0]
 800dd3a:	c901      	ldmia	r1!, {r0}
 800dd3c:	9302      	str	r3, [sp, #8]
 800dd3e:	466b      	mov	r3, sp
 800dd40:	891b      	ldrh	r3, [r3, #8]
 800dd42:	b282      	uxth	r2, r0
 800dd44:	1a9a      	subs	r2, r3, r2
 800dd46:	9b02      	ldr	r3, [sp, #8]
 800dd48:	1952      	adds	r2, r2, r5
 800dd4a:	0c00      	lsrs	r0, r0, #16
 800dd4c:	0c1b      	lsrs	r3, r3, #16
 800dd4e:	1a1b      	subs	r3, r3, r0
 800dd50:	1410      	asrs	r0, r2, #16
 800dd52:	181b      	adds	r3, r3, r0
 800dd54:	141d      	asrs	r5, r3, #16
 800dd56:	b292      	uxth	r2, r2
 800dd58:	041b      	lsls	r3, r3, #16
 800dd5a:	431a      	orrs	r2, r3
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	c404      	stmia	r4!, {r2}
 800dd60:	428b      	cmp	r3, r1
 800dd62:	d2e9      	bcs.n	800dd38 <quorem+0xb0>
 800dd64:	9a01      	ldr	r2, [sp, #4]
 800dd66:	00bb      	lsls	r3, r7, #2
 800dd68:	18d3      	adds	r3, r2, r3
 800dd6a:	681a      	ldr	r2, [r3, #0]
 800dd6c:	2a00      	cmp	r2, #0
 800dd6e:	d013      	beq.n	800dd98 <quorem+0x110>
 800dd70:	9b00      	ldr	r3, [sp, #0]
 800dd72:	3301      	adds	r3, #1
 800dd74:	9300      	str	r3, [sp, #0]
 800dd76:	9800      	ldr	r0, [sp, #0]
 800dd78:	b007      	add	sp, #28
 800dd7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd7c:	6823      	ldr	r3, [r4, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d104      	bne.n	800dd8c <quorem+0x104>
 800dd82:	3f01      	subs	r7, #1
 800dd84:	9b01      	ldr	r3, [sp, #4]
 800dd86:	3c04      	subs	r4, #4
 800dd88:	42a3      	cmp	r3, r4
 800dd8a:	d3f7      	bcc.n	800dd7c <quorem+0xf4>
 800dd8c:	6137      	str	r7, [r6, #16]
 800dd8e:	e7c8      	b.n	800dd22 <quorem+0x9a>
 800dd90:	681a      	ldr	r2, [r3, #0]
 800dd92:	2a00      	cmp	r2, #0
 800dd94:	d104      	bne.n	800dda0 <quorem+0x118>
 800dd96:	3f01      	subs	r7, #1
 800dd98:	9a01      	ldr	r2, [sp, #4]
 800dd9a:	3b04      	subs	r3, #4
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	d3f7      	bcc.n	800dd90 <quorem+0x108>
 800dda0:	6137      	str	r7, [r6, #16]
 800dda2:	e7e5      	b.n	800dd70 <quorem+0xe8>

0800dda4 <_dtoa_r>:
 800dda4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dda6:	0014      	movs	r4, r2
 800dda8:	001d      	movs	r5, r3
 800ddaa:	69c6      	ldr	r6, [r0, #28]
 800ddac:	b09d      	sub	sp, #116	@ 0x74
 800ddae:	940a      	str	r4, [sp, #40]	@ 0x28
 800ddb0:	950b      	str	r5, [sp, #44]	@ 0x2c
 800ddb2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800ddb4:	9003      	str	r0, [sp, #12]
 800ddb6:	2e00      	cmp	r6, #0
 800ddb8:	d10f      	bne.n	800ddda <_dtoa_r+0x36>
 800ddba:	2010      	movs	r0, #16
 800ddbc:	f7ff f86c 	bl	800ce98 <malloc>
 800ddc0:	9b03      	ldr	r3, [sp, #12]
 800ddc2:	1e02      	subs	r2, r0, #0
 800ddc4:	61d8      	str	r0, [r3, #28]
 800ddc6:	d104      	bne.n	800ddd2 <_dtoa_r+0x2e>
 800ddc8:	21ef      	movs	r1, #239	@ 0xef
 800ddca:	4bc7      	ldr	r3, [pc, #796]	@ (800e0e8 <_dtoa_r+0x344>)
 800ddcc:	48c7      	ldr	r0, [pc, #796]	@ (800e0ec <_dtoa_r+0x348>)
 800ddce:	f001 fc6b 	bl	800f6a8 <__assert_func>
 800ddd2:	6046      	str	r6, [r0, #4]
 800ddd4:	6086      	str	r6, [r0, #8]
 800ddd6:	6006      	str	r6, [r0, #0]
 800ddd8:	60c6      	str	r6, [r0, #12]
 800ddda:	9b03      	ldr	r3, [sp, #12]
 800dddc:	69db      	ldr	r3, [r3, #28]
 800ddde:	6819      	ldr	r1, [r3, #0]
 800dde0:	2900      	cmp	r1, #0
 800dde2:	d00b      	beq.n	800ddfc <_dtoa_r+0x58>
 800dde4:	685a      	ldr	r2, [r3, #4]
 800dde6:	2301      	movs	r3, #1
 800dde8:	4093      	lsls	r3, r2
 800ddea:	604a      	str	r2, [r1, #4]
 800ddec:	608b      	str	r3, [r1, #8]
 800ddee:	9803      	ldr	r0, [sp, #12]
 800ddf0:	f000 fe5a 	bl	800eaa8 <_Bfree>
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	9b03      	ldr	r3, [sp, #12]
 800ddf8:	69db      	ldr	r3, [r3, #28]
 800ddfa:	601a      	str	r2, [r3, #0]
 800ddfc:	2d00      	cmp	r5, #0
 800ddfe:	da1e      	bge.n	800de3e <_dtoa_r+0x9a>
 800de00:	2301      	movs	r3, #1
 800de02:	603b      	str	r3, [r7, #0]
 800de04:	006b      	lsls	r3, r5, #1
 800de06:	085b      	lsrs	r3, r3, #1
 800de08:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de0a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800de0c:	4bb8      	ldr	r3, [pc, #736]	@ (800e0f0 <_dtoa_r+0x34c>)
 800de0e:	4ab8      	ldr	r2, [pc, #736]	@ (800e0f0 <_dtoa_r+0x34c>)
 800de10:	403b      	ands	r3, r7
 800de12:	4293      	cmp	r3, r2
 800de14:	d116      	bne.n	800de44 <_dtoa_r+0xa0>
 800de16:	4bb7      	ldr	r3, [pc, #732]	@ (800e0f4 <_dtoa_r+0x350>)
 800de18:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800de1a:	6013      	str	r3, [r2, #0]
 800de1c:	033b      	lsls	r3, r7, #12
 800de1e:	0b1b      	lsrs	r3, r3, #12
 800de20:	4323      	orrs	r3, r4
 800de22:	d101      	bne.n	800de28 <_dtoa_r+0x84>
 800de24:	f000 fd83 	bl	800e92e <_dtoa_r+0xb8a>
 800de28:	4bb3      	ldr	r3, [pc, #716]	@ (800e0f8 <_dtoa_r+0x354>)
 800de2a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800de2c:	9308      	str	r3, [sp, #32]
 800de2e:	2a00      	cmp	r2, #0
 800de30:	d002      	beq.n	800de38 <_dtoa_r+0x94>
 800de32:	4bb2      	ldr	r3, [pc, #712]	@ (800e0fc <_dtoa_r+0x358>)
 800de34:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800de36:	6013      	str	r3, [r2, #0]
 800de38:	9808      	ldr	r0, [sp, #32]
 800de3a:	b01d      	add	sp, #116	@ 0x74
 800de3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de3e:	2300      	movs	r3, #0
 800de40:	603b      	str	r3, [r7, #0]
 800de42:	e7e2      	b.n	800de0a <_dtoa_r+0x66>
 800de44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de48:	9212      	str	r2, [sp, #72]	@ 0x48
 800de4a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800de4c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800de4e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800de50:	2200      	movs	r2, #0
 800de52:	2300      	movs	r3, #0
 800de54:	f7f2 fafa 	bl	800044c <__aeabi_dcmpeq>
 800de58:	1e06      	subs	r6, r0, #0
 800de5a:	d00b      	beq.n	800de74 <_dtoa_r+0xd0>
 800de5c:	2301      	movs	r3, #1
 800de5e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800de60:	6013      	str	r3, [r2, #0]
 800de62:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800de64:	2b00      	cmp	r3, #0
 800de66:	d002      	beq.n	800de6e <_dtoa_r+0xca>
 800de68:	4ba5      	ldr	r3, [pc, #660]	@ (800e100 <_dtoa_r+0x35c>)
 800de6a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800de6c:	6013      	str	r3, [r2, #0]
 800de6e:	4ba5      	ldr	r3, [pc, #660]	@ (800e104 <_dtoa_r+0x360>)
 800de70:	9308      	str	r3, [sp, #32]
 800de72:	e7e1      	b.n	800de38 <_dtoa_r+0x94>
 800de74:	ab1a      	add	r3, sp, #104	@ 0x68
 800de76:	9301      	str	r3, [sp, #4]
 800de78:	ab1b      	add	r3, sp, #108	@ 0x6c
 800de7a:	9300      	str	r3, [sp, #0]
 800de7c:	9803      	ldr	r0, [sp, #12]
 800de7e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800de80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de82:	f001 f911 	bl	800f0a8 <__d2b>
 800de86:	007a      	lsls	r2, r7, #1
 800de88:	9005      	str	r0, [sp, #20]
 800de8a:	0d52      	lsrs	r2, r2, #21
 800de8c:	d100      	bne.n	800de90 <_dtoa_r+0xec>
 800de8e:	e07b      	b.n	800df88 <_dtoa_r+0x1e4>
 800de90:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800de92:	9618      	str	r6, [sp, #96]	@ 0x60
 800de94:	0319      	lsls	r1, r3, #12
 800de96:	4b9c      	ldr	r3, [pc, #624]	@ (800e108 <_dtoa_r+0x364>)
 800de98:	0b09      	lsrs	r1, r1, #12
 800de9a:	430b      	orrs	r3, r1
 800de9c:	499b      	ldr	r1, [pc, #620]	@ (800e10c <_dtoa_r+0x368>)
 800de9e:	1857      	adds	r7, r2, r1
 800dea0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dea2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dea4:	0019      	movs	r1, r3
 800dea6:	2200      	movs	r2, #0
 800dea8:	4b99      	ldr	r3, [pc, #612]	@ (800e110 <_dtoa_r+0x36c>)
 800deaa:	f7f3 fe95 	bl	8001bd8 <__aeabi_dsub>
 800deae:	4a99      	ldr	r2, [pc, #612]	@ (800e114 <_dtoa_r+0x370>)
 800deb0:	4b99      	ldr	r3, [pc, #612]	@ (800e118 <_dtoa_r+0x374>)
 800deb2:	f7f3 fbc9 	bl	8001648 <__aeabi_dmul>
 800deb6:	4a99      	ldr	r2, [pc, #612]	@ (800e11c <_dtoa_r+0x378>)
 800deb8:	4b99      	ldr	r3, [pc, #612]	@ (800e120 <_dtoa_r+0x37c>)
 800deba:	f7f2 fc1d 	bl	80006f8 <__aeabi_dadd>
 800debe:	0004      	movs	r4, r0
 800dec0:	0038      	movs	r0, r7
 800dec2:	000d      	movs	r5, r1
 800dec4:	f7f4 fa82 	bl	80023cc <__aeabi_i2d>
 800dec8:	4a96      	ldr	r2, [pc, #600]	@ (800e124 <_dtoa_r+0x380>)
 800deca:	4b97      	ldr	r3, [pc, #604]	@ (800e128 <_dtoa_r+0x384>)
 800decc:	f7f3 fbbc 	bl	8001648 <__aeabi_dmul>
 800ded0:	0002      	movs	r2, r0
 800ded2:	000b      	movs	r3, r1
 800ded4:	0020      	movs	r0, r4
 800ded6:	0029      	movs	r1, r5
 800ded8:	f7f2 fc0e 	bl	80006f8 <__aeabi_dadd>
 800dedc:	0004      	movs	r4, r0
 800dede:	000d      	movs	r5, r1
 800dee0:	f7f4 fa38 	bl	8002354 <__aeabi_d2iz>
 800dee4:	2200      	movs	r2, #0
 800dee6:	9004      	str	r0, [sp, #16]
 800dee8:	2300      	movs	r3, #0
 800deea:	0020      	movs	r0, r4
 800deec:	0029      	movs	r1, r5
 800deee:	f7f2 fab3 	bl	8000458 <__aeabi_dcmplt>
 800def2:	2800      	cmp	r0, #0
 800def4:	d00b      	beq.n	800df0e <_dtoa_r+0x16a>
 800def6:	9804      	ldr	r0, [sp, #16]
 800def8:	f7f4 fa68 	bl	80023cc <__aeabi_i2d>
 800defc:	002b      	movs	r3, r5
 800defe:	0022      	movs	r2, r4
 800df00:	f7f2 faa4 	bl	800044c <__aeabi_dcmpeq>
 800df04:	4243      	negs	r3, r0
 800df06:	4158      	adcs	r0, r3
 800df08:	9b04      	ldr	r3, [sp, #16]
 800df0a:	1a1b      	subs	r3, r3, r0
 800df0c:	9304      	str	r3, [sp, #16]
 800df0e:	2301      	movs	r3, #1
 800df10:	9315      	str	r3, [sp, #84]	@ 0x54
 800df12:	9b04      	ldr	r3, [sp, #16]
 800df14:	2b16      	cmp	r3, #22
 800df16:	d810      	bhi.n	800df3a <_dtoa_r+0x196>
 800df18:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800df1a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800df1c:	9a04      	ldr	r2, [sp, #16]
 800df1e:	4b83      	ldr	r3, [pc, #524]	@ (800e12c <_dtoa_r+0x388>)
 800df20:	00d2      	lsls	r2, r2, #3
 800df22:	189b      	adds	r3, r3, r2
 800df24:	681a      	ldr	r2, [r3, #0]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	f7f2 fa96 	bl	8000458 <__aeabi_dcmplt>
 800df2c:	2800      	cmp	r0, #0
 800df2e:	d047      	beq.n	800dfc0 <_dtoa_r+0x21c>
 800df30:	9b04      	ldr	r3, [sp, #16]
 800df32:	3b01      	subs	r3, #1
 800df34:	9304      	str	r3, [sp, #16]
 800df36:	2300      	movs	r3, #0
 800df38:	9315      	str	r3, [sp, #84]	@ 0x54
 800df3a:	2200      	movs	r2, #0
 800df3c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800df3e:	9206      	str	r2, [sp, #24]
 800df40:	1bdb      	subs	r3, r3, r7
 800df42:	1e5a      	subs	r2, r3, #1
 800df44:	d53e      	bpl.n	800dfc4 <_dtoa_r+0x220>
 800df46:	2201      	movs	r2, #1
 800df48:	1ad3      	subs	r3, r2, r3
 800df4a:	9306      	str	r3, [sp, #24]
 800df4c:	2300      	movs	r3, #0
 800df4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800df50:	9b04      	ldr	r3, [sp, #16]
 800df52:	2b00      	cmp	r3, #0
 800df54:	db38      	blt.n	800dfc8 <_dtoa_r+0x224>
 800df56:	9a04      	ldr	r2, [sp, #16]
 800df58:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df5a:	4694      	mov	ip, r2
 800df5c:	4463      	add	r3, ip
 800df5e:	930d      	str	r3, [sp, #52]	@ 0x34
 800df60:	2300      	movs	r3, #0
 800df62:	9214      	str	r2, [sp, #80]	@ 0x50
 800df64:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df66:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800df68:	2401      	movs	r4, #1
 800df6a:	2b09      	cmp	r3, #9
 800df6c:	d867      	bhi.n	800e03e <_dtoa_r+0x29a>
 800df6e:	2b05      	cmp	r3, #5
 800df70:	dd02      	ble.n	800df78 <_dtoa_r+0x1d4>
 800df72:	2400      	movs	r4, #0
 800df74:	3b04      	subs	r3, #4
 800df76:	9322      	str	r3, [sp, #136]	@ 0x88
 800df78:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800df7a:	1e98      	subs	r0, r3, #2
 800df7c:	2803      	cmp	r0, #3
 800df7e:	d867      	bhi.n	800e050 <_dtoa_r+0x2ac>
 800df80:	f7f2 f8ca 	bl	8000118 <__gnu_thumb1_case_uqi>
 800df84:	5b383a2b 	.word	0x5b383a2b
 800df88:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800df8a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800df8c:	18f6      	adds	r6, r6, r3
 800df8e:	4b68      	ldr	r3, [pc, #416]	@ (800e130 <_dtoa_r+0x38c>)
 800df90:	18f2      	adds	r2, r6, r3
 800df92:	2a20      	cmp	r2, #32
 800df94:	dd0f      	ble.n	800dfb6 <_dtoa_r+0x212>
 800df96:	2340      	movs	r3, #64	@ 0x40
 800df98:	1a9b      	subs	r3, r3, r2
 800df9a:	409f      	lsls	r7, r3
 800df9c:	4b65      	ldr	r3, [pc, #404]	@ (800e134 <_dtoa_r+0x390>)
 800df9e:	0038      	movs	r0, r7
 800dfa0:	18f3      	adds	r3, r6, r3
 800dfa2:	40dc      	lsrs	r4, r3
 800dfa4:	4320      	orrs	r0, r4
 800dfa6:	f7f4 fa3f 	bl	8002428 <__aeabi_ui2d>
 800dfaa:	2201      	movs	r2, #1
 800dfac:	4b62      	ldr	r3, [pc, #392]	@ (800e138 <_dtoa_r+0x394>)
 800dfae:	1e77      	subs	r7, r6, #1
 800dfb0:	18cb      	adds	r3, r1, r3
 800dfb2:	9218      	str	r2, [sp, #96]	@ 0x60
 800dfb4:	e776      	b.n	800dea4 <_dtoa_r+0x100>
 800dfb6:	2320      	movs	r3, #32
 800dfb8:	0020      	movs	r0, r4
 800dfba:	1a9b      	subs	r3, r3, r2
 800dfbc:	4098      	lsls	r0, r3
 800dfbe:	e7f2      	b.n	800dfa6 <_dtoa_r+0x202>
 800dfc0:	9015      	str	r0, [sp, #84]	@ 0x54
 800dfc2:	e7ba      	b.n	800df3a <_dtoa_r+0x196>
 800dfc4:	920d      	str	r2, [sp, #52]	@ 0x34
 800dfc6:	e7c3      	b.n	800df50 <_dtoa_r+0x1ac>
 800dfc8:	9b06      	ldr	r3, [sp, #24]
 800dfca:	9a04      	ldr	r2, [sp, #16]
 800dfcc:	1a9b      	subs	r3, r3, r2
 800dfce:	9306      	str	r3, [sp, #24]
 800dfd0:	4253      	negs	r3, r2
 800dfd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	9314      	str	r3, [sp, #80]	@ 0x50
 800dfd8:	e7c5      	b.n	800df66 <_dtoa_r+0x1c2>
 800dfda:	2300      	movs	r3, #0
 800dfdc:	9310      	str	r3, [sp, #64]	@ 0x40
 800dfde:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dfe0:	930e      	str	r3, [sp, #56]	@ 0x38
 800dfe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	dc13      	bgt.n	800e010 <_dtoa_r+0x26c>
 800dfe8:	2301      	movs	r3, #1
 800dfea:	001a      	movs	r2, r3
 800dfec:	930e      	str	r3, [sp, #56]	@ 0x38
 800dfee:	9309      	str	r3, [sp, #36]	@ 0x24
 800dff0:	9223      	str	r2, [sp, #140]	@ 0x8c
 800dff2:	e00d      	b.n	800e010 <_dtoa_r+0x26c>
 800dff4:	2301      	movs	r3, #1
 800dff6:	e7f1      	b.n	800dfdc <_dtoa_r+0x238>
 800dff8:	2300      	movs	r3, #0
 800dffa:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dffc:	9310      	str	r3, [sp, #64]	@ 0x40
 800dffe:	4694      	mov	ip, r2
 800e000:	9b04      	ldr	r3, [sp, #16]
 800e002:	4463      	add	r3, ip
 800e004:	930e      	str	r3, [sp, #56]	@ 0x38
 800e006:	3301      	adds	r3, #1
 800e008:	9309      	str	r3, [sp, #36]	@ 0x24
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	dc00      	bgt.n	800e010 <_dtoa_r+0x26c>
 800e00e:	2301      	movs	r3, #1
 800e010:	9a03      	ldr	r2, [sp, #12]
 800e012:	2100      	movs	r1, #0
 800e014:	69d0      	ldr	r0, [r2, #28]
 800e016:	2204      	movs	r2, #4
 800e018:	0015      	movs	r5, r2
 800e01a:	3514      	adds	r5, #20
 800e01c:	429d      	cmp	r5, r3
 800e01e:	d91b      	bls.n	800e058 <_dtoa_r+0x2b4>
 800e020:	6041      	str	r1, [r0, #4]
 800e022:	9803      	ldr	r0, [sp, #12]
 800e024:	f000 fcfc 	bl	800ea20 <_Balloc>
 800e028:	9008      	str	r0, [sp, #32]
 800e02a:	2800      	cmp	r0, #0
 800e02c:	d117      	bne.n	800e05e <_dtoa_r+0x2ba>
 800e02e:	21b0      	movs	r1, #176	@ 0xb0
 800e030:	4b42      	ldr	r3, [pc, #264]	@ (800e13c <_dtoa_r+0x398>)
 800e032:	482e      	ldr	r0, [pc, #184]	@ (800e0ec <_dtoa_r+0x348>)
 800e034:	9a08      	ldr	r2, [sp, #32]
 800e036:	31ff      	adds	r1, #255	@ 0xff
 800e038:	e6c9      	b.n	800ddce <_dtoa_r+0x2a>
 800e03a:	2301      	movs	r3, #1
 800e03c:	e7dd      	b.n	800dffa <_dtoa_r+0x256>
 800e03e:	2300      	movs	r3, #0
 800e040:	9410      	str	r4, [sp, #64]	@ 0x40
 800e042:	9322      	str	r3, [sp, #136]	@ 0x88
 800e044:	3b01      	subs	r3, #1
 800e046:	930e      	str	r3, [sp, #56]	@ 0x38
 800e048:	9309      	str	r3, [sp, #36]	@ 0x24
 800e04a:	2200      	movs	r2, #0
 800e04c:	3313      	adds	r3, #19
 800e04e:	e7cf      	b.n	800dff0 <_dtoa_r+0x24c>
 800e050:	2301      	movs	r3, #1
 800e052:	9310      	str	r3, [sp, #64]	@ 0x40
 800e054:	3b02      	subs	r3, #2
 800e056:	e7f6      	b.n	800e046 <_dtoa_r+0x2a2>
 800e058:	3101      	adds	r1, #1
 800e05a:	0052      	lsls	r2, r2, #1
 800e05c:	e7dc      	b.n	800e018 <_dtoa_r+0x274>
 800e05e:	9b03      	ldr	r3, [sp, #12]
 800e060:	9a08      	ldr	r2, [sp, #32]
 800e062:	69db      	ldr	r3, [r3, #28]
 800e064:	601a      	str	r2, [r3, #0]
 800e066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e068:	2b0e      	cmp	r3, #14
 800e06a:	d900      	bls.n	800e06e <_dtoa_r+0x2ca>
 800e06c:	e0d9      	b.n	800e222 <_dtoa_r+0x47e>
 800e06e:	2c00      	cmp	r4, #0
 800e070:	d100      	bne.n	800e074 <_dtoa_r+0x2d0>
 800e072:	e0d6      	b.n	800e222 <_dtoa_r+0x47e>
 800e074:	9b04      	ldr	r3, [sp, #16]
 800e076:	2b00      	cmp	r3, #0
 800e078:	dd64      	ble.n	800e144 <_dtoa_r+0x3a0>
 800e07a:	210f      	movs	r1, #15
 800e07c:	9a04      	ldr	r2, [sp, #16]
 800e07e:	4b2b      	ldr	r3, [pc, #172]	@ (800e12c <_dtoa_r+0x388>)
 800e080:	400a      	ands	r2, r1
 800e082:	00d2      	lsls	r2, r2, #3
 800e084:	189b      	adds	r3, r3, r2
 800e086:	681e      	ldr	r6, [r3, #0]
 800e088:	685f      	ldr	r7, [r3, #4]
 800e08a:	9b04      	ldr	r3, [sp, #16]
 800e08c:	2402      	movs	r4, #2
 800e08e:	111d      	asrs	r5, r3, #4
 800e090:	05db      	lsls	r3, r3, #23
 800e092:	d50a      	bpl.n	800e0aa <_dtoa_r+0x306>
 800e094:	4b2a      	ldr	r3, [pc, #168]	@ (800e140 <_dtoa_r+0x39c>)
 800e096:	400d      	ands	r5, r1
 800e098:	6a1a      	ldr	r2, [r3, #32]
 800e09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e09c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e09e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e0a0:	f7f2 fe8e 	bl	8000dc0 <__aeabi_ddiv>
 800e0a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e0a6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e0a8:	3401      	adds	r4, #1
 800e0aa:	4b25      	ldr	r3, [pc, #148]	@ (800e140 <_dtoa_r+0x39c>)
 800e0ac:	930c      	str	r3, [sp, #48]	@ 0x30
 800e0ae:	2d00      	cmp	r5, #0
 800e0b0:	d108      	bne.n	800e0c4 <_dtoa_r+0x320>
 800e0b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e0b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0b6:	0032      	movs	r2, r6
 800e0b8:	003b      	movs	r3, r7
 800e0ba:	f7f2 fe81 	bl	8000dc0 <__aeabi_ddiv>
 800e0be:	900a      	str	r0, [sp, #40]	@ 0x28
 800e0c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e0c2:	e05a      	b.n	800e17a <_dtoa_r+0x3d6>
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	421d      	tst	r5, r3
 800e0c8:	d009      	beq.n	800e0de <_dtoa_r+0x33a>
 800e0ca:	18e4      	adds	r4, r4, r3
 800e0cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0ce:	0030      	movs	r0, r6
 800e0d0:	681a      	ldr	r2, [r3, #0]
 800e0d2:	685b      	ldr	r3, [r3, #4]
 800e0d4:	0039      	movs	r1, r7
 800e0d6:	f7f3 fab7 	bl	8001648 <__aeabi_dmul>
 800e0da:	0006      	movs	r6, r0
 800e0dc:	000f      	movs	r7, r1
 800e0de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0e0:	106d      	asrs	r5, r5, #1
 800e0e2:	3308      	adds	r3, #8
 800e0e4:	e7e2      	b.n	800e0ac <_dtoa_r+0x308>
 800e0e6:	46c0      	nop			@ (mov r8, r8)
 800e0e8:	0801b459 	.word	0x0801b459
 800e0ec:	0801b470 	.word	0x0801b470
 800e0f0:	7ff00000 	.word	0x7ff00000
 800e0f4:	0000270f 	.word	0x0000270f
 800e0f8:	0801b455 	.word	0x0801b455
 800e0fc:	0801b458 	.word	0x0801b458
 800e100:	0801b429 	.word	0x0801b429
 800e104:	0801b428 	.word	0x0801b428
 800e108:	3ff00000 	.word	0x3ff00000
 800e10c:	fffffc01 	.word	0xfffffc01
 800e110:	3ff80000 	.word	0x3ff80000
 800e114:	636f4361 	.word	0x636f4361
 800e118:	3fd287a7 	.word	0x3fd287a7
 800e11c:	8b60c8b3 	.word	0x8b60c8b3
 800e120:	3fc68a28 	.word	0x3fc68a28
 800e124:	509f79fb 	.word	0x509f79fb
 800e128:	3fd34413 	.word	0x3fd34413
 800e12c:	0801b568 	.word	0x0801b568
 800e130:	00000432 	.word	0x00000432
 800e134:	00000412 	.word	0x00000412
 800e138:	fe100000 	.word	0xfe100000
 800e13c:	0801b4c8 	.word	0x0801b4c8
 800e140:	0801b540 	.word	0x0801b540
 800e144:	9b04      	ldr	r3, [sp, #16]
 800e146:	2402      	movs	r4, #2
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d016      	beq.n	800e17a <_dtoa_r+0x3d6>
 800e14c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e14e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e150:	220f      	movs	r2, #15
 800e152:	425d      	negs	r5, r3
 800e154:	402a      	ands	r2, r5
 800e156:	4bd7      	ldr	r3, [pc, #860]	@ (800e4b4 <_dtoa_r+0x710>)
 800e158:	00d2      	lsls	r2, r2, #3
 800e15a:	189b      	adds	r3, r3, r2
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	f7f3 fa72 	bl	8001648 <__aeabi_dmul>
 800e164:	2701      	movs	r7, #1
 800e166:	2300      	movs	r3, #0
 800e168:	900a      	str	r0, [sp, #40]	@ 0x28
 800e16a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e16c:	4ed2      	ldr	r6, [pc, #840]	@ (800e4b8 <_dtoa_r+0x714>)
 800e16e:	112d      	asrs	r5, r5, #4
 800e170:	2d00      	cmp	r5, #0
 800e172:	d000      	beq.n	800e176 <_dtoa_r+0x3d2>
 800e174:	e0ba      	b.n	800e2ec <_dtoa_r+0x548>
 800e176:	2b00      	cmp	r3, #0
 800e178:	d1a1      	bne.n	800e0be <_dtoa_r+0x31a>
 800e17a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e17c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e17e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e180:	2b00      	cmp	r3, #0
 800e182:	d100      	bne.n	800e186 <_dtoa_r+0x3e2>
 800e184:	e0bd      	b.n	800e302 <_dtoa_r+0x55e>
 800e186:	2200      	movs	r2, #0
 800e188:	0030      	movs	r0, r6
 800e18a:	0039      	movs	r1, r7
 800e18c:	4bcb      	ldr	r3, [pc, #812]	@ (800e4bc <_dtoa_r+0x718>)
 800e18e:	f7f2 f963 	bl	8000458 <__aeabi_dcmplt>
 800e192:	2800      	cmp	r0, #0
 800e194:	d100      	bne.n	800e198 <_dtoa_r+0x3f4>
 800e196:	e0b4      	b.n	800e302 <_dtoa_r+0x55e>
 800e198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d100      	bne.n	800e1a0 <_dtoa_r+0x3fc>
 800e19e:	e0b0      	b.n	800e302 <_dtoa_r+0x55e>
 800e1a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	dd39      	ble.n	800e21a <_dtoa_r+0x476>
 800e1a6:	9b04      	ldr	r3, [sp, #16]
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	930c      	str	r3, [sp, #48]	@ 0x30
 800e1ae:	0030      	movs	r0, r6
 800e1b0:	4bc3      	ldr	r3, [pc, #780]	@ (800e4c0 <_dtoa_r+0x71c>)
 800e1b2:	0039      	movs	r1, r7
 800e1b4:	f7f3 fa48 	bl	8001648 <__aeabi_dmul>
 800e1b8:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e1bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1be:	3401      	adds	r4, #1
 800e1c0:	0020      	movs	r0, r4
 800e1c2:	9311      	str	r3, [sp, #68]	@ 0x44
 800e1c4:	f7f4 f902 	bl	80023cc <__aeabi_i2d>
 800e1c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e1ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1cc:	f7f3 fa3c 	bl	8001648 <__aeabi_dmul>
 800e1d0:	4bbc      	ldr	r3, [pc, #752]	@ (800e4c4 <_dtoa_r+0x720>)
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	f7f2 fa90 	bl	80006f8 <__aeabi_dadd>
 800e1d8:	4bbb      	ldr	r3, [pc, #748]	@ (800e4c8 <_dtoa_r+0x724>)
 800e1da:	0006      	movs	r6, r0
 800e1dc:	18cf      	adds	r7, r1, r3
 800e1de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d000      	beq.n	800e1e6 <_dtoa_r+0x442>
 800e1e4:	e091      	b.n	800e30a <_dtoa_r+0x566>
 800e1e6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e1e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	4bb7      	ldr	r3, [pc, #732]	@ (800e4cc <_dtoa_r+0x728>)
 800e1ee:	f7f3 fcf3 	bl	8001bd8 <__aeabi_dsub>
 800e1f2:	0032      	movs	r2, r6
 800e1f4:	003b      	movs	r3, r7
 800e1f6:	0004      	movs	r4, r0
 800e1f8:	000d      	movs	r5, r1
 800e1fa:	f7f2 f941 	bl	8000480 <__aeabi_dcmpgt>
 800e1fe:	2800      	cmp	r0, #0
 800e200:	d000      	beq.n	800e204 <_dtoa_r+0x460>
 800e202:	e29d      	b.n	800e740 <_dtoa_r+0x99c>
 800e204:	2180      	movs	r1, #128	@ 0x80
 800e206:	0609      	lsls	r1, r1, #24
 800e208:	187b      	adds	r3, r7, r1
 800e20a:	0032      	movs	r2, r6
 800e20c:	0020      	movs	r0, r4
 800e20e:	0029      	movs	r1, r5
 800e210:	f7f2 f922 	bl	8000458 <__aeabi_dcmplt>
 800e214:	2800      	cmp	r0, #0
 800e216:	d000      	beq.n	800e21a <_dtoa_r+0x476>
 800e218:	e130      	b.n	800e47c <_dtoa_r+0x6d8>
 800e21a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e21c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e21e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e220:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e222:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e224:	2b00      	cmp	r3, #0
 800e226:	da00      	bge.n	800e22a <_dtoa_r+0x486>
 800e228:	e177      	b.n	800e51a <_dtoa_r+0x776>
 800e22a:	9a04      	ldr	r2, [sp, #16]
 800e22c:	2a0e      	cmp	r2, #14
 800e22e:	dd00      	ble.n	800e232 <_dtoa_r+0x48e>
 800e230:	e173      	b.n	800e51a <_dtoa_r+0x776>
 800e232:	4ba0      	ldr	r3, [pc, #640]	@ (800e4b4 <_dtoa_r+0x710>)
 800e234:	00d2      	lsls	r2, r2, #3
 800e236:	189b      	adds	r3, r3, r2
 800e238:	685c      	ldr	r4, [r3, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	9306      	str	r3, [sp, #24]
 800e23e:	9407      	str	r4, [sp, #28]
 800e240:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e242:	2b00      	cmp	r3, #0
 800e244:	da03      	bge.n	800e24e <_dtoa_r+0x4aa>
 800e246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e248:	2b00      	cmp	r3, #0
 800e24a:	dc00      	bgt.n	800e24e <_dtoa_r+0x4aa>
 800e24c:	e106      	b.n	800e45c <_dtoa_r+0x6b8>
 800e24e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e250:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e254:	9d08      	ldr	r5, [sp, #32]
 800e256:	3b01      	subs	r3, #1
 800e258:	195b      	adds	r3, r3, r5
 800e25a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e25c:	9a06      	ldr	r2, [sp, #24]
 800e25e:	9b07      	ldr	r3, [sp, #28]
 800e260:	0030      	movs	r0, r6
 800e262:	0039      	movs	r1, r7
 800e264:	f7f2 fdac 	bl	8000dc0 <__aeabi_ddiv>
 800e268:	f7f4 f874 	bl	8002354 <__aeabi_d2iz>
 800e26c:	9009      	str	r0, [sp, #36]	@ 0x24
 800e26e:	f7f4 f8ad 	bl	80023cc <__aeabi_i2d>
 800e272:	9a06      	ldr	r2, [sp, #24]
 800e274:	9b07      	ldr	r3, [sp, #28]
 800e276:	f7f3 f9e7 	bl	8001648 <__aeabi_dmul>
 800e27a:	0002      	movs	r2, r0
 800e27c:	000b      	movs	r3, r1
 800e27e:	0030      	movs	r0, r6
 800e280:	0039      	movs	r1, r7
 800e282:	f7f3 fca9 	bl	8001bd8 <__aeabi_dsub>
 800e286:	002b      	movs	r3, r5
 800e288:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e28a:	3501      	adds	r5, #1
 800e28c:	3230      	adds	r2, #48	@ 0x30
 800e28e:	701a      	strb	r2, [r3, #0]
 800e290:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e292:	002c      	movs	r4, r5
 800e294:	429a      	cmp	r2, r3
 800e296:	d000      	beq.n	800e29a <_dtoa_r+0x4f6>
 800e298:	e131      	b.n	800e4fe <_dtoa_r+0x75a>
 800e29a:	0002      	movs	r2, r0
 800e29c:	000b      	movs	r3, r1
 800e29e:	f7f2 fa2b 	bl	80006f8 <__aeabi_dadd>
 800e2a2:	9a06      	ldr	r2, [sp, #24]
 800e2a4:	9b07      	ldr	r3, [sp, #28]
 800e2a6:	0006      	movs	r6, r0
 800e2a8:	000f      	movs	r7, r1
 800e2aa:	f7f2 f8e9 	bl	8000480 <__aeabi_dcmpgt>
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d000      	beq.n	800e2b4 <_dtoa_r+0x510>
 800e2b2:	e10f      	b.n	800e4d4 <_dtoa_r+0x730>
 800e2b4:	9a06      	ldr	r2, [sp, #24]
 800e2b6:	9b07      	ldr	r3, [sp, #28]
 800e2b8:	0030      	movs	r0, r6
 800e2ba:	0039      	movs	r1, r7
 800e2bc:	f7f2 f8c6 	bl	800044c <__aeabi_dcmpeq>
 800e2c0:	2800      	cmp	r0, #0
 800e2c2:	d003      	beq.n	800e2cc <_dtoa_r+0x528>
 800e2c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2c6:	07dd      	lsls	r5, r3, #31
 800e2c8:	d500      	bpl.n	800e2cc <_dtoa_r+0x528>
 800e2ca:	e103      	b.n	800e4d4 <_dtoa_r+0x730>
 800e2cc:	9905      	ldr	r1, [sp, #20]
 800e2ce:	9803      	ldr	r0, [sp, #12]
 800e2d0:	f000 fbea 	bl	800eaa8 <_Bfree>
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	7023      	strb	r3, [r4, #0]
 800e2d8:	9b04      	ldr	r3, [sp, #16]
 800e2da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e2dc:	3301      	adds	r3, #1
 800e2de:	6013      	str	r3, [r2, #0]
 800e2e0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d100      	bne.n	800e2e8 <_dtoa_r+0x544>
 800e2e6:	e5a7      	b.n	800de38 <_dtoa_r+0x94>
 800e2e8:	601c      	str	r4, [r3, #0]
 800e2ea:	e5a5      	b.n	800de38 <_dtoa_r+0x94>
 800e2ec:	423d      	tst	r5, r7
 800e2ee:	d005      	beq.n	800e2fc <_dtoa_r+0x558>
 800e2f0:	6832      	ldr	r2, [r6, #0]
 800e2f2:	6873      	ldr	r3, [r6, #4]
 800e2f4:	f7f3 f9a8 	bl	8001648 <__aeabi_dmul>
 800e2f8:	003b      	movs	r3, r7
 800e2fa:	3401      	adds	r4, #1
 800e2fc:	106d      	asrs	r5, r5, #1
 800e2fe:	3608      	adds	r6, #8
 800e300:	e736      	b.n	800e170 <_dtoa_r+0x3cc>
 800e302:	9b04      	ldr	r3, [sp, #16]
 800e304:	930c      	str	r3, [sp, #48]	@ 0x30
 800e306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e308:	e75a      	b.n	800e1c0 <_dtoa_r+0x41c>
 800e30a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e30c:	4b69      	ldr	r3, [pc, #420]	@ (800e4b4 <_dtoa_r+0x710>)
 800e30e:	3a01      	subs	r2, #1
 800e310:	00d2      	lsls	r2, r2, #3
 800e312:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e314:	189b      	adds	r3, r3, r2
 800e316:	681a      	ldr	r2, [r3, #0]
 800e318:	685b      	ldr	r3, [r3, #4]
 800e31a:	2900      	cmp	r1, #0
 800e31c:	d04c      	beq.n	800e3b8 <_dtoa_r+0x614>
 800e31e:	2000      	movs	r0, #0
 800e320:	496b      	ldr	r1, [pc, #428]	@ (800e4d0 <_dtoa_r+0x72c>)
 800e322:	f7f2 fd4d 	bl	8000dc0 <__aeabi_ddiv>
 800e326:	0032      	movs	r2, r6
 800e328:	003b      	movs	r3, r7
 800e32a:	f7f3 fc55 	bl	8001bd8 <__aeabi_dsub>
 800e32e:	9a08      	ldr	r2, [sp, #32]
 800e330:	0006      	movs	r6, r0
 800e332:	4694      	mov	ip, r2
 800e334:	000f      	movs	r7, r1
 800e336:	9b08      	ldr	r3, [sp, #32]
 800e338:	9316      	str	r3, [sp, #88]	@ 0x58
 800e33a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e33c:	4463      	add	r3, ip
 800e33e:	9311      	str	r3, [sp, #68]	@ 0x44
 800e340:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e342:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e344:	f7f4 f806 	bl	8002354 <__aeabi_d2iz>
 800e348:	0005      	movs	r5, r0
 800e34a:	f7f4 f83f 	bl	80023cc <__aeabi_i2d>
 800e34e:	0002      	movs	r2, r0
 800e350:	000b      	movs	r3, r1
 800e352:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e354:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e356:	f7f3 fc3f 	bl	8001bd8 <__aeabi_dsub>
 800e35a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e35c:	3530      	adds	r5, #48	@ 0x30
 800e35e:	1c5c      	adds	r4, r3, #1
 800e360:	701d      	strb	r5, [r3, #0]
 800e362:	0032      	movs	r2, r6
 800e364:	003b      	movs	r3, r7
 800e366:	900a      	str	r0, [sp, #40]	@ 0x28
 800e368:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e36a:	f7f2 f875 	bl	8000458 <__aeabi_dcmplt>
 800e36e:	2800      	cmp	r0, #0
 800e370:	d16a      	bne.n	800e448 <_dtoa_r+0x6a4>
 800e372:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e374:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e376:	2000      	movs	r0, #0
 800e378:	4950      	ldr	r1, [pc, #320]	@ (800e4bc <_dtoa_r+0x718>)
 800e37a:	f7f3 fc2d 	bl	8001bd8 <__aeabi_dsub>
 800e37e:	0032      	movs	r2, r6
 800e380:	003b      	movs	r3, r7
 800e382:	f7f2 f869 	bl	8000458 <__aeabi_dcmplt>
 800e386:	2800      	cmp	r0, #0
 800e388:	d000      	beq.n	800e38c <_dtoa_r+0x5e8>
 800e38a:	e0a5      	b.n	800e4d8 <_dtoa_r+0x734>
 800e38c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e38e:	42a3      	cmp	r3, r4
 800e390:	d100      	bne.n	800e394 <_dtoa_r+0x5f0>
 800e392:	e742      	b.n	800e21a <_dtoa_r+0x476>
 800e394:	2200      	movs	r2, #0
 800e396:	0030      	movs	r0, r6
 800e398:	0039      	movs	r1, r7
 800e39a:	4b49      	ldr	r3, [pc, #292]	@ (800e4c0 <_dtoa_r+0x71c>)
 800e39c:	f7f3 f954 	bl	8001648 <__aeabi_dmul>
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	0006      	movs	r6, r0
 800e3a4:	000f      	movs	r7, r1
 800e3a6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e3a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e3aa:	4b45      	ldr	r3, [pc, #276]	@ (800e4c0 <_dtoa_r+0x71c>)
 800e3ac:	f7f3 f94c 	bl	8001648 <__aeabi_dmul>
 800e3b0:	9416      	str	r4, [sp, #88]	@ 0x58
 800e3b2:	900a      	str	r0, [sp, #40]	@ 0x28
 800e3b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e3b6:	e7c3      	b.n	800e340 <_dtoa_r+0x59c>
 800e3b8:	0030      	movs	r0, r6
 800e3ba:	0039      	movs	r1, r7
 800e3bc:	f7f3 f944 	bl	8001648 <__aeabi_dmul>
 800e3c0:	9d08      	ldr	r5, [sp, #32]
 800e3c2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3c4:	002b      	movs	r3, r5
 800e3c6:	4694      	mov	ip, r2
 800e3c8:	9016      	str	r0, [sp, #88]	@ 0x58
 800e3ca:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e3cc:	4463      	add	r3, ip
 800e3ce:	9319      	str	r3, [sp, #100]	@ 0x64
 800e3d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e3d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e3d4:	f7f3 ffbe 	bl	8002354 <__aeabi_d2iz>
 800e3d8:	0004      	movs	r4, r0
 800e3da:	f7f3 fff7 	bl	80023cc <__aeabi_i2d>
 800e3de:	000b      	movs	r3, r1
 800e3e0:	0002      	movs	r2, r0
 800e3e2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e3e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e3e6:	f7f3 fbf7 	bl	8001bd8 <__aeabi_dsub>
 800e3ea:	3430      	adds	r4, #48	@ 0x30
 800e3ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3ee:	702c      	strb	r4, [r5, #0]
 800e3f0:	3501      	adds	r5, #1
 800e3f2:	0006      	movs	r6, r0
 800e3f4:	000f      	movs	r7, r1
 800e3f6:	42ab      	cmp	r3, r5
 800e3f8:	d129      	bne.n	800e44e <_dtoa_r+0x6aa>
 800e3fa:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e3fc:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e3fe:	9b08      	ldr	r3, [sp, #32]
 800e400:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e402:	469c      	mov	ip, r3
 800e404:	2200      	movs	r2, #0
 800e406:	4b32      	ldr	r3, [pc, #200]	@ (800e4d0 <_dtoa_r+0x72c>)
 800e408:	4464      	add	r4, ip
 800e40a:	f7f2 f975 	bl	80006f8 <__aeabi_dadd>
 800e40e:	0002      	movs	r2, r0
 800e410:	000b      	movs	r3, r1
 800e412:	0030      	movs	r0, r6
 800e414:	0039      	movs	r1, r7
 800e416:	f7f2 f833 	bl	8000480 <__aeabi_dcmpgt>
 800e41a:	2800      	cmp	r0, #0
 800e41c:	d15c      	bne.n	800e4d8 <_dtoa_r+0x734>
 800e41e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e420:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e422:	2000      	movs	r0, #0
 800e424:	492a      	ldr	r1, [pc, #168]	@ (800e4d0 <_dtoa_r+0x72c>)
 800e426:	f7f3 fbd7 	bl	8001bd8 <__aeabi_dsub>
 800e42a:	0002      	movs	r2, r0
 800e42c:	000b      	movs	r3, r1
 800e42e:	0030      	movs	r0, r6
 800e430:	0039      	movs	r1, r7
 800e432:	f7f2 f811 	bl	8000458 <__aeabi_dcmplt>
 800e436:	2800      	cmp	r0, #0
 800e438:	d100      	bne.n	800e43c <_dtoa_r+0x698>
 800e43a:	e6ee      	b.n	800e21a <_dtoa_r+0x476>
 800e43c:	0023      	movs	r3, r4
 800e43e:	3c01      	subs	r4, #1
 800e440:	7822      	ldrb	r2, [r4, #0]
 800e442:	2a30      	cmp	r2, #48	@ 0x30
 800e444:	d0fa      	beq.n	800e43c <_dtoa_r+0x698>
 800e446:	001c      	movs	r4, r3
 800e448:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e44a:	9304      	str	r3, [sp, #16]
 800e44c:	e73e      	b.n	800e2cc <_dtoa_r+0x528>
 800e44e:	2200      	movs	r2, #0
 800e450:	4b1b      	ldr	r3, [pc, #108]	@ (800e4c0 <_dtoa_r+0x71c>)
 800e452:	f7f3 f8f9 	bl	8001648 <__aeabi_dmul>
 800e456:	900a      	str	r0, [sp, #40]	@ 0x28
 800e458:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e45a:	e7b9      	b.n	800e3d0 <_dtoa_r+0x62c>
 800e45c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d10c      	bne.n	800e47c <_dtoa_r+0x6d8>
 800e462:	9806      	ldr	r0, [sp, #24]
 800e464:	9907      	ldr	r1, [sp, #28]
 800e466:	2200      	movs	r2, #0
 800e468:	4b18      	ldr	r3, [pc, #96]	@ (800e4cc <_dtoa_r+0x728>)
 800e46a:	f7f3 f8ed 	bl	8001648 <__aeabi_dmul>
 800e46e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e472:	f7f2 f80f 	bl	8000494 <__aeabi_dcmpge>
 800e476:	2800      	cmp	r0, #0
 800e478:	d100      	bne.n	800e47c <_dtoa_r+0x6d8>
 800e47a:	e164      	b.n	800e746 <_dtoa_r+0x9a2>
 800e47c:	2600      	movs	r6, #0
 800e47e:	0037      	movs	r7, r6
 800e480:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e482:	9c08      	ldr	r4, [sp, #32]
 800e484:	43db      	mvns	r3, r3
 800e486:	930c      	str	r3, [sp, #48]	@ 0x30
 800e488:	2300      	movs	r3, #0
 800e48a:	9304      	str	r3, [sp, #16]
 800e48c:	0031      	movs	r1, r6
 800e48e:	9803      	ldr	r0, [sp, #12]
 800e490:	f000 fb0a 	bl	800eaa8 <_Bfree>
 800e494:	2f00      	cmp	r7, #0
 800e496:	d0d7      	beq.n	800e448 <_dtoa_r+0x6a4>
 800e498:	9b04      	ldr	r3, [sp, #16]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d005      	beq.n	800e4aa <_dtoa_r+0x706>
 800e49e:	42bb      	cmp	r3, r7
 800e4a0:	d003      	beq.n	800e4aa <_dtoa_r+0x706>
 800e4a2:	0019      	movs	r1, r3
 800e4a4:	9803      	ldr	r0, [sp, #12]
 800e4a6:	f000 faff 	bl	800eaa8 <_Bfree>
 800e4aa:	0039      	movs	r1, r7
 800e4ac:	9803      	ldr	r0, [sp, #12]
 800e4ae:	f000 fafb 	bl	800eaa8 <_Bfree>
 800e4b2:	e7c9      	b.n	800e448 <_dtoa_r+0x6a4>
 800e4b4:	0801b568 	.word	0x0801b568
 800e4b8:	0801b540 	.word	0x0801b540
 800e4bc:	3ff00000 	.word	0x3ff00000
 800e4c0:	40240000 	.word	0x40240000
 800e4c4:	401c0000 	.word	0x401c0000
 800e4c8:	fcc00000 	.word	0xfcc00000
 800e4cc:	40140000 	.word	0x40140000
 800e4d0:	3fe00000 	.word	0x3fe00000
 800e4d4:	9b04      	ldr	r3, [sp, #16]
 800e4d6:	930c      	str	r3, [sp, #48]	@ 0x30
 800e4d8:	0023      	movs	r3, r4
 800e4da:	001c      	movs	r4, r3
 800e4dc:	3b01      	subs	r3, #1
 800e4de:	781a      	ldrb	r2, [r3, #0]
 800e4e0:	2a39      	cmp	r2, #57	@ 0x39
 800e4e2:	d108      	bne.n	800e4f6 <_dtoa_r+0x752>
 800e4e4:	9a08      	ldr	r2, [sp, #32]
 800e4e6:	429a      	cmp	r2, r3
 800e4e8:	d1f7      	bne.n	800e4da <_dtoa_r+0x736>
 800e4ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e4ec:	9908      	ldr	r1, [sp, #32]
 800e4ee:	3201      	adds	r2, #1
 800e4f0:	920c      	str	r2, [sp, #48]	@ 0x30
 800e4f2:	2230      	movs	r2, #48	@ 0x30
 800e4f4:	700a      	strb	r2, [r1, #0]
 800e4f6:	781a      	ldrb	r2, [r3, #0]
 800e4f8:	3201      	adds	r2, #1
 800e4fa:	701a      	strb	r2, [r3, #0]
 800e4fc:	e7a4      	b.n	800e448 <_dtoa_r+0x6a4>
 800e4fe:	2200      	movs	r2, #0
 800e500:	4bc6      	ldr	r3, [pc, #792]	@ (800e81c <_dtoa_r+0xa78>)
 800e502:	f7f3 f8a1 	bl	8001648 <__aeabi_dmul>
 800e506:	2200      	movs	r2, #0
 800e508:	2300      	movs	r3, #0
 800e50a:	0006      	movs	r6, r0
 800e50c:	000f      	movs	r7, r1
 800e50e:	f7f1 ff9d 	bl	800044c <__aeabi_dcmpeq>
 800e512:	2800      	cmp	r0, #0
 800e514:	d100      	bne.n	800e518 <_dtoa_r+0x774>
 800e516:	e6a1      	b.n	800e25c <_dtoa_r+0x4b8>
 800e518:	e6d8      	b.n	800e2cc <_dtoa_r+0x528>
 800e51a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e51c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e51e:	9c06      	ldr	r4, [sp, #24]
 800e520:	2f00      	cmp	r7, #0
 800e522:	d014      	beq.n	800e54e <_dtoa_r+0x7aa>
 800e524:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e526:	2a01      	cmp	r2, #1
 800e528:	dd00      	ble.n	800e52c <_dtoa_r+0x788>
 800e52a:	e0c8      	b.n	800e6be <_dtoa_r+0x91a>
 800e52c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e52e:	2a00      	cmp	r2, #0
 800e530:	d100      	bne.n	800e534 <_dtoa_r+0x790>
 800e532:	e0be      	b.n	800e6b2 <_dtoa_r+0x90e>
 800e534:	4aba      	ldr	r2, [pc, #744]	@ (800e820 <_dtoa_r+0xa7c>)
 800e536:	189b      	adds	r3, r3, r2
 800e538:	9a06      	ldr	r2, [sp, #24]
 800e53a:	2101      	movs	r1, #1
 800e53c:	18d2      	adds	r2, r2, r3
 800e53e:	9206      	str	r2, [sp, #24]
 800e540:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e542:	9803      	ldr	r0, [sp, #12]
 800e544:	18d3      	adds	r3, r2, r3
 800e546:	930d      	str	r3, [sp, #52]	@ 0x34
 800e548:	f000 fb66 	bl	800ec18 <__i2b>
 800e54c:	0007      	movs	r7, r0
 800e54e:	2c00      	cmp	r4, #0
 800e550:	d00e      	beq.n	800e570 <_dtoa_r+0x7cc>
 800e552:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e554:	2b00      	cmp	r3, #0
 800e556:	dd0b      	ble.n	800e570 <_dtoa_r+0x7cc>
 800e558:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e55a:	0023      	movs	r3, r4
 800e55c:	4294      	cmp	r4, r2
 800e55e:	dd00      	ble.n	800e562 <_dtoa_r+0x7be>
 800e560:	0013      	movs	r3, r2
 800e562:	9a06      	ldr	r2, [sp, #24]
 800e564:	1ae4      	subs	r4, r4, r3
 800e566:	1ad2      	subs	r2, r2, r3
 800e568:	9206      	str	r2, [sp, #24]
 800e56a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e56c:	1ad3      	subs	r3, r2, r3
 800e56e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e572:	2b00      	cmp	r3, #0
 800e574:	d01f      	beq.n	800e5b6 <_dtoa_r+0x812>
 800e576:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d100      	bne.n	800e57e <_dtoa_r+0x7da>
 800e57c:	e0b5      	b.n	800e6ea <_dtoa_r+0x946>
 800e57e:	2d00      	cmp	r5, #0
 800e580:	d010      	beq.n	800e5a4 <_dtoa_r+0x800>
 800e582:	0039      	movs	r1, r7
 800e584:	002a      	movs	r2, r5
 800e586:	9803      	ldr	r0, [sp, #12]
 800e588:	f000 fc10 	bl	800edac <__pow5mult>
 800e58c:	9a05      	ldr	r2, [sp, #20]
 800e58e:	0001      	movs	r1, r0
 800e590:	0007      	movs	r7, r0
 800e592:	9803      	ldr	r0, [sp, #12]
 800e594:	f000 fb58 	bl	800ec48 <__multiply>
 800e598:	0006      	movs	r6, r0
 800e59a:	9905      	ldr	r1, [sp, #20]
 800e59c:	9803      	ldr	r0, [sp, #12]
 800e59e:	f000 fa83 	bl	800eaa8 <_Bfree>
 800e5a2:	9605      	str	r6, [sp, #20]
 800e5a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5a6:	1b5a      	subs	r2, r3, r5
 800e5a8:	42ab      	cmp	r3, r5
 800e5aa:	d004      	beq.n	800e5b6 <_dtoa_r+0x812>
 800e5ac:	9905      	ldr	r1, [sp, #20]
 800e5ae:	9803      	ldr	r0, [sp, #12]
 800e5b0:	f000 fbfc 	bl	800edac <__pow5mult>
 800e5b4:	9005      	str	r0, [sp, #20]
 800e5b6:	2101      	movs	r1, #1
 800e5b8:	9803      	ldr	r0, [sp, #12]
 800e5ba:	f000 fb2d 	bl	800ec18 <__i2b>
 800e5be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e5c0:	0006      	movs	r6, r0
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d100      	bne.n	800e5c8 <_dtoa_r+0x824>
 800e5c6:	e1bc      	b.n	800e942 <_dtoa_r+0xb9e>
 800e5c8:	001a      	movs	r2, r3
 800e5ca:	0001      	movs	r1, r0
 800e5cc:	9803      	ldr	r0, [sp, #12]
 800e5ce:	f000 fbed 	bl	800edac <__pow5mult>
 800e5d2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e5d4:	0006      	movs	r6, r0
 800e5d6:	2500      	movs	r5, #0
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	dc16      	bgt.n	800e60a <_dtoa_r+0x866>
 800e5dc:	2500      	movs	r5, #0
 800e5de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5e0:	42ab      	cmp	r3, r5
 800e5e2:	d10e      	bne.n	800e602 <_dtoa_r+0x85e>
 800e5e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5e6:	031b      	lsls	r3, r3, #12
 800e5e8:	42ab      	cmp	r3, r5
 800e5ea:	d10a      	bne.n	800e602 <_dtoa_r+0x85e>
 800e5ec:	4b8d      	ldr	r3, [pc, #564]	@ (800e824 <_dtoa_r+0xa80>)
 800e5ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e5f0:	4213      	tst	r3, r2
 800e5f2:	d006      	beq.n	800e602 <_dtoa_r+0x85e>
 800e5f4:	9b06      	ldr	r3, [sp, #24]
 800e5f6:	3501      	adds	r5, #1
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	9306      	str	r3, [sp, #24]
 800e5fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5fe:	3301      	adds	r3, #1
 800e600:	930d      	str	r3, [sp, #52]	@ 0x34
 800e602:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e604:	2001      	movs	r0, #1
 800e606:	2b00      	cmp	r3, #0
 800e608:	d008      	beq.n	800e61c <_dtoa_r+0x878>
 800e60a:	6933      	ldr	r3, [r6, #16]
 800e60c:	3303      	adds	r3, #3
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	18f3      	adds	r3, r6, r3
 800e612:	6858      	ldr	r0, [r3, #4]
 800e614:	f000 fab0 	bl	800eb78 <__hi0bits>
 800e618:	2320      	movs	r3, #32
 800e61a:	1a18      	subs	r0, r3, r0
 800e61c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e61e:	1818      	adds	r0, r3, r0
 800e620:	0002      	movs	r2, r0
 800e622:	231f      	movs	r3, #31
 800e624:	401a      	ands	r2, r3
 800e626:	4218      	tst	r0, r3
 800e628:	d065      	beq.n	800e6f6 <_dtoa_r+0x952>
 800e62a:	3301      	adds	r3, #1
 800e62c:	1a9b      	subs	r3, r3, r2
 800e62e:	2b04      	cmp	r3, #4
 800e630:	dd5d      	ble.n	800e6ee <_dtoa_r+0x94a>
 800e632:	231c      	movs	r3, #28
 800e634:	1a9b      	subs	r3, r3, r2
 800e636:	9a06      	ldr	r2, [sp, #24]
 800e638:	18e4      	adds	r4, r4, r3
 800e63a:	18d2      	adds	r2, r2, r3
 800e63c:	9206      	str	r2, [sp, #24]
 800e63e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e640:	18d3      	adds	r3, r2, r3
 800e642:	930d      	str	r3, [sp, #52]	@ 0x34
 800e644:	9b06      	ldr	r3, [sp, #24]
 800e646:	2b00      	cmp	r3, #0
 800e648:	dd05      	ble.n	800e656 <_dtoa_r+0x8b2>
 800e64a:	001a      	movs	r2, r3
 800e64c:	9905      	ldr	r1, [sp, #20]
 800e64e:	9803      	ldr	r0, [sp, #12]
 800e650:	f000 fc08 	bl	800ee64 <__lshift>
 800e654:	9005      	str	r0, [sp, #20]
 800e656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e658:	2b00      	cmp	r3, #0
 800e65a:	dd05      	ble.n	800e668 <_dtoa_r+0x8c4>
 800e65c:	0031      	movs	r1, r6
 800e65e:	001a      	movs	r2, r3
 800e660:	9803      	ldr	r0, [sp, #12]
 800e662:	f000 fbff 	bl	800ee64 <__lshift>
 800e666:	0006      	movs	r6, r0
 800e668:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d045      	beq.n	800e6fa <_dtoa_r+0x956>
 800e66e:	0031      	movs	r1, r6
 800e670:	9805      	ldr	r0, [sp, #20]
 800e672:	f000 fc63 	bl	800ef3c <__mcmp>
 800e676:	2800      	cmp	r0, #0
 800e678:	da3f      	bge.n	800e6fa <_dtoa_r+0x956>
 800e67a:	9b04      	ldr	r3, [sp, #16]
 800e67c:	220a      	movs	r2, #10
 800e67e:	3b01      	subs	r3, #1
 800e680:	930c      	str	r3, [sp, #48]	@ 0x30
 800e682:	9905      	ldr	r1, [sp, #20]
 800e684:	2300      	movs	r3, #0
 800e686:	9803      	ldr	r0, [sp, #12]
 800e688:	f000 fa32 	bl	800eaf0 <__multadd>
 800e68c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e68e:	9005      	str	r0, [sp, #20]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d100      	bne.n	800e696 <_dtoa_r+0x8f2>
 800e694:	e15c      	b.n	800e950 <_dtoa_r+0xbac>
 800e696:	2300      	movs	r3, #0
 800e698:	0039      	movs	r1, r7
 800e69a:	220a      	movs	r2, #10
 800e69c:	9803      	ldr	r0, [sp, #12]
 800e69e:	f000 fa27 	bl	800eaf0 <__multadd>
 800e6a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6a4:	0007      	movs	r7, r0
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	dc55      	bgt.n	800e756 <_dtoa_r+0x9b2>
 800e6aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e6ac:	2b02      	cmp	r3, #2
 800e6ae:	dc2d      	bgt.n	800e70c <_dtoa_r+0x968>
 800e6b0:	e051      	b.n	800e756 <_dtoa_r+0x9b2>
 800e6b2:	2336      	movs	r3, #54	@ 0x36
 800e6b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e6b6:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e6b8:	9c06      	ldr	r4, [sp, #24]
 800e6ba:	1a9b      	subs	r3, r3, r2
 800e6bc:	e73c      	b.n	800e538 <_dtoa_r+0x794>
 800e6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6c0:	1e5d      	subs	r5, r3, #1
 800e6c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6c4:	42ab      	cmp	r3, r5
 800e6c6:	db08      	blt.n	800e6da <_dtoa_r+0x936>
 800e6c8:	1b5d      	subs	r5, r3, r5
 800e6ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6cc:	9c06      	ldr	r4, [sp, #24]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	db00      	blt.n	800e6d4 <_dtoa_r+0x930>
 800e6d2:	e731      	b.n	800e538 <_dtoa_r+0x794>
 800e6d4:	1ae4      	subs	r4, r4, r3
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	e72e      	b.n	800e538 <_dtoa_r+0x794>
 800e6da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6dc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e6de:	1aeb      	subs	r3, r5, r3
 800e6e0:	18d3      	adds	r3, r2, r3
 800e6e2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800e6e4:	9314      	str	r3, [sp, #80]	@ 0x50
 800e6e6:	2500      	movs	r5, #0
 800e6e8:	e7ef      	b.n	800e6ca <_dtoa_r+0x926>
 800e6ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e6ec:	e75e      	b.n	800e5ac <_dtoa_r+0x808>
 800e6ee:	2b04      	cmp	r3, #4
 800e6f0:	d0a8      	beq.n	800e644 <_dtoa_r+0x8a0>
 800e6f2:	331c      	adds	r3, #28
 800e6f4:	e79f      	b.n	800e636 <_dtoa_r+0x892>
 800e6f6:	0013      	movs	r3, r2
 800e6f8:	e7fb      	b.n	800e6f2 <_dtoa_r+0x94e>
 800e6fa:	9b04      	ldr	r3, [sp, #16]
 800e6fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800e6fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e700:	930e      	str	r3, [sp, #56]	@ 0x38
 800e702:	2b00      	cmp	r3, #0
 800e704:	dc23      	bgt.n	800e74e <_dtoa_r+0x9aa>
 800e706:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e708:	2b02      	cmp	r3, #2
 800e70a:	dd20      	ble.n	800e74e <_dtoa_r+0x9aa>
 800e70c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d000      	beq.n	800e714 <_dtoa_r+0x970>
 800e712:	e6b5      	b.n	800e480 <_dtoa_r+0x6dc>
 800e714:	0031      	movs	r1, r6
 800e716:	2205      	movs	r2, #5
 800e718:	9803      	ldr	r0, [sp, #12]
 800e71a:	f000 f9e9 	bl	800eaf0 <__multadd>
 800e71e:	0006      	movs	r6, r0
 800e720:	0001      	movs	r1, r0
 800e722:	9805      	ldr	r0, [sp, #20]
 800e724:	f000 fc0a 	bl	800ef3c <__mcmp>
 800e728:	2800      	cmp	r0, #0
 800e72a:	dc00      	bgt.n	800e72e <_dtoa_r+0x98a>
 800e72c:	e6a8      	b.n	800e480 <_dtoa_r+0x6dc>
 800e72e:	9b08      	ldr	r3, [sp, #32]
 800e730:	9a08      	ldr	r2, [sp, #32]
 800e732:	1c5c      	adds	r4, r3, #1
 800e734:	2331      	movs	r3, #49	@ 0x31
 800e736:	7013      	strb	r3, [r2, #0]
 800e738:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e73a:	3301      	adds	r3, #1
 800e73c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e73e:	e6a3      	b.n	800e488 <_dtoa_r+0x6e4>
 800e740:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800e742:	0037      	movs	r7, r6
 800e744:	e7f3      	b.n	800e72e <_dtoa_r+0x98a>
 800e746:	9b04      	ldr	r3, [sp, #16]
 800e748:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800e74a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e74c:	e7f9      	b.n	800e742 <_dtoa_r+0x99e>
 800e74e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e750:	2b00      	cmp	r3, #0
 800e752:	d100      	bne.n	800e756 <_dtoa_r+0x9b2>
 800e754:	e100      	b.n	800e958 <_dtoa_r+0xbb4>
 800e756:	2c00      	cmp	r4, #0
 800e758:	dd05      	ble.n	800e766 <_dtoa_r+0x9c2>
 800e75a:	0039      	movs	r1, r7
 800e75c:	0022      	movs	r2, r4
 800e75e:	9803      	ldr	r0, [sp, #12]
 800e760:	f000 fb80 	bl	800ee64 <__lshift>
 800e764:	0007      	movs	r7, r0
 800e766:	0038      	movs	r0, r7
 800e768:	2d00      	cmp	r5, #0
 800e76a:	d018      	beq.n	800e79e <_dtoa_r+0x9fa>
 800e76c:	6879      	ldr	r1, [r7, #4]
 800e76e:	9803      	ldr	r0, [sp, #12]
 800e770:	f000 f956 	bl	800ea20 <_Balloc>
 800e774:	1e04      	subs	r4, r0, #0
 800e776:	d105      	bne.n	800e784 <_dtoa_r+0x9e0>
 800e778:	0022      	movs	r2, r4
 800e77a:	4b2b      	ldr	r3, [pc, #172]	@ (800e828 <_dtoa_r+0xa84>)
 800e77c:	482b      	ldr	r0, [pc, #172]	@ (800e82c <_dtoa_r+0xa88>)
 800e77e:	492c      	ldr	r1, [pc, #176]	@ (800e830 <_dtoa_r+0xa8c>)
 800e780:	f7ff fb25 	bl	800ddce <_dtoa_r+0x2a>
 800e784:	0039      	movs	r1, r7
 800e786:	693a      	ldr	r2, [r7, #16]
 800e788:	310c      	adds	r1, #12
 800e78a:	3202      	adds	r2, #2
 800e78c:	0092      	lsls	r2, r2, #2
 800e78e:	300c      	adds	r0, #12
 800e790:	f000 ff80 	bl	800f694 <memcpy>
 800e794:	2201      	movs	r2, #1
 800e796:	0021      	movs	r1, r4
 800e798:	9803      	ldr	r0, [sp, #12]
 800e79a:	f000 fb63 	bl	800ee64 <__lshift>
 800e79e:	9b08      	ldr	r3, [sp, #32]
 800e7a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e7a2:	9306      	str	r3, [sp, #24]
 800e7a4:	3b01      	subs	r3, #1
 800e7a6:	189b      	adds	r3, r3, r2
 800e7a8:	2201      	movs	r2, #1
 800e7aa:	9704      	str	r7, [sp, #16]
 800e7ac:	0007      	movs	r7, r0
 800e7ae:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7b2:	4013      	ands	r3, r2
 800e7b4:	930e      	str	r3, [sp, #56]	@ 0x38
 800e7b6:	0031      	movs	r1, r6
 800e7b8:	9805      	ldr	r0, [sp, #20]
 800e7ba:	f7ff fa65 	bl	800dc88 <quorem>
 800e7be:	9904      	ldr	r1, [sp, #16]
 800e7c0:	0005      	movs	r5, r0
 800e7c2:	900a      	str	r0, [sp, #40]	@ 0x28
 800e7c4:	9805      	ldr	r0, [sp, #20]
 800e7c6:	f000 fbb9 	bl	800ef3c <__mcmp>
 800e7ca:	003a      	movs	r2, r7
 800e7cc:	900d      	str	r0, [sp, #52]	@ 0x34
 800e7ce:	0031      	movs	r1, r6
 800e7d0:	9803      	ldr	r0, [sp, #12]
 800e7d2:	f000 fbcf 	bl	800ef74 <__mdiff>
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	68c3      	ldr	r3, [r0, #12]
 800e7da:	0004      	movs	r4, r0
 800e7dc:	3530      	adds	r5, #48	@ 0x30
 800e7de:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d104      	bne.n	800e7ee <_dtoa_r+0xa4a>
 800e7e4:	0001      	movs	r1, r0
 800e7e6:	9805      	ldr	r0, [sp, #20]
 800e7e8:	f000 fba8 	bl	800ef3c <__mcmp>
 800e7ec:	9009      	str	r0, [sp, #36]	@ 0x24
 800e7ee:	0021      	movs	r1, r4
 800e7f0:	9803      	ldr	r0, [sp, #12]
 800e7f2:	f000 f959 	bl	800eaa8 <_Bfree>
 800e7f6:	9b06      	ldr	r3, [sp, #24]
 800e7f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7fa:	1c5c      	adds	r4, r3, #1
 800e7fc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e7fe:	4313      	orrs	r3, r2
 800e800:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e802:	4313      	orrs	r3, r2
 800e804:	d116      	bne.n	800e834 <_dtoa_r+0xa90>
 800e806:	2d39      	cmp	r5, #57	@ 0x39
 800e808:	d02f      	beq.n	800e86a <_dtoa_r+0xac6>
 800e80a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	dd01      	ble.n	800e814 <_dtoa_r+0xa70>
 800e810:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800e812:	3531      	adds	r5, #49	@ 0x31
 800e814:	9b06      	ldr	r3, [sp, #24]
 800e816:	701d      	strb	r5, [r3, #0]
 800e818:	e638      	b.n	800e48c <_dtoa_r+0x6e8>
 800e81a:	46c0      	nop			@ (mov r8, r8)
 800e81c:	40240000 	.word	0x40240000
 800e820:	00000433 	.word	0x00000433
 800e824:	7ff00000 	.word	0x7ff00000
 800e828:	0801b4c8 	.word	0x0801b4c8
 800e82c:	0801b470 	.word	0x0801b470
 800e830:	000002ef 	.word	0x000002ef
 800e834:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e836:	2b00      	cmp	r3, #0
 800e838:	db04      	blt.n	800e844 <_dtoa_r+0xaa0>
 800e83a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e83c:	4313      	orrs	r3, r2
 800e83e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e840:	4313      	orrs	r3, r2
 800e842:	d11e      	bne.n	800e882 <_dtoa_r+0xade>
 800e844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e846:	2b00      	cmp	r3, #0
 800e848:	dde4      	ble.n	800e814 <_dtoa_r+0xa70>
 800e84a:	9905      	ldr	r1, [sp, #20]
 800e84c:	2201      	movs	r2, #1
 800e84e:	9803      	ldr	r0, [sp, #12]
 800e850:	f000 fb08 	bl	800ee64 <__lshift>
 800e854:	0031      	movs	r1, r6
 800e856:	9005      	str	r0, [sp, #20]
 800e858:	f000 fb70 	bl	800ef3c <__mcmp>
 800e85c:	2800      	cmp	r0, #0
 800e85e:	dc02      	bgt.n	800e866 <_dtoa_r+0xac2>
 800e860:	d1d8      	bne.n	800e814 <_dtoa_r+0xa70>
 800e862:	07eb      	lsls	r3, r5, #31
 800e864:	d5d6      	bpl.n	800e814 <_dtoa_r+0xa70>
 800e866:	2d39      	cmp	r5, #57	@ 0x39
 800e868:	d1d2      	bne.n	800e810 <_dtoa_r+0xa6c>
 800e86a:	2339      	movs	r3, #57	@ 0x39
 800e86c:	9a06      	ldr	r2, [sp, #24]
 800e86e:	7013      	strb	r3, [r2, #0]
 800e870:	0023      	movs	r3, r4
 800e872:	001c      	movs	r4, r3
 800e874:	3b01      	subs	r3, #1
 800e876:	781a      	ldrb	r2, [r3, #0]
 800e878:	2a39      	cmp	r2, #57	@ 0x39
 800e87a:	d04f      	beq.n	800e91c <_dtoa_r+0xb78>
 800e87c:	3201      	adds	r2, #1
 800e87e:	701a      	strb	r2, [r3, #0]
 800e880:	e604      	b.n	800e48c <_dtoa_r+0x6e8>
 800e882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e884:	2b00      	cmp	r3, #0
 800e886:	dd03      	ble.n	800e890 <_dtoa_r+0xaec>
 800e888:	2d39      	cmp	r5, #57	@ 0x39
 800e88a:	d0ee      	beq.n	800e86a <_dtoa_r+0xac6>
 800e88c:	3501      	adds	r5, #1
 800e88e:	e7c1      	b.n	800e814 <_dtoa_r+0xa70>
 800e890:	9b06      	ldr	r3, [sp, #24]
 800e892:	9a06      	ldr	r2, [sp, #24]
 800e894:	701d      	strb	r5, [r3, #0]
 800e896:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e898:	4293      	cmp	r3, r2
 800e89a:	d02a      	beq.n	800e8f2 <_dtoa_r+0xb4e>
 800e89c:	2300      	movs	r3, #0
 800e89e:	220a      	movs	r2, #10
 800e8a0:	9905      	ldr	r1, [sp, #20]
 800e8a2:	9803      	ldr	r0, [sp, #12]
 800e8a4:	f000 f924 	bl	800eaf0 <__multadd>
 800e8a8:	9b04      	ldr	r3, [sp, #16]
 800e8aa:	9005      	str	r0, [sp, #20]
 800e8ac:	42bb      	cmp	r3, r7
 800e8ae:	d109      	bne.n	800e8c4 <_dtoa_r+0xb20>
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	220a      	movs	r2, #10
 800e8b4:	9904      	ldr	r1, [sp, #16]
 800e8b6:	9803      	ldr	r0, [sp, #12]
 800e8b8:	f000 f91a 	bl	800eaf0 <__multadd>
 800e8bc:	9004      	str	r0, [sp, #16]
 800e8be:	0007      	movs	r7, r0
 800e8c0:	9406      	str	r4, [sp, #24]
 800e8c2:	e778      	b.n	800e7b6 <_dtoa_r+0xa12>
 800e8c4:	9904      	ldr	r1, [sp, #16]
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	220a      	movs	r2, #10
 800e8ca:	9803      	ldr	r0, [sp, #12]
 800e8cc:	f000 f910 	bl	800eaf0 <__multadd>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	9004      	str	r0, [sp, #16]
 800e8d4:	220a      	movs	r2, #10
 800e8d6:	0039      	movs	r1, r7
 800e8d8:	9803      	ldr	r0, [sp, #12]
 800e8da:	f000 f909 	bl	800eaf0 <__multadd>
 800e8de:	e7ee      	b.n	800e8be <_dtoa_r+0xb1a>
 800e8e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8e2:	2401      	movs	r4, #1
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	dd00      	ble.n	800e8ea <_dtoa_r+0xb46>
 800e8e8:	001c      	movs	r4, r3
 800e8ea:	9b08      	ldr	r3, [sp, #32]
 800e8ec:	191c      	adds	r4, r3, r4
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	9304      	str	r3, [sp, #16]
 800e8f2:	9905      	ldr	r1, [sp, #20]
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	9803      	ldr	r0, [sp, #12]
 800e8f8:	f000 fab4 	bl	800ee64 <__lshift>
 800e8fc:	0031      	movs	r1, r6
 800e8fe:	9005      	str	r0, [sp, #20]
 800e900:	f000 fb1c 	bl	800ef3c <__mcmp>
 800e904:	2800      	cmp	r0, #0
 800e906:	dcb3      	bgt.n	800e870 <_dtoa_r+0xacc>
 800e908:	d101      	bne.n	800e90e <_dtoa_r+0xb6a>
 800e90a:	07ed      	lsls	r5, r5, #31
 800e90c:	d4b0      	bmi.n	800e870 <_dtoa_r+0xacc>
 800e90e:	0023      	movs	r3, r4
 800e910:	001c      	movs	r4, r3
 800e912:	3b01      	subs	r3, #1
 800e914:	781a      	ldrb	r2, [r3, #0]
 800e916:	2a30      	cmp	r2, #48	@ 0x30
 800e918:	d0fa      	beq.n	800e910 <_dtoa_r+0xb6c>
 800e91a:	e5b7      	b.n	800e48c <_dtoa_r+0x6e8>
 800e91c:	9a08      	ldr	r2, [sp, #32]
 800e91e:	429a      	cmp	r2, r3
 800e920:	d1a7      	bne.n	800e872 <_dtoa_r+0xace>
 800e922:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e924:	3301      	adds	r3, #1
 800e926:	930c      	str	r3, [sp, #48]	@ 0x30
 800e928:	2331      	movs	r3, #49	@ 0x31
 800e92a:	7013      	strb	r3, [r2, #0]
 800e92c:	e5ae      	b.n	800e48c <_dtoa_r+0x6e8>
 800e92e:	4b15      	ldr	r3, [pc, #84]	@ (800e984 <_dtoa_r+0xbe0>)
 800e930:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800e932:	9308      	str	r3, [sp, #32]
 800e934:	4b14      	ldr	r3, [pc, #80]	@ (800e988 <_dtoa_r+0xbe4>)
 800e936:	2a00      	cmp	r2, #0
 800e938:	d001      	beq.n	800e93e <_dtoa_r+0xb9a>
 800e93a:	f7ff fa7b 	bl	800de34 <_dtoa_r+0x90>
 800e93e:	f7ff fa7b 	bl	800de38 <_dtoa_r+0x94>
 800e942:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e944:	2b01      	cmp	r3, #1
 800e946:	dc00      	bgt.n	800e94a <_dtoa_r+0xba6>
 800e948:	e648      	b.n	800e5dc <_dtoa_r+0x838>
 800e94a:	2001      	movs	r0, #1
 800e94c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800e94e:	e665      	b.n	800e61c <_dtoa_r+0x878>
 800e950:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e952:	2b00      	cmp	r3, #0
 800e954:	dc00      	bgt.n	800e958 <_dtoa_r+0xbb4>
 800e956:	e6d6      	b.n	800e706 <_dtoa_r+0x962>
 800e958:	2400      	movs	r4, #0
 800e95a:	0031      	movs	r1, r6
 800e95c:	9805      	ldr	r0, [sp, #20]
 800e95e:	f7ff f993 	bl	800dc88 <quorem>
 800e962:	9b08      	ldr	r3, [sp, #32]
 800e964:	3030      	adds	r0, #48	@ 0x30
 800e966:	5518      	strb	r0, [r3, r4]
 800e968:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e96a:	3401      	adds	r4, #1
 800e96c:	0005      	movs	r5, r0
 800e96e:	429c      	cmp	r4, r3
 800e970:	dab6      	bge.n	800e8e0 <_dtoa_r+0xb3c>
 800e972:	2300      	movs	r3, #0
 800e974:	220a      	movs	r2, #10
 800e976:	9905      	ldr	r1, [sp, #20]
 800e978:	9803      	ldr	r0, [sp, #12]
 800e97a:	f000 f8b9 	bl	800eaf0 <__multadd>
 800e97e:	9005      	str	r0, [sp, #20]
 800e980:	e7eb      	b.n	800e95a <_dtoa_r+0xbb6>
 800e982:	46c0      	nop			@ (mov r8, r8)
 800e984:	0801b44c 	.word	0x0801b44c
 800e988:	0801b454 	.word	0x0801b454

0800e98c <_free_r>:
 800e98c:	b570      	push	{r4, r5, r6, lr}
 800e98e:	0005      	movs	r5, r0
 800e990:	1e0c      	subs	r4, r1, #0
 800e992:	d010      	beq.n	800e9b6 <_free_r+0x2a>
 800e994:	3c04      	subs	r4, #4
 800e996:	6823      	ldr	r3, [r4, #0]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	da00      	bge.n	800e99e <_free_r+0x12>
 800e99c:	18e4      	adds	r4, r4, r3
 800e99e:	0028      	movs	r0, r5
 800e9a0:	f7fe fb26 	bl	800cff0 <__malloc_lock>
 800e9a4:	4a1d      	ldr	r2, [pc, #116]	@ (800ea1c <_free_r+0x90>)
 800e9a6:	6813      	ldr	r3, [r2, #0]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d105      	bne.n	800e9b8 <_free_r+0x2c>
 800e9ac:	6063      	str	r3, [r4, #4]
 800e9ae:	6014      	str	r4, [r2, #0]
 800e9b0:	0028      	movs	r0, r5
 800e9b2:	f7fe fb25 	bl	800d000 <__malloc_unlock>
 800e9b6:	bd70      	pop	{r4, r5, r6, pc}
 800e9b8:	42a3      	cmp	r3, r4
 800e9ba:	d908      	bls.n	800e9ce <_free_r+0x42>
 800e9bc:	6820      	ldr	r0, [r4, #0]
 800e9be:	1821      	adds	r1, r4, r0
 800e9c0:	428b      	cmp	r3, r1
 800e9c2:	d1f3      	bne.n	800e9ac <_free_r+0x20>
 800e9c4:	6819      	ldr	r1, [r3, #0]
 800e9c6:	685b      	ldr	r3, [r3, #4]
 800e9c8:	1809      	adds	r1, r1, r0
 800e9ca:	6021      	str	r1, [r4, #0]
 800e9cc:	e7ee      	b.n	800e9ac <_free_r+0x20>
 800e9ce:	001a      	movs	r2, r3
 800e9d0:	685b      	ldr	r3, [r3, #4]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d001      	beq.n	800e9da <_free_r+0x4e>
 800e9d6:	42a3      	cmp	r3, r4
 800e9d8:	d9f9      	bls.n	800e9ce <_free_r+0x42>
 800e9da:	6811      	ldr	r1, [r2, #0]
 800e9dc:	1850      	adds	r0, r2, r1
 800e9de:	42a0      	cmp	r0, r4
 800e9e0:	d10b      	bne.n	800e9fa <_free_r+0x6e>
 800e9e2:	6820      	ldr	r0, [r4, #0]
 800e9e4:	1809      	adds	r1, r1, r0
 800e9e6:	1850      	adds	r0, r2, r1
 800e9e8:	6011      	str	r1, [r2, #0]
 800e9ea:	4283      	cmp	r3, r0
 800e9ec:	d1e0      	bne.n	800e9b0 <_free_r+0x24>
 800e9ee:	6818      	ldr	r0, [r3, #0]
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	1841      	adds	r1, r0, r1
 800e9f4:	6011      	str	r1, [r2, #0]
 800e9f6:	6053      	str	r3, [r2, #4]
 800e9f8:	e7da      	b.n	800e9b0 <_free_r+0x24>
 800e9fa:	42a0      	cmp	r0, r4
 800e9fc:	d902      	bls.n	800ea04 <_free_r+0x78>
 800e9fe:	230c      	movs	r3, #12
 800ea00:	602b      	str	r3, [r5, #0]
 800ea02:	e7d5      	b.n	800e9b0 <_free_r+0x24>
 800ea04:	6820      	ldr	r0, [r4, #0]
 800ea06:	1821      	adds	r1, r4, r0
 800ea08:	428b      	cmp	r3, r1
 800ea0a:	d103      	bne.n	800ea14 <_free_r+0x88>
 800ea0c:	6819      	ldr	r1, [r3, #0]
 800ea0e:	685b      	ldr	r3, [r3, #4]
 800ea10:	1809      	adds	r1, r1, r0
 800ea12:	6021      	str	r1, [r4, #0]
 800ea14:	6063      	str	r3, [r4, #4]
 800ea16:	6054      	str	r4, [r2, #4]
 800ea18:	e7ca      	b.n	800e9b0 <_free_r+0x24>
 800ea1a:	46c0      	nop			@ (mov r8, r8)
 800ea1c:	200005ac 	.word	0x200005ac

0800ea20 <_Balloc>:
 800ea20:	b570      	push	{r4, r5, r6, lr}
 800ea22:	69c5      	ldr	r5, [r0, #28]
 800ea24:	0006      	movs	r6, r0
 800ea26:	000c      	movs	r4, r1
 800ea28:	2d00      	cmp	r5, #0
 800ea2a:	d10e      	bne.n	800ea4a <_Balloc+0x2a>
 800ea2c:	2010      	movs	r0, #16
 800ea2e:	f7fe fa33 	bl	800ce98 <malloc>
 800ea32:	1e02      	subs	r2, r0, #0
 800ea34:	61f0      	str	r0, [r6, #28]
 800ea36:	d104      	bne.n	800ea42 <_Balloc+0x22>
 800ea38:	216b      	movs	r1, #107	@ 0x6b
 800ea3a:	4b19      	ldr	r3, [pc, #100]	@ (800eaa0 <_Balloc+0x80>)
 800ea3c:	4819      	ldr	r0, [pc, #100]	@ (800eaa4 <_Balloc+0x84>)
 800ea3e:	f000 fe33 	bl	800f6a8 <__assert_func>
 800ea42:	6045      	str	r5, [r0, #4]
 800ea44:	6085      	str	r5, [r0, #8]
 800ea46:	6005      	str	r5, [r0, #0]
 800ea48:	60c5      	str	r5, [r0, #12]
 800ea4a:	69f5      	ldr	r5, [r6, #28]
 800ea4c:	68eb      	ldr	r3, [r5, #12]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d013      	beq.n	800ea7a <_Balloc+0x5a>
 800ea52:	69f3      	ldr	r3, [r6, #28]
 800ea54:	00a2      	lsls	r2, r4, #2
 800ea56:	68db      	ldr	r3, [r3, #12]
 800ea58:	189b      	adds	r3, r3, r2
 800ea5a:	6818      	ldr	r0, [r3, #0]
 800ea5c:	2800      	cmp	r0, #0
 800ea5e:	d118      	bne.n	800ea92 <_Balloc+0x72>
 800ea60:	2101      	movs	r1, #1
 800ea62:	000d      	movs	r5, r1
 800ea64:	40a5      	lsls	r5, r4
 800ea66:	1d6a      	adds	r2, r5, #5
 800ea68:	0030      	movs	r0, r6
 800ea6a:	0092      	lsls	r2, r2, #2
 800ea6c:	f000 fe3a 	bl	800f6e4 <_calloc_r>
 800ea70:	2800      	cmp	r0, #0
 800ea72:	d00c      	beq.n	800ea8e <_Balloc+0x6e>
 800ea74:	6044      	str	r4, [r0, #4]
 800ea76:	6085      	str	r5, [r0, #8]
 800ea78:	e00d      	b.n	800ea96 <_Balloc+0x76>
 800ea7a:	2221      	movs	r2, #33	@ 0x21
 800ea7c:	2104      	movs	r1, #4
 800ea7e:	0030      	movs	r0, r6
 800ea80:	f000 fe30 	bl	800f6e4 <_calloc_r>
 800ea84:	69f3      	ldr	r3, [r6, #28]
 800ea86:	60e8      	str	r0, [r5, #12]
 800ea88:	68db      	ldr	r3, [r3, #12]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d1e1      	bne.n	800ea52 <_Balloc+0x32>
 800ea8e:	2000      	movs	r0, #0
 800ea90:	bd70      	pop	{r4, r5, r6, pc}
 800ea92:	6802      	ldr	r2, [r0, #0]
 800ea94:	601a      	str	r2, [r3, #0]
 800ea96:	2300      	movs	r3, #0
 800ea98:	6103      	str	r3, [r0, #16]
 800ea9a:	60c3      	str	r3, [r0, #12]
 800ea9c:	e7f8      	b.n	800ea90 <_Balloc+0x70>
 800ea9e:	46c0      	nop			@ (mov r8, r8)
 800eaa0:	0801b459 	.word	0x0801b459
 800eaa4:	0801b4d9 	.word	0x0801b4d9

0800eaa8 <_Bfree>:
 800eaa8:	b570      	push	{r4, r5, r6, lr}
 800eaaa:	69c6      	ldr	r6, [r0, #28]
 800eaac:	0005      	movs	r5, r0
 800eaae:	000c      	movs	r4, r1
 800eab0:	2e00      	cmp	r6, #0
 800eab2:	d10e      	bne.n	800ead2 <_Bfree+0x2a>
 800eab4:	2010      	movs	r0, #16
 800eab6:	f7fe f9ef 	bl	800ce98 <malloc>
 800eaba:	1e02      	subs	r2, r0, #0
 800eabc:	61e8      	str	r0, [r5, #28]
 800eabe:	d104      	bne.n	800eaca <_Bfree+0x22>
 800eac0:	218f      	movs	r1, #143	@ 0x8f
 800eac2:	4b09      	ldr	r3, [pc, #36]	@ (800eae8 <_Bfree+0x40>)
 800eac4:	4809      	ldr	r0, [pc, #36]	@ (800eaec <_Bfree+0x44>)
 800eac6:	f000 fdef 	bl	800f6a8 <__assert_func>
 800eaca:	6046      	str	r6, [r0, #4]
 800eacc:	6086      	str	r6, [r0, #8]
 800eace:	6006      	str	r6, [r0, #0]
 800ead0:	60c6      	str	r6, [r0, #12]
 800ead2:	2c00      	cmp	r4, #0
 800ead4:	d007      	beq.n	800eae6 <_Bfree+0x3e>
 800ead6:	69eb      	ldr	r3, [r5, #28]
 800ead8:	6862      	ldr	r2, [r4, #4]
 800eada:	68db      	ldr	r3, [r3, #12]
 800eadc:	0092      	lsls	r2, r2, #2
 800eade:	189b      	adds	r3, r3, r2
 800eae0:	681a      	ldr	r2, [r3, #0]
 800eae2:	6022      	str	r2, [r4, #0]
 800eae4:	601c      	str	r4, [r3, #0]
 800eae6:	bd70      	pop	{r4, r5, r6, pc}
 800eae8:	0801b459 	.word	0x0801b459
 800eaec:	0801b4d9 	.word	0x0801b4d9

0800eaf0 <__multadd>:
 800eaf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eaf2:	000f      	movs	r7, r1
 800eaf4:	9001      	str	r0, [sp, #4]
 800eaf6:	000c      	movs	r4, r1
 800eaf8:	001e      	movs	r6, r3
 800eafa:	2000      	movs	r0, #0
 800eafc:	690d      	ldr	r5, [r1, #16]
 800eafe:	3714      	adds	r7, #20
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	3001      	adds	r0, #1
 800eb04:	b299      	uxth	r1, r3
 800eb06:	4351      	muls	r1, r2
 800eb08:	0c1b      	lsrs	r3, r3, #16
 800eb0a:	4353      	muls	r3, r2
 800eb0c:	1989      	adds	r1, r1, r6
 800eb0e:	0c0e      	lsrs	r6, r1, #16
 800eb10:	199b      	adds	r3, r3, r6
 800eb12:	0c1e      	lsrs	r6, r3, #16
 800eb14:	b289      	uxth	r1, r1
 800eb16:	041b      	lsls	r3, r3, #16
 800eb18:	185b      	adds	r3, r3, r1
 800eb1a:	c708      	stmia	r7!, {r3}
 800eb1c:	4285      	cmp	r5, r0
 800eb1e:	dcef      	bgt.n	800eb00 <__multadd+0x10>
 800eb20:	2e00      	cmp	r6, #0
 800eb22:	d022      	beq.n	800eb6a <__multadd+0x7a>
 800eb24:	68a3      	ldr	r3, [r4, #8]
 800eb26:	42ab      	cmp	r3, r5
 800eb28:	dc19      	bgt.n	800eb5e <__multadd+0x6e>
 800eb2a:	6861      	ldr	r1, [r4, #4]
 800eb2c:	9801      	ldr	r0, [sp, #4]
 800eb2e:	3101      	adds	r1, #1
 800eb30:	f7ff ff76 	bl	800ea20 <_Balloc>
 800eb34:	1e07      	subs	r7, r0, #0
 800eb36:	d105      	bne.n	800eb44 <__multadd+0x54>
 800eb38:	003a      	movs	r2, r7
 800eb3a:	21ba      	movs	r1, #186	@ 0xba
 800eb3c:	4b0c      	ldr	r3, [pc, #48]	@ (800eb70 <__multadd+0x80>)
 800eb3e:	480d      	ldr	r0, [pc, #52]	@ (800eb74 <__multadd+0x84>)
 800eb40:	f000 fdb2 	bl	800f6a8 <__assert_func>
 800eb44:	0021      	movs	r1, r4
 800eb46:	6922      	ldr	r2, [r4, #16]
 800eb48:	310c      	adds	r1, #12
 800eb4a:	3202      	adds	r2, #2
 800eb4c:	0092      	lsls	r2, r2, #2
 800eb4e:	300c      	adds	r0, #12
 800eb50:	f000 fda0 	bl	800f694 <memcpy>
 800eb54:	0021      	movs	r1, r4
 800eb56:	9801      	ldr	r0, [sp, #4]
 800eb58:	f7ff ffa6 	bl	800eaa8 <_Bfree>
 800eb5c:	003c      	movs	r4, r7
 800eb5e:	1d2b      	adds	r3, r5, #4
 800eb60:	009b      	lsls	r3, r3, #2
 800eb62:	18e3      	adds	r3, r4, r3
 800eb64:	3501      	adds	r5, #1
 800eb66:	605e      	str	r6, [r3, #4]
 800eb68:	6125      	str	r5, [r4, #16]
 800eb6a:	0020      	movs	r0, r4
 800eb6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eb6e:	46c0      	nop			@ (mov r8, r8)
 800eb70:	0801b4c8 	.word	0x0801b4c8
 800eb74:	0801b4d9 	.word	0x0801b4d9

0800eb78 <__hi0bits>:
 800eb78:	2280      	movs	r2, #128	@ 0x80
 800eb7a:	0003      	movs	r3, r0
 800eb7c:	0252      	lsls	r2, r2, #9
 800eb7e:	2000      	movs	r0, #0
 800eb80:	4293      	cmp	r3, r2
 800eb82:	d201      	bcs.n	800eb88 <__hi0bits+0x10>
 800eb84:	041b      	lsls	r3, r3, #16
 800eb86:	3010      	adds	r0, #16
 800eb88:	2280      	movs	r2, #128	@ 0x80
 800eb8a:	0452      	lsls	r2, r2, #17
 800eb8c:	4293      	cmp	r3, r2
 800eb8e:	d201      	bcs.n	800eb94 <__hi0bits+0x1c>
 800eb90:	3008      	adds	r0, #8
 800eb92:	021b      	lsls	r3, r3, #8
 800eb94:	2280      	movs	r2, #128	@ 0x80
 800eb96:	0552      	lsls	r2, r2, #21
 800eb98:	4293      	cmp	r3, r2
 800eb9a:	d201      	bcs.n	800eba0 <__hi0bits+0x28>
 800eb9c:	3004      	adds	r0, #4
 800eb9e:	011b      	lsls	r3, r3, #4
 800eba0:	2280      	movs	r2, #128	@ 0x80
 800eba2:	05d2      	lsls	r2, r2, #23
 800eba4:	4293      	cmp	r3, r2
 800eba6:	d201      	bcs.n	800ebac <__hi0bits+0x34>
 800eba8:	3002      	adds	r0, #2
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	db03      	blt.n	800ebb8 <__hi0bits+0x40>
 800ebb0:	3001      	adds	r0, #1
 800ebb2:	4213      	tst	r3, r2
 800ebb4:	d100      	bne.n	800ebb8 <__hi0bits+0x40>
 800ebb6:	2020      	movs	r0, #32
 800ebb8:	4770      	bx	lr

0800ebba <__lo0bits>:
 800ebba:	6803      	ldr	r3, [r0, #0]
 800ebbc:	0001      	movs	r1, r0
 800ebbe:	2207      	movs	r2, #7
 800ebc0:	0018      	movs	r0, r3
 800ebc2:	4010      	ands	r0, r2
 800ebc4:	4213      	tst	r3, r2
 800ebc6:	d00d      	beq.n	800ebe4 <__lo0bits+0x2a>
 800ebc8:	3a06      	subs	r2, #6
 800ebca:	2000      	movs	r0, #0
 800ebcc:	4213      	tst	r3, r2
 800ebce:	d105      	bne.n	800ebdc <__lo0bits+0x22>
 800ebd0:	3002      	adds	r0, #2
 800ebd2:	4203      	tst	r3, r0
 800ebd4:	d003      	beq.n	800ebde <__lo0bits+0x24>
 800ebd6:	40d3      	lsrs	r3, r2
 800ebd8:	0010      	movs	r0, r2
 800ebda:	600b      	str	r3, [r1, #0]
 800ebdc:	4770      	bx	lr
 800ebde:	089b      	lsrs	r3, r3, #2
 800ebe0:	600b      	str	r3, [r1, #0]
 800ebe2:	e7fb      	b.n	800ebdc <__lo0bits+0x22>
 800ebe4:	b29a      	uxth	r2, r3
 800ebe6:	2a00      	cmp	r2, #0
 800ebe8:	d101      	bne.n	800ebee <__lo0bits+0x34>
 800ebea:	2010      	movs	r0, #16
 800ebec:	0c1b      	lsrs	r3, r3, #16
 800ebee:	b2da      	uxtb	r2, r3
 800ebf0:	2a00      	cmp	r2, #0
 800ebf2:	d101      	bne.n	800ebf8 <__lo0bits+0x3e>
 800ebf4:	3008      	adds	r0, #8
 800ebf6:	0a1b      	lsrs	r3, r3, #8
 800ebf8:	071a      	lsls	r2, r3, #28
 800ebfa:	d101      	bne.n	800ec00 <__lo0bits+0x46>
 800ebfc:	3004      	adds	r0, #4
 800ebfe:	091b      	lsrs	r3, r3, #4
 800ec00:	079a      	lsls	r2, r3, #30
 800ec02:	d101      	bne.n	800ec08 <__lo0bits+0x4e>
 800ec04:	3002      	adds	r0, #2
 800ec06:	089b      	lsrs	r3, r3, #2
 800ec08:	07da      	lsls	r2, r3, #31
 800ec0a:	d4e9      	bmi.n	800ebe0 <__lo0bits+0x26>
 800ec0c:	3001      	adds	r0, #1
 800ec0e:	085b      	lsrs	r3, r3, #1
 800ec10:	d1e6      	bne.n	800ebe0 <__lo0bits+0x26>
 800ec12:	2020      	movs	r0, #32
 800ec14:	e7e2      	b.n	800ebdc <__lo0bits+0x22>
	...

0800ec18 <__i2b>:
 800ec18:	b510      	push	{r4, lr}
 800ec1a:	000c      	movs	r4, r1
 800ec1c:	2101      	movs	r1, #1
 800ec1e:	f7ff feff 	bl	800ea20 <_Balloc>
 800ec22:	2800      	cmp	r0, #0
 800ec24:	d107      	bne.n	800ec36 <__i2b+0x1e>
 800ec26:	2146      	movs	r1, #70	@ 0x46
 800ec28:	4c05      	ldr	r4, [pc, #20]	@ (800ec40 <__i2b+0x28>)
 800ec2a:	0002      	movs	r2, r0
 800ec2c:	4b05      	ldr	r3, [pc, #20]	@ (800ec44 <__i2b+0x2c>)
 800ec2e:	0020      	movs	r0, r4
 800ec30:	31ff      	adds	r1, #255	@ 0xff
 800ec32:	f000 fd39 	bl	800f6a8 <__assert_func>
 800ec36:	2301      	movs	r3, #1
 800ec38:	6144      	str	r4, [r0, #20]
 800ec3a:	6103      	str	r3, [r0, #16]
 800ec3c:	bd10      	pop	{r4, pc}
 800ec3e:	46c0      	nop			@ (mov r8, r8)
 800ec40:	0801b4d9 	.word	0x0801b4d9
 800ec44:	0801b4c8 	.word	0x0801b4c8

0800ec48 <__multiply>:
 800ec48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec4a:	0014      	movs	r4, r2
 800ec4c:	690a      	ldr	r2, [r1, #16]
 800ec4e:	6923      	ldr	r3, [r4, #16]
 800ec50:	000d      	movs	r5, r1
 800ec52:	b08b      	sub	sp, #44	@ 0x2c
 800ec54:	429a      	cmp	r2, r3
 800ec56:	db02      	blt.n	800ec5e <__multiply+0x16>
 800ec58:	0023      	movs	r3, r4
 800ec5a:	000c      	movs	r4, r1
 800ec5c:	001d      	movs	r5, r3
 800ec5e:	6927      	ldr	r7, [r4, #16]
 800ec60:	692e      	ldr	r6, [r5, #16]
 800ec62:	6861      	ldr	r1, [r4, #4]
 800ec64:	19bb      	adds	r3, r7, r6
 800ec66:	9303      	str	r3, [sp, #12]
 800ec68:	68a3      	ldr	r3, [r4, #8]
 800ec6a:	19ba      	adds	r2, r7, r6
 800ec6c:	4293      	cmp	r3, r2
 800ec6e:	da00      	bge.n	800ec72 <__multiply+0x2a>
 800ec70:	3101      	adds	r1, #1
 800ec72:	f7ff fed5 	bl	800ea20 <_Balloc>
 800ec76:	9002      	str	r0, [sp, #8]
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	d106      	bne.n	800ec8a <__multiply+0x42>
 800ec7c:	21b1      	movs	r1, #177	@ 0xb1
 800ec7e:	4b49      	ldr	r3, [pc, #292]	@ (800eda4 <__multiply+0x15c>)
 800ec80:	4849      	ldr	r0, [pc, #292]	@ (800eda8 <__multiply+0x160>)
 800ec82:	9a02      	ldr	r2, [sp, #8]
 800ec84:	0049      	lsls	r1, r1, #1
 800ec86:	f000 fd0f 	bl	800f6a8 <__assert_func>
 800ec8a:	9b02      	ldr	r3, [sp, #8]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	3314      	adds	r3, #20
 800ec90:	469c      	mov	ip, r3
 800ec92:	19bb      	adds	r3, r7, r6
 800ec94:	009b      	lsls	r3, r3, #2
 800ec96:	4463      	add	r3, ip
 800ec98:	9304      	str	r3, [sp, #16]
 800ec9a:	4663      	mov	r3, ip
 800ec9c:	9904      	ldr	r1, [sp, #16]
 800ec9e:	428b      	cmp	r3, r1
 800eca0:	d32a      	bcc.n	800ecf8 <__multiply+0xb0>
 800eca2:	0023      	movs	r3, r4
 800eca4:	00bf      	lsls	r7, r7, #2
 800eca6:	3314      	adds	r3, #20
 800eca8:	3514      	adds	r5, #20
 800ecaa:	9308      	str	r3, [sp, #32]
 800ecac:	00b6      	lsls	r6, r6, #2
 800ecae:	19db      	adds	r3, r3, r7
 800ecb0:	9305      	str	r3, [sp, #20]
 800ecb2:	19ab      	adds	r3, r5, r6
 800ecb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecb6:	2304      	movs	r3, #4
 800ecb8:	9306      	str	r3, [sp, #24]
 800ecba:	0023      	movs	r3, r4
 800ecbc:	9a05      	ldr	r2, [sp, #20]
 800ecbe:	3315      	adds	r3, #21
 800ecc0:	9501      	str	r5, [sp, #4]
 800ecc2:	429a      	cmp	r2, r3
 800ecc4:	d305      	bcc.n	800ecd2 <__multiply+0x8a>
 800ecc6:	1b13      	subs	r3, r2, r4
 800ecc8:	3b15      	subs	r3, #21
 800ecca:	089b      	lsrs	r3, r3, #2
 800eccc:	3301      	adds	r3, #1
 800ecce:	009b      	lsls	r3, r3, #2
 800ecd0:	9306      	str	r3, [sp, #24]
 800ecd2:	9b01      	ldr	r3, [sp, #4]
 800ecd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d310      	bcc.n	800ecfc <__multiply+0xb4>
 800ecda:	9b03      	ldr	r3, [sp, #12]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	dd05      	ble.n	800ecec <__multiply+0xa4>
 800ece0:	9b04      	ldr	r3, [sp, #16]
 800ece2:	3b04      	subs	r3, #4
 800ece4:	9304      	str	r3, [sp, #16]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d056      	beq.n	800ed9a <__multiply+0x152>
 800ecec:	9b02      	ldr	r3, [sp, #8]
 800ecee:	9a03      	ldr	r2, [sp, #12]
 800ecf0:	0018      	movs	r0, r3
 800ecf2:	611a      	str	r2, [r3, #16]
 800ecf4:	b00b      	add	sp, #44	@ 0x2c
 800ecf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecf8:	c304      	stmia	r3!, {r2}
 800ecfa:	e7cf      	b.n	800ec9c <__multiply+0x54>
 800ecfc:	9b01      	ldr	r3, [sp, #4]
 800ecfe:	6818      	ldr	r0, [r3, #0]
 800ed00:	b280      	uxth	r0, r0
 800ed02:	2800      	cmp	r0, #0
 800ed04:	d01e      	beq.n	800ed44 <__multiply+0xfc>
 800ed06:	4667      	mov	r7, ip
 800ed08:	2500      	movs	r5, #0
 800ed0a:	9e08      	ldr	r6, [sp, #32]
 800ed0c:	ce02      	ldmia	r6!, {r1}
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	9307      	str	r3, [sp, #28]
 800ed12:	b28b      	uxth	r3, r1
 800ed14:	4343      	muls	r3, r0
 800ed16:	001a      	movs	r2, r3
 800ed18:	466b      	mov	r3, sp
 800ed1a:	0c09      	lsrs	r1, r1, #16
 800ed1c:	8b9b      	ldrh	r3, [r3, #28]
 800ed1e:	4341      	muls	r1, r0
 800ed20:	18d3      	adds	r3, r2, r3
 800ed22:	9a07      	ldr	r2, [sp, #28]
 800ed24:	195b      	adds	r3, r3, r5
 800ed26:	0c12      	lsrs	r2, r2, #16
 800ed28:	1889      	adds	r1, r1, r2
 800ed2a:	0c1a      	lsrs	r2, r3, #16
 800ed2c:	188a      	adds	r2, r1, r2
 800ed2e:	b29b      	uxth	r3, r3
 800ed30:	0c15      	lsrs	r5, r2, #16
 800ed32:	0412      	lsls	r2, r2, #16
 800ed34:	431a      	orrs	r2, r3
 800ed36:	9b05      	ldr	r3, [sp, #20]
 800ed38:	c704      	stmia	r7!, {r2}
 800ed3a:	42b3      	cmp	r3, r6
 800ed3c:	d8e6      	bhi.n	800ed0c <__multiply+0xc4>
 800ed3e:	4663      	mov	r3, ip
 800ed40:	9a06      	ldr	r2, [sp, #24]
 800ed42:	509d      	str	r5, [r3, r2]
 800ed44:	9b01      	ldr	r3, [sp, #4]
 800ed46:	6818      	ldr	r0, [r3, #0]
 800ed48:	0c00      	lsrs	r0, r0, #16
 800ed4a:	d020      	beq.n	800ed8e <__multiply+0x146>
 800ed4c:	4663      	mov	r3, ip
 800ed4e:	0025      	movs	r5, r4
 800ed50:	4661      	mov	r1, ip
 800ed52:	2700      	movs	r7, #0
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	3514      	adds	r5, #20
 800ed58:	682a      	ldr	r2, [r5, #0]
 800ed5a:	680e      	ldr	r6, [r1, #0]
 800ed5c:	b292      	uxth	r2, r2
 800ed5e:	4342      	muls	r2, r0
 800ed60:	0c36      	lsrs	r6, r6, #16
 800ed62:	1992      	adds	r2, r2, r6
 800ed64:	19d2      	adds	r2, r2, r7
 800ed66:	0416      	lsls	r6, r2, #16
 800ed68:	b29b      	uxth	r3, r3
 800ed6a:	431e      	orrs	r6, r3
 800ed6c:	600e      	str	r6, [r1, #0]
 800ed6e:	cd40      	ldmia	r5!, {r6}
 800ed70:	684b      	ldr	r3, [r1, #4]
 800ed72:	0c36      	lsrs	r6, r6, #16
 800ed74:	4346      	muls	r6, r0
 800ed76:	b29b      	uxth	r3, r3
 800ed78:	0c12      	lsrs	r2, r2, #16
 800ed7a:	18f3      	adds	r3, r6, r3
 800ed7c:	189b      	adds	r3, r3, r2
 800ed7e:	9a05      	ldr	r2, [sp, #20]
 800ed80:	0c1f      	lsrs	r7, r3, #16
 800ed82:	3104      	adds	r1, #4
 800ed84:	42aa      	cmp	r2, r5
 800ed86:	d8e7      	bhi.n	800ed58 <__multiply+0x110>
 800ed88:	4662      	mov	r2, ip
 800ed8a:	9906      	ldr	r1, [sp, #24]
 800ed8c:	5053      	str	r3, [r2, r1]
 800ed8e:	9b01      	ldr	r3, [sp, #4]
 800ed90:	3304      	adds	r3, #4
 800ed92:	9301      	str	r3, [sp, #4]
 800ed94:	2304      	movs	r3, #4
 800ed96:	449c      	add	ip, r3
 800ed98:	e79b      	b.n	800ecd2 <__multiply+0x8a>
 800ed9a:	9b03      	ldr	r3, [sp, #12]
 800ed9c:	3b01      	subs	r3, #1
 800ed9e:	9303      	str	r3, [sp, #12]
 800eda0:	e79b      	b.n	800ecda <__multiply+0x92>
 800eda2:	46c0      	nop			@ (mov r8, r8)
 800eda4:	0801b4c8 	.word	0x0801b4c8
 800eda8:	0801b4d9 	.word	0x0801b4d9

0800edac <__pow5mult>:
 800edac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edae:	2303      	movs	r3, #3
 800edb0:	0015      	movs	r5, r2
 800edb2:	0007      	movs	r7, r0
 800edb4:	000e      	movs	r6, r1
 800edb6:	401a      	ands	r2, r3
 800edb8:	421d      	tst	r5, r3
 800edba:	d008      	beq.n	800edce <__pow5mult+0x22>
 800edbc:	4925      	ldr	r1, [pc, #148]	@ (800ee54 <__pow5mult+0xa8>)
 800edbe:	3a01      	subs	r2, #1
 800edc0:	0092      	lsls	r2, r2, #2
 800edc2:	5852      	ldr	r2, [r2, r1]
 800edc4:	2300      	movs	r3, #0
 800edc6:	0031      	movs	r1, r6
 800edc8:	f7ff fe92 	bl	800eaf0 <__multadd>
 800edcc:	0006      	movs	r6, r0
 800edce:	10ad      	asrs	r5, r5, #2
 800edd0:	d03d      	beq.n	800ee4e <__pow5mult+0xa2>
 800edd2:	69fc      	ldr	r4, [r7, #28]
 800edd4:	2c00      	cmp	r4, #0
 800edd6:	d10f      	bne.n	800edf8 <__pow5mult+0x4c>
 800edd8:	2010      	movs	r0, #16
 800edda:	f7fe f85d 	bl	800ce98 <malloc>
 800edde:	1e02      	subs	r2, r0, #0
 800ede0:	61f8      	str	r0, [r7, #28]
 800ede2:	d105      	bne.n	800edf0 <__pow5mult+0x44>
 800ede4:	21b4      	movs	r1, #180	@ 0xb4
 800ede6:	4b1c      	ldr	r3, [pc, #112]	@ (800ee58 <__pow5mult+0xac>)
 800ede8:	481c      	ldr	r0, [pc, #112]	@ (800ee5c <__pow5mult+0xb0>)
 800edea:	31ff      	adds	r1, #255	@ 0xff
 800edec:	f000 fc5c 	bl	800f6a8 <__assert_func>
 800edf0:	6044      	str	r4, [r0, #4]
 800edf2:	6084      	str	r4, [r0, #8]
 800edf4:	6004      	str	r4, [r0, #0]
 800edf6:	60c4      	str	r4, [r0, #12]
 800edf8:	69fb      	ldr	r3, [r7, #28]
 800edfa:	689c      	ldr	r4, [r3, #8]
 800edfc:	9301      	str	r3, [sp, #4]
 800edfe:	2c00      	cmp	r4, #0
 800ee00:	d108      	bne.n	800ee14 <__pow5mult+0x68>
 800ee02:	0038      	movs	r0, r7
 800ee04:	4916      	ldr	r1, [pc, #88]	@ (800ee60 <__pow5mult+0xb4>)
 800ee06:	f7ff ff07 	bl	800ec18 <__i2b>
 800ee0a:	9b01      	ldr	r3, [sp, #4]
 800ee0c:	0004      	movs	r4, r0
 800ee0e:	6098      	str	r0, [r3, #8]
 800ee10:	2300      	movs	r3, #0
 800ee12:	6003      	str	r3, [r0, #0]
 800ee14:	2301      	movs	r3, #1
 800ee16:	421d      	tst	r5, r3
 800ee18:	d00a      	beq.n	800ee30 <__pow5mult+0x84>
 800ee1a:	0031      	movs	r1, r6
 800ee1c:	0022      	movs	r2, r4
 800ee1e:	0038      	movs	r0, r7
 800ee20:	f7ff ff12 	bl	800ec48 <__multiply>
 800ee24:	0031      	movs	r1, r6
 800ee26:	9001      	str	r0, [sp, #4]
 800ee28:	0038      	movs	r0, r7
 800ee2a:	f7ff fe3d 	bl	800eaa8 <_Bfree>
 800ee2e:	9e01      	ldr	r6, [sp, #4]
 800ee30:	106d      	asrs	r5, r5, #1
 800ee32:	d00c      	beq.n	800ee4e <__pow5mult+0xa2>
 800ee34:	6820      	ldr	r0, [r4, #0]
 800ee36:	2800      	cmp	r0, #0
 800ee38:	d107      	bne.n	800ee4a <__pow5mult+0x9e>
 800ee3a:	0022      	movs	r2, r4
 800ee3c:	0021      	movs	r1, r4
 800ee3e:	0038      	movs	r0, r7
 800ee40:	f7ff ff02 	bl	800ec48 <__multiply>
 800ee44:	2300      	movs	r3, #0
 800ee46:	6020      	str	r0, [r4, #0]
 800ee48:	6003      	str	r3, [r0, #0]
 800ee4a:	0004      	movs	r4, r0
 800ee4c:	e7e2      	b.n	800ee14 <__pow5mult+0x68>
 800ee4e:	0030      	movs	r0, r6
 800ee50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee52:	46c0      	nop			@ (mov r8, r8)
 800ee54:	0801b534 	.word	0x0801b534
 800ee58:	0801b459 	.word	0x0801b459
 800ee5c:	0801b4d9 	.word	0x0801b4d9
 800ee60:	00000271 	.word	0x00000271

0800ee64 <__lshift>:
 800ee64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee66:	000c      	movs	r4, r1
 800ee68:	0016      	movs	r6, r2
 800ee6a:	6923      	ldr	r3, [r4, #16]
 800ee6c:	1157      	asrs	r7, r2, #5
 800ee6e:	b085      	sub	sp, #20
 800ee70:	18fb      	adds	r3, r7, r3
 800ee72:	9301      	str	r3, [sp, #4]
 800ee74:	3301      	adds	r3, #1
 800ee76:	9300      	str	r3, [sp, #0]
 800ee78:	6849      	ldr	r1, [r1, #4]
 800ee7a:	68a3      	ldr	r3, [r4, #8]
 800ee7c:	9002      	str	r0, [sp, #8]
 800ee7e:	9a00      	ldr	r2, [sp, #0]
 800ee80:	4293      	cmp	r3, r2
 800ee82:	db10      	blt.n	800eea6 <__lshift+0x42>
 800ee84:	9802      	ldr	r0, [sp, #8]
 800ee86:	f7ff fdcb 	bl	800ea20 <_Balloc>
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	0001      	movs	r1, r0
 800ee8e:	0005      	movs	r5, r0
 800ee90:	001a      	movs	r2, r3
 800ee92:	3114      	adds	r1, #20
 800ee94:	4298      	cmp	r0, r3
 800ee96:	d10c      	bne.n	800eeb2 <__lshift+0x4e>
 800ee98:	21ef      	movs	r1, #239	@ 0xef
 800ee9a:	002a      	movs	r2, r5
 800ee9c:	4b25      	ldr	r3, [pc, #148]	@ (800ef34 <__lshift+0xd0>)
 800ee9e:	4826      	ldr	r0, [pc, #152]	@ (800ef38 <__lshift+0xd4>)
 800eea0:	0049      	lsls	r1, r1, #1
 800eea2:	f000 fc01 	bl	800f6a8 <__assert_func>
 800eea6:	3101      	adds	r1, #1
 800eea8:	005b      	lsls	r3, r3, #1
 800eeaa:	e7e8      	b.n	800ee7e <__lshift+0x1a>
 800eeac:	0098      	lsls	r0, r3, #2
 800eeae:	500a      	str	r2, [r1, r0]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	42bb      	cmp	r3, r7
 800eeb4:	dbfa      	blt.n	800eeac <__lshift+0x48>
 800eeb6:	43fb      	mvns	r3, r7
 800eeb8:	17db      	asrs	r3, r3, #31
 800eeba:	401f      	ands	r7, r3
 800eebc:	00bf      	lsls	r7, r7, #2
 800eebe:	0023      	movs	r3, r4
 800eec0:	201f      	movs	r0, #31
 800eec2:	19c9      	adds	r1, r1, r7
 800eec4:	0037      	movs	r7, r6
 800eec6:	6922      	ldr	r2, [r4, #16]
 800eec8:	3314      	adds	r3, #20
 800eeca:	0092      	lsls	r2, r2, #2
 800eecc:	189a      	adds	r2, r3, r2
 800eece:	4007      	ands	r7, r0
 800eed0:	4206      	tst	r6, r0
 800eed2:	d029      	beq.n	800ef28 <__lshift+0xc4>
 800eed4:	3001      	adds	r0, #1
 800eed6:	1bc0      	subs	r0, r0, r7
 800eed8:	9003      	str	r0, [sp, #12]
 800eeda:	468c      	mov	ip, r1
 800eedc:	2000      	movs	r0, #0
 800eede:	681e      	ldr	r6, [r3, #0]
 800eee0:	40be      	lsls	r6, r7
 800eee2:	4306      	orrs	r6, r0
 800eee4:	4660      	mov	r0, ip
 800eee6:	c040      	stmia	r0!, {r6}
 800eee8:	4684      	mov	ip, r0
 800eeea:	9e03      	ldr	r6, [sp, #12]
 800eeec:	cb01      	ldmia	r3!, {r0}
 800eeee:	40f0      	lsrs	r0, r6
 800eef0:	429a      	cmp	r2, r3
 800eef2:	d8f4      	bhi.n	800eede <__lshift+0x7a>
 800eef4:	0026      	movs	r6, r4
 800eef6:	3615      	adds	r6, #21
 800eef8:	2304      	movs	r3, #4
 800eefa:	42b2      	cmp	r2, r6
 800eefc:	d304      	bcc.n	800ef08 <__lshift+0xa4>
 800eefe:	1b13      	subs	r3, r2, r4
 800ef00:	3b15      	subs	r3, #21
 800ef02:	089b      	lsrs	r3, r3, #2
 800ef04:	3301      	adds	r3, #1
 800ef06:	009b      	lsls	r3, r3, #2
 800ef08:	50c8      	str	r0, [r1, r3]
 800ef0a:	2800      	cmp	r0, #0
 800ef0c:	d002      	beq.n	800ef14 <__lshift+0xb0>
 800ef0e:	9b01      	ldr	r3, [sp, #4]
 800ef10:	3302      	adds	r3, #2
 800ef12:	9300      	str	r3, [sp, #0]
 800ef14:	9b00      	ldr	r3, [sp, #0]
 800ef16:	9802      	ldr	r0, [sp, #8]
 800ef18:	3b01      	subs	r3, #1
 800ef1a:	0021      	movs	r1, r4
 800ef1c:	612b      	str	r3, [r5, #16]
 800ef1e:	f7ff fdc3 	bl	800eaa8 <_Bfree>
 800ef22:	0028      	movs	r0, r5
 800ef24:	b005      	add	sp, #20
 800ef26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef28:	cb01      	ldmia	r3!, {r0}
 800ef2a:	c101      	stmia	r1!, {r0}
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	d8fb      	bhi.n	800ef28 <__lshift+0xc4>
 800ef30:	e7f0      	b.n	800ef14 <__lshift+0xb0>
 800ef32:	46c0      	nop			@ (mov r8, r8)
 800ef34:	0801b4c8 	.word	0x0801b4c8
 800ef38:	0801b4d9 	.word	0x0801b4d9

0800ef3c <__mcmp>:
 800ef3c:	b530      	push	{r4, r5, lr}
 800ef3e:	690b      	ldr	r3, [r1, #16]
 800ef40:	6904      	ldr	r4, [r0, #16]
 800ef42:	0002      	movs	r2, r0
 800ef44:	1ae0      	subs	r0, r4, r3
 800ef46:	429c      	cmp	r4, r3
 800ef48:	d10f      	bne.n	800ef6a <__mcmp+0x2e>
 800ef4a:	3214      	adds	r2, #20
 800ef4c:	009b      	lsls	r3, r3, #2
 800ef4e:	3114      	adds	r1, #20
 800ef50:	0014      	movs	r4, r2
 800ef52:	18c9      	adds	r1, r1, r3
 800ef54:	18d2      	adds	r2, r2, r3
 800ef56:	3a04      	subs	r2, #4
 800ef58:	3904      	subs	r1, #4
 800ef5a:	6815      	ldr	r5, [r2, #0]
 800ef5c:	680b      	ldr	r3, [r1, #0]
 800ef5e:	429d      	cmp	r5, r3
 800ef60:	d004      	beq.n	800ef6c <__mcmp+0x30>
 800ef62:	2001      	movs	r0, #1
 800ef64:	429d      	cmp	r5, r3
 800ef66:	d200      	bcs.n	800ef6a <__mcmp+0x2e>
 800ef68:	3802      	subs	r0, #2
 800ef6a:	bd30      	pop	{r4, r5, pc}
 800ef6c:	4294      	cmp	r4, r2
 800ef6e:	d3f2      	bcc.n	800ef56 <__mcmp+0x1a>
 800ef70:	e7fb      	b.n	800ef6a <__mcmp+0x2e>
	...

0800ef74 <__mdiff>:
 800ef74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef76:	000c      	movs	r4, r1
 800ef78:	b087      	sub	sp, #28
 800ef7a:	9000      	str	r0, [sp, #0]
 800ef7c:	0011      	movs	r1, r2
 800ef7e:	0020      	movs	r0, r4
 800ef80:	0017      	movs	r7, r2
 800ef82:	f7ff ffdb 	bl	800ef3c <__mcmp>
 800ef86:	1e05      	subs	r5, r0, #0
 800ef88:	d110      	bne.n	800efac <__mdiff+0x38>
 800ef8a:	0001      	movs	r1, r0
 800ef8c:	9800      	ldr	r0, [sp, #0]
 800ef8e:	f7ff fd47 	bl	800ea20 <_Balloc>
 800ef92:	1e02      	subs	r2, r0, #0
 800ef94:	d104      	bne.n	800efa0 <__mdiff+0x2c>
 800ef96:	4b40      	ldr	r3, [pc, #256]	@ (800f098 <__mdiff+0x124>)
 800ef98:	4840      	ldr	r0, [pc, #256]	@ (800f09c <__mdiff+0x128>)
 800ef9a:	4941      	ldr	r1, [pc, #260]	@ (800f0a0 <__mdiff+0x12c>)
 800ef9c:	f000 fb84 	bl	800f6a8 <__assert_func>
 800efa0:	2301      	movs	r3, #1
 800efa2:	6145      	str	r5, [r0, #20]
 800efa4:	6103      	str	r3, [r0, #16]
 800efa6:	0010      	movs	r0, r2
 800efa8:	b007      	add	sp, #28
 800efaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efac:	2600      	movs	r6, #0
 800efae:	42b0      	cmp	r0, r6
 800efb0:	da03      	bge.n	800efba <__mdiff+0x46>
 800efb2:	0023      	movs	r3, r4
 800efb4:	003c      	movs	r4, r7
 800efb6:	001f      	movs	r7, r3
 800efb8:	3601      	adds	r6, #1
 800efba:	6861      	ldr	r1, [r4, #4]
 800efbc:	9800      	ldr	r0, [sp, #0]
 800efbe:	f7ff fd2f 	bl	800ea20 <_Balloc>
 800efc2:	1e02      	subs	r2, r0, #0
 800efc4:	d103      	bne.n	800efce <__mdiff+0x5a>
 800efc6:	4b34      	ldr	r3, [pc, #208]	@ (800f098 <__mdiff+0x124>)
 800efc8:	4834      	ldr	r0, [pc, #208]	@ (800f09c <__mdiff+0x128>)
 800efca:	4936      	ldr	r1, [pc, #216]	@ (800f0a4 <__mdiff+0x130>)
 800efcc:	e7e6      	b.n	800ef9c <__mdiff+0x28>
 800efce:	6923      	ldr	r3, [r4, #16]
 800efd0:	3414      	adds	r4, #20
 800efd2:	9300      	str	r3, [sp, #0]
 800efd4:	009b      	lsls	r3, r3, #2
 800efd6:	18e3      	adds	r3, r4, r3
 800efd8:	0021      	movs	r1, r4
 800efda:	9401      	str	r4, [sp, #4]
 800efdc:	003c      	movs	r4, r7
 800efde:	9302      	str	r3, [sp, #8]
 800efe0:	693b      	ldr	r3, [r7, #16]
 800efe2:	3414      	adds	r4, #20
 800efe4:	009b      	lsls	r3, r3, #2
 800efe6:	18e3      	adds	r3, r4, r3
 800efe8:	9303      	str	r3, [sp, #12]
 800efea:	0003      	movs	r3, r0
 800efec:	60c6      	str	r6, [r0, #12]
 800efee:	468c      	mov	ip, r1
 800eff0:	2000      	movs	r0, #0
 800eff2:	3314      	adds	r3, #20
 800eff4:	9304      	str	r3, [sp, #16]
 800eff6:	9305      	str	r3, [sp, #20]
 800eff8:	4663      	mov	r3, ip
 800effa:	cb20      	ldmia	r3!, {r5}
 800effc:	b2a9      	uxth	r1, r5
 800effe:	000e      	movs	r6, r1
 800f000:	469c      	mov	ip, r3
 800f002:	cc08      	ldmia	r4!, {r3}
 800f004:	0c2d      	lsrs	r5, r5, #16
 800f006:	b299      	uxth	r1, r3
 800f008:	1a71      	subs	r1, r6, r1
 800f00a:	1809      	adds	r1, r1, r0
 800f00c:	0c1b      	lsrs	r3, r3, #16
 800f00e:	1408      	asrs	r0, r1, #16
 800f010:	1aeb      	subs	r3, r5, r3
 800f012:	181b      	adds	r3, r3, r0
 800f014:	1418      	asrs	r0, r3, #16
 800f016:	b289      	uxth	r1, r1
 800f018:	041b      	lsls	r3, r3, #16
 800f01a:	4319      	orrs	r1, r3
 800f01c:	9b05      	ldr	r3, [sp, #20]
 800f01e:	c302      	stmia	r3!, {r1}
 800f020:	9305      	str	r3, [sp, #20]
 800f022:	9b03      	ldr	r3, [sp, #12]
 800f024:	42a3      	cmp	r3, r4
 800f026:	d8e7      	bhi.n	800eff8 <__mdiff+0x84>
 800f028:	0039      	movs	r1, r7
 800f02a:	9c03      	ldr	r4, [sp, #12]
 800f02c:	3115      	adds	r1, #21
 800f02e:	2304      	movs	r3, #4
 800f030:	428c      	cmp	r4, r1
 800f032:	d304      	bcc.n	800f03e <__mdiff+0xca>
 800f034:	1be3      	subs	r3, r4, r7
 800f036:	3b15      	subs	r3, #21
 800f038:	089b      	lsrs	r3, r3, #2
 800f03a:	3301      	adds	r3, #1
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	9901      	ldr	r1, [sp, #4]
 800f040:	18cd      	adds	r5, r1, r3
 800f042:	9904      	ldr	r1, [sp, #16]
 800f044:	002e      	movs	r6, r5
 800f046:	18cb      	adds	r3, r1, r3
 800f048:	001f      	movs	r7, r3
 800f04a:	9902      	ldr	r1, [sp, #8]
 800f04c:	428e      	cmp	r6, r1
 800f04e:	d311      	bcc.n	800f074 <__mdiff+0x100>
 800f050:	9c02      	ldr	r4, [sp, #8]
 800f052:	1ee9      	subs	r1, r5, #3
 800f054:	2000      	movs	r0, #0
 800f056:	428c      	cmp	r4, r1
 800f058:	d304      	bcc.n	800f064 <__mdiff+0xf0>
 800f05a:	0021      	movs	r1, r4
 800f05c:	3103      	adds	r1, #3
 800f05e:	1b49      	subs	r1, r1, r5
 800f060:	0889      	lsrs	r1, r1, #2
 800f062:	0088      	lsls	r0, r1, #2
 800f064:	181b      	adds	r3, r3, r0
 800f066:	3b04      	subs	r3, #4
 800f068:	6819      	ldr	r1, [r3, #0]
 800f06a:	2900      	cmp	r1, #0
 800f06c:	d010      	beq.n	800f090 <__mdiff+0x11c>
 800f06e:	9b00      	ldr	r3, [sp, #0]
 800f070:	6113      	str	r3, [r2, #16]
 800f072:	e798      	b.n	800efa6 <__mdiff+0x32>
 800f074:	4684      	mov	ip, r0
 800f076:	ce02      	ldmia	r6!, {r1}
 800f078:	b288      	uxth	r0, r1
 800f07a:	4460      	add	r0, ip
 800f07c:	1400      	asrs	r0, r0, #16
 800f07e:	0c0c      	lsrs	r4, r1, #16
 800f080:	1904      	adds	r4, r0, r4
 800f082:	4461      	add	r1, ip
 800f084:	1420      	asrs	r0, r4, #16
 800f086:	b289      	uxth	r1, r1
 800f088:	0424      	lsls	r4, r4, #16
 800f08a:	4321      	orrs	r1, r4
 800f08c:	c702      	stmia	r7!, {r1}
 800f08e:	e7dc      	b.n	800f04a <__mdiff+0xd6>
 800f090:	9900      	ldr	r1, [sp, #0]
 800f092:	3901      	subs	r1, #1
 800f094:	9100      	str	r1, [sp, #0]
 800f096:	e7e6      	b.n	800f066 <__mdiff+0xf2>
 800f098:	0801b4c8 	.word	0x0801b4c8
 800f09c:	0801b4d9 	.word	0x0801b4d9
 800f0a0:	00000237 	.word	0x00000237
 800f0a4:	00000245 	.word	0x00000245

0800f0a8 <__d2b>:
 800f0a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0aa:	2101      	movs	r1, #1
 800f0ac:	0016      	movs	r6, r2
 800f0ae:	001f      	movs	r7, r3
 800f0b0:	f7ff fcb6 	bl	800ea20 <_Balloc>
 800f0b4:	1e04      	subs	r4, r0, #0
 800f0b6:	d105      	bne.n	800f0c4 <__d2b+0x1c>
 800f0b8:	0022      	movs	r2, r4
 800f0ba:	4b25      	ldr	r3, [pc, #148]	@ (800f150 <__d2b+0xa8>)
 800f0bc:	4825      	ldr	r0, [pc, #148]	@ (800f154 <__d2b+0xac>)
 800f0be:	4926      	ldr	r1, [pc, #152]	@ (800f158 <__d2b+0xb0>)
 800f0c0:	f000 faf2 	bl	800f6a8 <__assert_func>
 800f0c4:	033b      	lsls	r3, r7, #12
 800f0c6:	007d      	lsls	r5, r7, #1
 800f0c8:	0b1b      	lsrs	r3, r3, #12
 800f0ca:	0d6d      	lsrs	r5, r5, #21
 800f0cc:	d002      	beq.n	800f0d4 <__d2b+0x2c>
 800f0ce:	2280      	movs	r2, #128	@ 0x80
 800f0d0:	0352      	lsls	r2, r2, #13
 800f0d2:	4313      	orrs	r3, r2
 800f0d4:	9301      	str	r3, [sp, #4]
 800f0d6:	2e00      	cmp	r6, #0
 800f0d8:	d025      	beq.n	800f126 <__d2b+0x7e>
 800f0da:	4668      	mov	r0, sp
 800f0dc:	9600      	str	r6, [sp, #0]
 800f0de:	f7ff fd6c 	bl	800ebba <__lo0bits>
 800f0e2:	9b01      	ldr	r3, [sp, #4]
 800f0e4:	9900      	ldr	r1, [sp, #0]
 800f0e6:	2800      	cmp	r0, #0
 800f0e8:	d01b      	beq.n	800f122 <__d2b+0x7a>
 800f0ea:	2220      	movs	r2, #32
 800f0ec:	001e      	movs	r6, r3
 800f0ee:	1a12      	subs	r2, r2, r0
 800f0f0:	4096      	lsls	r6, r2
 800f0f2:	0032      	movs	r2, r6
 800f0f4:	40c3      	lsrs	r3, r0
 800f0f6:	430a      	orrs	r2, r1
 800f0f8:	6162      	str	r2, [r4, #20]
 800f0fa:	9301      	str	r3, [sp, #4]
 800f0fc:	9e01      	ldr	r6, [sp, #4]
 800f0fe:	61a6      	str	r6, [r4, #24]
 800f100:	1e73      	subs	r3, r6, #1
 800f102:	419e      	sbcs	r6, r3
 800f104:	3601      	adds	r6, #1
 800f106:	6126      	str	r6, [r4, #16]
 800f108:	2d00      	cmp	r5, #0
 800f10a:	d014      	beq.n	800f136 <__d2b+0x8e>
 800f10c:	2635      	movs	r6, #53	@ 0x35
 800f10e:	4b13      	ldr	r3, [pc, #76]	@ (800f15c <__d2b+0xb4>)
 800f110:	18ed      	adds	r5, r5, r3
 800f112:	9b08      	ldr	r3, [sp, #32]
 800f114:	182d      	adds	r5, r5, r0
 800f116:	601d      	str	r5, [r3, #0]
 800f118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f11a:	1a36      	subs	r6, r6, r0
 800f11c:	601e      	str	r6, [r3, #0]
 800f11e:	0020      	movs	r0, r4
 800f120:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f122:	6161      	str	r1, [r4, #20]
 800f124:	e7ea      	b.n	800f0fc <__d2b+0x54>
 800f126:	a801      	add	r0, sp, #4
 800f128:	f7ff fd47 	bl	800ebba <__lo0bits>
 800f12c:	9b01      	ldr	r3, [sp, #4]
 800f12e:	2601      	movs	r6, #1
 800f130:	6163      	str	r3, [r4, #20]
 800f132:	3020      	adds	r0, #32
 800f134:	e7e7      	b.n	800f106 <__d2b+0x5e>
 800f136:	4b0a      	ldr	r3, [pc, #40]	@ (800f160 <__d2b+0xb8>)
 800f138:	18c0      	adds	r0, r0, r3
 800f13a:	9b08      	ldr	r3, [sp, #32]
 800f13c:	6018      	str	r0, [r3, #0]
 800f13e:	4b09      	ldr	r3, [pc, #36]	@ (800f164 <__d2b+0xbc>)
 800f140:	18f3      	adds	r3, r6, r3
 800f142:	009b      	lsls	r3, r3, #2
 800f144:	18e3      	adds	r3, r4, r3
 800f146:	6958      	ldr	r0, [r3, #20]
 800f148:	f7ff fd16 	bl	800eb78 <__hi0bits>
 800f14c:	0176      	lsls	r6, r6, #5
 800f14e:	e7e3      	b.n	800f118 <__d2b+0x70>
 800f150:	0801b4c8 	.word	0x0801b4c8
 800f154:	0801b4d9 	.word	0x0801b4d9
 800f158:	0000030f 	.word	0x0000030f
 800f15c:	fffffbcd 	.word	0xfffffbcd
 800f160:	fffffbce 	.word	0xfffffbce
 800f164:	3fffffff 	.word	0x3fffffff

0800f168 <__sfputc_r>:
 800f168:	6893      	ldr	r3, [r2, #8]
 800f16a:	b510      	push	{r4, lr}
 800f16c:	3b01      	subs	r3, #1
 800f16e:	6093      	str	r3, [r2, #8]
 800f170:	2b00      	cmp	r3, #0
 800f172:	da04      	bge.n	800f17e <__sfputc_r+0x16>
 800f174:	6994      	ldr	r4, [r2, #24]
 800f176:	42a3      	cmp	r3, r4
 800f178:	db07      	blt.n	800f18a <__sfputc_r+0x22>
 800f17a:	290a      	cmp	r1, #10
 800f17c:	d005      	beq.n	800f18a <__sfputc_r+0x22>
 800f17e:	6813      	ldr	r3, [r2, #0]
 800f180:	1c58      	adds	r0, r3, #1
 800f182:	6010      	str	r0, [r2, #0]
 800f184:	7019      	strb	r1, [r3, #0]
 800f186:	0008      	movs	r0, r1
 800f188:	bd10      	pop	{r4, pc}
 800f18a:	f000 f9e2 	bl	800f552 <__swbuf_r>
 800f18e:	0001      	movs	r1, r0
 800f190:	e7f9      	b.n	800f186 <__sfputc_r+0x1e>

0800f192 <__sfputs_r>:
 800f192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f194:	0006      	movs	r6, r0
 800f196:	000f      	movs	r7, r1
 800f198:	0014      	movs	r4, r2
 800f19a:	18d5      	adds	r5, r2, r3
 800f19c:	42ac      	cmp	r4, r5
 800f19e:	d101      	bne.n	800f1a4 <__sfputs_r+0x12>
 800f1a0:	2000      	movs	r0, #0
 800f1a2:	e007      	b.n	800f1b4 <__sfputs_r+0x22>
 800f1a4:	7821      	ldrb	r1, [r4, #0]
 800f1a6:	003a      	movs	r2, r7
 800f1a8:	0030      	movs	r0, r6
 800f1aa:	f7ff ffdd 	bl	800f168 <__sfputc_r>
 800f1ae:	3401      	adds	r4, #1
 800f1b0:	1c43      	adds	r3, r0, #1
 800f1b2:	d1f3      	bne.n	800f19c <__sfputs_r+0xa>
 800f1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f1b8 <_vfiprintf_r>:
 800f1b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1ba:	b0a1      	sub	sp, #132	@ 0x84
 800f1bc:	000f      	movs	r7, r1
 800f1be:	0015      	movs	r5, r2
 800f1c0:	001e      	movs	r6, r3
 800f1c2:	9003      	str	r0, [sp, #12]
 800f1c4:	2800      	cmp	r0, #0
 800f1c6:	d004      	beq.n	800f1d2 <_vfiprintf_r+0x1a>
 800f1c8:	6a03      	ldr	r3, [r0, #32]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d101      	bne.n	800f1d2 <_vfiprintf_r+0x1a>
 800f1ce:	f7fe fc11 	bl	800d9f4 <__sinit>
 800f1d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f1d4:	07db      	lsls	r3, r3, #31
 800f1d6:	d405      	bmi.n	800f1e4 <_vfiprintf_r+0x2c>
 800f1d8:	89bb      	ldrh	r3, [r7, #12]
 800f1da:	059b      	lsls	r3, r3, #22
 800f1dc:	d402      	bmi.n	800f1e4 <_vfiprintf_r+0x2c>
 800f1de:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f1e0:	f7fe fd45 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800f1e4:	89bb      	ldrh	r3, [r7, #12]
 800f1e6:	071b      	lsls	r3, r3, #28
 800f1e8:	d502      	bpl.n	800f1f0 <_vfiprintf_r+0x38>
 800f1ea:	693b      	ldr	r3, [r7, #16]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d113      	bne.n	800f218 <_vfiprintf_r+0x60>
 800f1f0:	0039      	movs	r1, r7
 800f1f2:	9803      	ldr	r0, [sp, #12]
 800f1f4:	f000 f9f0 	bl	800f5d8 <__swsetup_r>
 800f1f8:	2800      	cmp	r0, #0
 800f1fa:	d00d      	beq.n	800f218 <_vfiprintf_r+0x60>
 800f1fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f1fe:	07db      	lsls	r3, r3, #31
 800f200:	d503      	bpl.n	800f20a <_vfiprintf_r+0x52>
 800f202:	2001      	movs	r0, #1
 800f204:	4240      	negs	r0, r0
 800f206:	b021      	add	sp, #132	@ 0x84
 800f208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f20a:	89bb      	ldrh	r3, [r7, #12]
 800f20c:	059b      	lsls	r3, r3, #22
 800f20e:	d4f8      	bmi.n	800f202 <_vfiprintf_r+0x4a>
 800f210:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f212:	f7fe fd2d 	bl	800dc70 <__retarget_lock_release_recursive>
 800f216:	e7f4      	b.n	800f202 <_vfiprintf_r+0x4a>
 800f218:	2300      	movs	r3, #0
 800f21a:	ac08      	add	r4, sp, #32
 800f21c:	6163      	str	r3, [r4, #20]
 800f21e:	3320      	adds	r3, #32
 800f220:	7663      	strb	r3, [r4, #25]
 800f222:	3310      	adds	r3, #16
 800f224:	76a3      	strb	r3, [r4, #26]
 800f226:	9607      	str	r6, [sp, #28]
 800f228:	002e      	movs	r6, r5
 800f22a:	7833      	ldrb	r3, [r6, #0]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d001      	beq.n	800f234 <_vfiprintf_r+0x7c>
 800f230:	2b25      	cmp	r3, #37	@ 0x25
 800f232:	d148      	bne.n	800f2c6 <_vfiprintf_r+0x10e>
 800f234:	1b73      	subs	r3, r6, r5
 800f236:	9305      	str	r3, [sp, #20]
 800f238:	42ae      	cmp	r6, r5
 800f23a:	d00b      	beq.n	800f254 <_vfiprintf_r+0x9c>
 800f23c:	002a      	movs	r2, r5
 800f23e:	0039      	movs	r1, r7
 800f240:	9803      	ldr	r0, [sp, #12]
 800f242:	f7ff ffa6 	bl	800f192 <__sfputs_r>
 800f246:	3001      	adds	r0, #1
 800f248:	d100      	bne.n	800f24c <_vfiprintf_r+0x94>
 800f24a:	e0ae      	b.n	800f3aa <_vfiprintf_r+0x1f2>
 800f24c:	6963      	ldr	r3, [r4, #20]
 800f24e:	9a05      	ldr	r2, [sp, #20]
 800f250:	189b      	adds	r3, r3, r2
 800f252:	6163      	str	r3, [r4, #20]
 800f254:	7833      	ldrb	r3, [r6, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d100      	bne.n	800f25c <_vfiprintf_r+0xa4>
 800f25a:	e0a6      	b.n	800f3aa <_vfiprintf_r+0x1f2>
 800f25c:	2201      	movs	r2, #1
 800f25e:	2300      	movs	r3, #0
 800f260:	4252      	negs	r2, r2
 800f262:	6062      	str	r2, [r4, #4]
 800f264:	a904      	add	r1, sp, #16
 800f266:	3254      	adds	r2, #84	@ 0x54
 800f268:	1852      	adds	r2, r2, r1
 800f26a:	1c75      	adds	r5, r6, #1
 800f26c:	6023      	str	r3, [r4, #0]
 800f26e:	60e3      	str	r3, [r4, #12]
 800f270:	60a3      	str	r3, [r4, #8]
 800f272:	7013      	strb	r3, [r2, #0]
 800f274:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f276:	4b59      	ldr	r3, [pc, #356]	@ (800f3dc <_vfiprintf_r+0x224>)
 800f278:	2205      	movs	r2, #5
 800f27a:	0018      	movs	r0, r3
 800f27c:	7829      	ldrb	r1, [r5, #0]
 800f27e:	9305      	str	r3, [sp, #20]
 800f280:	f7fe fcf7 	bl	800dc72 <memchr>
 800f284:	1c6e      	adds	r6, r5, #1
 800f286:	2800      	cmp	r0, #0
 800f288:	d11f      	bne.n	800f2ca <_vfiprintf_r+0x112>
 800f28a:	6822      	ldr	r2, [r4, #0]
 800f28c:	06d3      	lsls	r3, r2, #27
 800f28e:	d504      	bpl.n	800f29a <_vfiprintf_r+0xe2>
 800f290:	2353      	movs	r3, #83	@ 0x53
 800f292:	a904      	add	r1, sp, #16
 800f294:	185b      	adds	r3, r3, r1
 800f296:	2120      	movs	r1, #32
 800f298:	7019      	strb	r1, [r3, #0]
 800f29a:	0713      	lsls	r3, r2, #28
 800f29c:	d504      	bpl.n	800f2a8 <_vfiprintf_r+0xf0>
 800f29e:	2353      	movs	r3, #83	@ 0x53
 800f2a0:	a904      	add	r1, sp, #16
 800f2a2:	185b      	adds	r3, r3, r1
 800f2a4:	212b      	movs	r1, #43	@ 0x2b
 800f2a6:	7019      	strb	r1, [r3, #0]
 800f2a8:	782b      	ldrb	r3, [r5, #0]
 800f2aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2ac:	d016      	beq.n	800f2dc <_vfiprintf_r+0x124>
 800f2ae:	002e      	movs	r6, r5
 800f2b0:	2100      	movs	r1, #0
 800f2b2:	200a      	movs	r0, #10
 800f2b4:	68e3      	ldr	r3, [r4, #12]
 800f2b6:	7832      	ldrb	r2, [r6, #0]
 800f2b8:	1c75      	adds	r5, r6, #1
 800f2ba:	3a30      	subs	r2, #48	@ 0x30
 800f2bc:	2a09      	cmp	r2, #9
 800f2be:	d950      	bls.n	800f362 <_vfiprintf_r+0x1aa>
 800f2c0:	2900      	cmp	r1, #0
 800f2c2:	d111      	bne.n	800f2e8 <_vfiprintf_r+0x130>
 800f2c4:	e017      	b.n	800f2f6 <_vfiprintf_r+0x13e>
 800f2c6:	3601      	adds	r6, #1
 800f2c8:	e7af      	b.n	800f22a <_vfiprintf_r+0x72>
 800f2ca:	9b05      	ldr	r3, [sp, #20]
 800f2cc:	6822      	ldr	r2, [r4, #0]
 800f2ce:	1ac0      	subs	r0, r0, r3
 800f2d0:	2301      	movs	r3, #1
 800f2d2:	4083      	lsls	r3, r0
 800f2d4:	4313      	orrs	r3, r2
 800f2d6:	0035      	movs	r5, r6
 800f2d8:	6023      	str	r3, [r4, #0]
 800f2da:	e7cc      	b.n	800f276 <_vfiprintf_r+0xbe>
 800f2dc:	9b07      	ldr	r3, [sp, #28]
 800f2de:	1d19      	adds	r1, r3, #4
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	9107      	str	r1, [sp, #28]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	db01      	blt.n	800f2ec <_vfiprintf_r+0x134>
 800f2e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f2ea:	e004      	b.n	800f2f6 <_vfiprintf_r+0x13e>
 800f2ec:	425b      	negs	r3, r3
 800f2ee:	60e3      	str	r3, [r4, #12]
 800f2f0:	2302      	movs	r3, #2
 800f2f2:	4313      	orrs	r3, r2
 800f2f4:	6023      	str	r3, [r4, #0]
 800f2f6:	7833      	ldrb	r3, [r6, #0]
 800f2f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f2fa:	d10c      	bne.n	800f316 <_vfiprintf_r+0x15e>
 800f2fc:	7873      	ldrb	r3, [r6, #1]
 800f2fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800f300:	d134      	bne.n	800f36c <_vfiprintf_r+0x1b4>
 800f302:	9b07      	ldr	r3, [sp, #28]
 800f304:	3602      	adds	r6, #2
 800f306:	1d1a      	adds	r2, r3, #4
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	9207      	str	r2, [sp, #28]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	da01      	bge.n	800f314 <_vfiprintf_r+0x15c>
 800f310:	2301      	movs	r3, #1
 800f312:	425b      	negs	r3, r3
 800f314:	9309      	str	r3, [sp, #36]	@ 0x24
 800f316:	4d32      	ldr	r5, [pc, #200]	@ (800f3e0 <_vfiprintf_r+0x228>)
 800f318:	2203      	movs	r2, #3
 800f31a:	0028      	movs	r0, r5
 800f31c:	7831      	ldrb	r1, [r6, #0]
 800f31e:	f7fe fca8 	bl	800dc72 <memchr>
 800f322:	2800      	cmp	r0, #0
 800f324:	d006      	beq.n	800f334 <_vfiprintf_r+0x17c>
 800f326:	2340      	movs	r3, #64	@ 0x40
 800f328:	1b40      	subs	r0, r0, r5
 800f32a:	4083      	lsls	r3, r0
 800f32c:	6822      	ldr	r2, [r4, #0]
 800f32e:	3601      	adds	r6, #1
 800f330:	4313      	orrs	r3, r2
 800f332:	6023      	str	r3, [r4, #0]
 800f334:	7831      	ldrb	r1, [r6, #0]
 800f336:	2206      	movs	r2, #6
 800f338:	482a      	ldr	r0, [pc, #168]	@ (800f3e4 <_vfiprintf_r+0x22c>)
 800f33a:	1c75      	adds	r5, r6, #1
 800f33c:	7621      	strb	r1, [r4, #24]
 800f33e:	f7fe fc98 	bl	800dc72 <memchr>
 800f342:	2800      	cmp	r0, #0
 800f344:	d040      	beq.n	800f3c8 <_vfiprintf_r+0x210>
 800f346:	4b28      	ldr	r3, [pc, #160]	@ (800f3e8 <_vfiprintf_r+0x230>)
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d122      	bne.n	800f392 <_vfiprintf_r+0x1da>
 800f34c:	2207      	movs	r2, #7
 800f34e:	9b07      	ldr	r3, [sp, #28]
 800f350:	3307      	adds	r3, #7
 800f352:	4393      	bics	r3, r2
 800f354:	3308      	adds	r3, #8
 800f356:	9307      	str	r3, [sp, #28]
 800f358:	6963      	ldr	r3, [r4, #20]
 800f35a:	9a04      	ldr	r2, [sp, #16]
 800f35c:	189b      	adds	r3, r3, r2
 800f35e:	6163      	str	r3, [r4, #20]
 800f360:	e762      	b.n	800f228 <_vfiprintf_r+0x70>
 800f362:	4343      	muls	r3, r0
 800f364:	002e      	movs	r6, r5
 800f366:	2101      	movs	r1, #1
 800f368:	189b      	adds	r3, r3, r2
 800f36a:	e7a4      	b.n	800f2b6 <_vfiprintf_r+0xfe>
 800f36c:	2300      	movs	r3, #0
 800f36e:	200a      	movs	r0, #10
 800f370:	0019      	movs	r1, r3
 800f372:	3601      	adds	r6, #1
 800f374:	6063      	str	r3, [r4, #4]
 800f376:	7832      	ldrb	r2, [r6, #0]
 800f378:	1c75      	adds	r5, r6, #1
 800f37a:	3a30      	subs	r2, #48	@ 0x30
 800f37c:	2a09      	cmp	r2, #9
 800f37e:	d903      	bls.n	800f388 <_vfiprintf_r+0x1d0>
 800f380:	2b00      	cmp	r3, #0
 800f382:	d0c8      	beq.n	800f316 <_vfiprintf_r+0x15e>
 800f384:	9109      	str	r1, [sp, #36]	@ 0x24
 800f386:	e7c6      	b.n	800f316 <_vfiprintf_r+0x15e>
 800f388:	4341      	muls	r1, r0
 800f38a:	002e      	movs	r6, r5
 800f38c:	2301      	movs	r3, #1
 800f38e:	1889      	adds	r1, r1, r2
 800f390:	e7f1      	b.n	800f376 <_vfiprintf_r+0x1be>
 800f392:	aa07      	add	r2, sp, #28
 800f394:	9200      	str	r2, [sp, #0]
 800f396:	0021      	movs	r1, r4
 800f398:	003a      	movs	r2, r7
 800f39a:	4b14      	ldr	r3, [pc, #80]	@ (800f3ec <_vfiprintf_r+0x234>)
 800f39c:	9803      	ldr	r0, [sp, #12]
 800f39e:	f7fd fedd 	bl	800d15c <_printf_float>
 800f3a2:	9004      	str	r0, [sp, #16]
 800f3a4:	9b04      	ldr	r3, [sp, #16]
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	d1d6      	bne.n	800f358 <_vfiprintf_r+0x1a0>
 800f3aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3ac:	07db      	lsls	r3, r3, #31
 800f3ae:	d405      	bmi.n	800f3bc <_vfiprintf_r+0x204>
 800f3b0:	89bb      	ldrh	r3, [r7, #12]
 800f3b2:	059b      	lsls	r3, r3, #22
 800f3b4:	d402      	bmi.n	800f3bc <_vfiprintf_r+0x204>
 800f3b6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f3b8:	f7fe fc5a 	bl	800dc70 <__retarget_lock_release_recursive>
 800f3bc:	89bb      	ldrh	r3, [r7, #12]
 800f3be:	065b      	lsls	r3, r3, #25
 800f3c0:	d500      	bpl.n	800f3c4 <_vfiprintf_r+0x20c>
 800f3c2:	e71e      	b.n	800f202 <_vfiprintf_r+0x4a>
 800f3c4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f3c6:	e71e      	b.n	800f206 <_vfiprintf_r+0x4e>
 800f3c8:	aa07      	add	r2, sp, #28
 800f3ca:	9200      	str	r2, [sp, #0]
 800f3cc:	0021      	movs	r1, r4
 800f3ce:	003a      	movs	r2, r7
 800f3d0:	4b06      	ldr	r3, [pc, #24]	@ (800f3ec <_vfiprintf_r+0x234>)
 800f3d2:	9803      	ldr	r0, [sp, #12]
 800f3d4:	f7fe f970 	bl	800d6b8 <_printf_i>
 800f3d8:	e7e3      	b.n	800f3a2 <_vfiprintf_r+0x1ea>
 800f3da:	46c0      	nop			@ (mov r8, r8)
 800f3dc:	0801b630 	.word	0x0801b630
 800f3e0:	0801b636 	.word	0x0801b636
 800f3e4:	0801b63a 	.word	0x0801b63a
 800f3e8:	0800d15d 	.word	0x0800d15d
 800f3ec:	0800f193 	.word	0x0800f193

0800f3f0 <__sflush_r>:
 800f3f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3f2:	220c      	movs	r2, #12
 800f3f4:	5e8b      	ldrsh	r3, [r1, r2]
 800f3f6:	0005      	movs	r5, r0
 800f3f8:	000c      	movs	r4, r1
 800f3fa:	071a      	lsls	r2, r3, #28
 800f3fc:	d456      	bmi.n	800f4ac <__sflush_r+0xbc>
 800f3fe:	684a      	ldr	r2, [r1, #4]
 800f400:	2a00      	cmp	r2, #0
 800f402:	dc02      	bgt.n	800f40a <__sflush_r+0x1a>
 800f404:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800f406:	2a00      	cmp	r2, #0
 800f408:	dd4e      	ble.n	800f4a8 <__sflush_r+0xb8>
 800f40a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f40c:	2f00      	cmp	r7, #0
 800f40e:	d04b      	beq.n	800f4a8 <__sflush_r+0xb8>
 800f410:	2200      	movs	r2, #0
 800f412:	2080      	movs	r0, #128	@ 0x80
 800f414:	682e      	ldr	r6, [r5, #0]
 800f416:	602a      	str	r2, [r5, #0]
 800f418:	001a      	movs	r2, r3
 800f41a:	0140      	lsls	r0, r0, #5
 800f41c:	6a21      	ldr	r1, [r4, #32]
 800f41e:	4002      	ands	r2, r0
 800f420:	4203      	tst	r3, r0
 800f422:	d033      	beq.n	800f48c <__sflush_r+0x9c>
 800f424:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f426:	89a3      	ldrh	r3, [r4, #12]
 800f428:	075b      	lsls	r3, r3, #29
 800f42a:	d506      	bpl.n	800f43a <__sflush_r+0x4a>
 800f42c:	6863      	ldr	r3, [r4, #4]
 800f42e:	1ad2      	subs	r2, r2, r3
 800f430:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f432:	2b00      	cmp	r3, #0
 800f434:	d001      	beq.n	800f43a <__sflush_r+0x4a>
 800f436:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f438:	1ad2      	subs	r2, r2, r3
 800f43a:	2300      	movs	r3, #0
 800f43c:	0028      	movs	r0, r5
 800f43e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f440:	6a21      	ldr	r1, [r4, #32]
 800f442:	47b8      	blx	r7
 800f444:	89a2      	ldrh	r2, [r4, #12]
 800f446:	1c43      	adds	r3, r0, #1
 800f448:	d106      	bne.n	800f458 <__sflush_r+0x68>
 800f44a:	6829      	ldr	r1, [r5, #0]
 800f44c:	291d      	cmp	r1, #29
 800f44e:	d846      	bhi.n	800f4de <__sflush_r+0xee>
 800f450:	4b29      	ldr	r3, [pc, #164]	@ (800f4f8 <__sflush_r+0x108>)
 800f452:	410b      	asrs	r3, r1
 800f454:	07db      	lsls	r3, r3, #31
 800f456:	d442      	bmi.n	800f4de <__sflush_r+0xee>
 800f458:	2300      	movs	r3, #0
 800f45a:	6063      	str	r3, [r4, #4]
 800f45c:	6923      	ldr	r3, [r4, #16]
 800f45e:	6023      	str	r3, [r4, #0]
 800f460:	04d2      	lsls	r2, r2, #19
 800f462:	d505      	bpl.n	800f470 <__sflush_r+0x80>
 800f464:	1c43      	adds	r3, r0, #1
 800f466:	d102      	bne.n	800f46e <__sflush_r+0x7e>
 800f468:	682b      	ldr	r3, [r5, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d100      	bne.n	800f470 <__sflush_r+0x80>
 800f46e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f472:	602e      	str	r6, [r5, #0]
 800f474:	2900      	cmp	r1, #0
 800f476:	d017      	beq.n	800f4a8 <__sflush_r+0xb8>
 800f478:	0023      	movs	r3, r4
 800f47a:	3344      	adds	r3, #68	@ 0x44
 800f47c:	4299      	cmp	r1, r3
 800f47e:	d002      	beq.n	800f486 <__sflush_r+0x96>
 800f480:	0028      	movs	r0, r5
 800f482:	f7ff fa83 	bl	800e98c <_free_r>
 800f486:	2300      	movs	r3, #0
 800f488:	6363      	str	r3, [r4, #52]	@ 0x34
 800f48a:	e00d      	b.n	800f4a8 <__sflush_r+0xb8>
 800f48c:	2301      	movs	r3, #1
 800f48e:	0028      	movs	r0, r5
 800f490:	47b8      	blx	r7
 800f492:	0002      	movs	r2, r0
 800f494:	1c43      	adds	r3, r0, #1
 800f496:	d1c6      	bne.n	800f426 <__sflush_r+0x36>
 800f498:	682b      	ldr	r3, [r5, #0]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d0c3      	beq.n	800f426 <__sflush_r+0x36>
 800f49e:	2b1d      	cmp	r3, #29
 800f4a0:	d001      	beq.n	800f4a6 <__sflush_r+0xb6>
 800f4a2:	2b16      	cmp	r3, #22
 800f4a4:	d11a      	bne.n	800f4dc <__sflush_r+0xec>
 800f4a6:	602e      	str	r6, [r5, #0]
 800f4a8:	2000      	movs	r0, #0
 800f4aa:	e01e      	b.n	800f4ea <__sflush_r+0xfa>
 800f4ac:	690e      	ldr	r6, [r1, #16]
 800f4ae:	2e00      	cmp	r6, #0
 800f4b0:	d0fa      	beq.n	800f4a8 <__sflush_r+0xb8>
 800f4b2:	680f      	ldr	r7, [r1, #0]
 800f4b4:	600e      	str	r6, [r1, #0]
 800f4b6:	1bba      	subs	r2, r7, r6
 800f4b8:	9201      	str	r2, [sp, #4]
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	079b      	lsls	r3, r3, #30
 800f4be:	d100      	bne.n	800f4c2 <__sflush_r+0xd2>
 800f4c0:	694a      	ldr	r2, [r1, #20]
 800f4c2:	60a2      	str	r2, [r4, #8]
 800f4c4:	9b01      	ldr	r3, [sp, #4]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	ddee      	ble.n	800f4a8 <__sflush_r+0xb8>
 800f4ca:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800f4cc:	0032      	movs	r2, r6
 800f4ce:	001f      	movs	r7, r3
 800f4d0:	0028      	movs	r0, r5
 800f4d2:	9b01      	ldr	r3, [sp, #4]
 800f4d4:	6a21      	ldr	r1, [r4, #32]
 800f4d6:	47b8      	blx	r7
 800f4d8:	2800      	cmp	r0, #0
 800f4da:	dc07      	bgt.n	800f4ec <__sflush_r+0xfc>
 800f4dc:	89a2      	ldrh	r2, [r4, #12]
 800f4de:	2340      	movs	r3, #64	@ 0x40
 800f4e0:	2001      	movs	r0, #1
 800f4e2:	4313      	orrs	r3, r2
 800f4e4:	b21b      	sxth	r3, r3
 800f4e6:	81a3      	strh	r3, [r4, #12]
 800f4e8:	4240      	negs	r0, r0
 800f4ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4ec:	9b01      	ldr	r3, [sp, #4]
 800f4ee:	1836      	adds	r6, r6, r0
 800f4f0:	1a1b      	subs	r3, r3, r0
 800f4f2:	9301      	str	r3, [sp, #4]
 800f4f4:	e7e6      	b.n	800f4c4 <__sflush_r+0xd4>
 800f4f6:	46c0      	nop			@ (mov r8, r8)
 800f4f8:	dfbffffe 	.word	0xdfbffffe

0800f4fc <_fflush_r>:
 800f4fc:	690b      	ldr	r3, [r1, #16]
 800f4fe:	b570      	push	{r4, r5, r6, lr}
 800f500:	0005      	movs	r5, r0
 800f502:	000c      	movs	r4, r1
 800f504:	2b00      	cmp	r3, #0
 800f506:	d102      	bne.n	800f50e <_fflush_r+0x12>
 800f508:	2500      	movs	r5, #0
 800f50a:	0028      	movs	r0, r5
 800f50c:	bd70      	pop	{r4, r5, r6, pc}
 800f50e:	2800      	cmp	r0, #0
 800f510:	d004      	beq.n	800f51c <_fflush_r+0x20>
 800f512:	6a03      	ldr	r3, [r0, #32]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d101      	bne.n	800f51c <_fflush_r+0x20>
 800f518:	f7fe fa6c 	bl	800d9f4 <__sinit>
 800f51c:	220c      	movs	r2, #12
 800f51e:	5ea3      	ldrsh	r3, [r4, r2]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d0f1      	beq.n	800f508 <_fflush_r+0xc>
 800f524:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f526:	07d2      	lsls	r2, r2, #31
 800f528:	d404      	bmi.n	800f534 <_fflush_r+0x38>
 800f52a:	059b      	lsls	r3, r3, #22
 800f52c:	d402      	bmi.n	800f534 <_fflush_r+0x38>
 800f52e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f530:	f7fe fb9d 	bl	800dc6e <__retarget_lock_acquire_recursive>
 800f534:	0028      	movs	r0, r5
 800f536:	0021      	movs	r1, r4
 800f538:	f7ff ff5a 	bl	800f3f0 <__sflush_r>
 800f53c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f53e:	0005      	movs	r5, r0
 800f540:	07db      	lsls	r3, r3, #31
 800f542:	d4e2      	bmi.n	800f50a <_fflush_r+0xe>
 800f544:	89a3      	ldrh	r3, [r4, #12]
 800f546:	059b      	lsls	r3, r3, #22
 800f548:	d4df      	bmi.n	800f50a <_fflush_r+0xe>
 800f54a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f54c:	f7fe fb90 	bl	800dc70 <__retarget_lock_release_recursive>
 800f550:	e7db      	b.n	800f50a <_fflush_r+0xe>

0800f552 <__swbuf_r>:
 800f552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f554:	0006      	movs	r6, r0
 800f556:	000d      	movs	r5, r1
 800f558:	0014      	movs	r4, r2
 800f55a:	2800      	cmp	r0, #0
 800f55c:	d004      	beq.n	800f568 <__swbuf_r+0x16>
 800f55e:	6a03      	ldr	r3, [r0, #32]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d101      	bne.n	800f568 <__swbuf_r+0x16>
 800f564:	f7fe fa46 	bl	800d9f4 <__sinit>
 800f568:	69a3      	ldr	r3, [r4, #24]
 800f56a:	60a3      	str	r3, [r4, #8]
 800f56c:	89a3      	ldrh	r3, [r4, #12]
 800f56e:	071b      	lsls	r3, r3, #28
 800f570:	d502      	bpl.n	800f578 <__swbuf_r+0x26>
 800f572:	6923      	ldr	r3, [r4, #16]
 800f574:	2b00      	cmp	r3, #0
 800f576:	d109      	bne.n	800f58c <__swbuf_r+0x3a>
 800f578:	0021      	movs	r1, r4
 800f57a:	0030      	movs	r0, r6
 800f57c:	f000 f82c 	bl	800f5d8 <__swsetup_r>
 800f580:	2800      	cmp	r0, #0
 800f582:	d003      	beq.n	800f58c <__swbuf_r+0x3a>
 800f584:	2501      	movs	r5, #1
 800f586:	426d      	negs	r5, r5
 800f588:	0028      	movs	r0, r5
 800f58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f58c:	6923      	ldr	r3, [r4, #16]
 800f58e:	6820      	ldr	r0, [r4, #0]
 800f590:	b2ef      	uxtb	r7, r5
 800f592:	1ac0      	subs	r0, r0, r3
 800f594:	6963      	ldr	r3, [r4, #20]
 800f596:	b2ed      	uxtb	r5, r5
 800f598:	4283      	cmp	r3, r0
 800f59a:	dc05      	bgt.n	800f5a8 <__swbuf_r+0x56>
 800f59c:	0021      	movs	r1, r4
 800f59e:	0030      	movs	r0, r6
 800f5a0:	f7ff ffac 	bl	800f4fc <_fflush_r>
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	d1ed      	bne.n	800f584 <__swbuf_r+0x32>
 800f5a8:	68a3      	ldr	r3, [r4, #8]
 800f5aa:	3001      	adds	r0, #1
 800f5ac:	3b01      	subs	r3, #1
 800f5ae:	60a3      	str	r3, [r4, #8]
 800f5b0:	6823      	ldr	r3, [r4, #0]
 800f5b2:	1c5a      	adds	r2, r3, #1
 800f5b4:	6022      	str	r2, [r4, #0]
 800f5b6:	701f      	strb	r7, [r3, #0]
 800f5b8:	6963      	ldr	r3, [r4, #20]
 800f5ba:	4283      	cmp	r3, r0
 800f5bc:	d004      	beq.n	800f5c8 <__swbuf_r+0x76>
 800f5be:	89a3      	ldrh	r3, [r4, #12]
 800f5c0:	07db      	lsls	r3, r3, #31
 800f5c2:	d5e1      	bpl.n	800f588 <__swbuf_r+0x36>
 800f5c4:	2d0a      	cmp	r5, #10
 800f5c6:	d1df      	bne.n	800f588 <__swbuf_r+0x36>
 800f5c8:	0021      	movs	r1, r4
 800f5ca:	0030      	movs	r0, r6
 800f5cc:	f7ff ff96 	bl	800f4fc <_fflush_r>
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	d0d9      	beq.n	800f588 <__swbuf_r+0x36>
 800f5d4:	e7d6      	b.n	800f584 <__swbuf_r+0x32>
	...

0800f5d8 <__swsetup_r>:
 800f5d8:	4b2d      	ldr	r3, [pc, #180]	@ (800f690 <__swsetup_r+0xb8>)
 800f5da:	b570      	push	{r4, r5, r6, lr}
 800f5dc:	0005      	movs	r5, r0
 800f5de:	6818      	ldr	r0, [r3, #0]
 800f5e0:	000c      	movs	r4, r1
 800f5e2:	2800      	cmp	r0, #0
 800f5e4:	d004      	beq.n	800f5f0 <__swsetup_r+0x18>
 800f5e6:	6a03      	ldr	r3, [r0, #32]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	d101      	bne.n	800f5f0 <__swsetup_r+0x18>
 800f5ec:	f7fe fa02 	bl	800d9f4 <__sinit>
 800f5f0:	230c      	movs	r3, #12
 800f5f2:	5ee2      	ldrsh	r2, [r4, r3]
 800f5f4:	0713      	lsls	r3, r2, #28
 800f5f6:	d423      	bmi.n	800f640 <__swsetup_r+0x68>
 800f5f8:	06d3      	lsls	r3, r2, #27
 800f5fa:	d407      	bmi.n	800f60c <__swsetup_r+0x34>
 800f5fc:	2309      	movs	r3, #9
 800f5fe:	602b      	str	r3, [r5, #0]
 800f600:	2340      	movs	r3, #64	@ 0x40
 800f602:	2001      	movs	r0, #1
 800f604:	4313      	orrs	r3, r2
 800f606:	81a3      	strh	r3, [r4, #12]
 800f608:	4240      	negs	r0, r0
 800f60a:	e03a      	b.n	800f682 <__swsetup_r+0xaa>
 800f60c:	0752      	lsls	r2, r2, #29
 800f60e:	d513      	bpl.n	800f638 <__swsetup_r+0x60>
 800f610:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f612:	2900      	cmp	r1, #0
 800f614:	d008      	beq.n	800f628 <__swsetup_r+0x50>
 800f616:	0023      	movs	r3, r4
 800f618:	3344      	adds	r3, #68	@ 0x44
 800f61a:	4299      	cmp	r1, r3
 800f61c:	d002      	beq.n	800f624 <__swsetup_r+0x4c>
 800f61e:	0028      	movs	r0, r5
 800f620:	f7ff f9b4 	bl	800e98c <_free_r>
 800f624:	2300      	movs	r3, #0
 800f626:	6363      	str	r3, [r4, #52]	@ 0x34
 800f628:	2224      	movs	r2, #36	@ 0x24
 800f62a:	89a3      	ldrh	r3, [r4, #12]
 800f62c:	4393      	bics	r3, r2
 800f62e:	81a3      	strh	r3, [r4, #12]
 800f630:	2300      	movs	r3, #0
 800f632:	6063      	str	r3, [r4, #4]
 800f634:	6923      	ldr	r3, [r4, #16]
 800f636:	6023      	str	r3, [r4, #0]
 800f638:	2308      	movs	r3, #8
 800f63a:	89a2      	ldrh	r2, [r4, #12]
 800f63c:	4313      	orrs	r3, r2
 800f63e:	81a3      	strh	r3, [r4, #12]
 800f640:	6923      	ldr	r3, [r4, #16]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d10b      	bne.n	800f65e <__swsetup_r+0x86>
 800f646:	21a0      	movs	r1, #160	@ 0xa0
 800f648:	2280      	movs	r2, #128	@ 0x80
 800f64a:	89a3      	ldrh	r3, [r4, #12]
 800f64c:	0089      	lsls	r1, r1, #2
 800f64e:	0092      	lsls	r2, r2, #2
 800f650:	400b      	ands	r3, r1
 800f652:	4293      	cmp	r3, r2
 800f654:	d003      	beq.n	800f65e <__swsetup_r+0x86>
 800f656:	0021      	movs	r1, r4
 800f658:	0028      	movs	r0, r5
 800f65a:	f000 f8b9 	bl	800f7d0 <__smakebuf_r>
 800f65e:	230c      	movs	r3, #12
 800f660:	5ee2      	ldrsh	r2, [r4, r3]
 800f662:	2101      	movs	r1, #1
 800f664:	0013      	movs	r3, r2
 800f666:	400b      	ands	r3, r1
 800f668:	420a      	tst	r2, r1
 800f66a:	d00b      	beq.n	800f684 <__swsetup_r+0xac>
 800f66c:	2300      	movs	r3, #0
 800f66e:	60a3      	str	r3, [r4, #8]
 800f670:	6963      	ldr	r3, [r4, #20]
 800f672:	425b      	negs	r3, r3
 800f674:	61a3      	str	r3, [r4, #24]
 800f676:	2000      	movs	r0, #0
 800f678:	6923      	ldr	r3, [r4, #16]
 800f67a:	4283      	cmp	r3, r0
 800f67c:	d101      	bne.n	800f682 <__swsetup_r+0xaa>
 800f67e:	0613      	lsls	r3, r2, #24
 800f680:	d4be      	bmi.n	800f600 <__swsetup_r+0x28>
 800f682:	bd70      	pop	{r4, r5, r6, pc}
 800f684:	0791      	lsls	r1, r2, #30
 800f686:	d400      	bmi.n	800f68a <__swsetup_r+0xb2>
 800f688:	6963      	ldr	r3, [r4, #20]
 800f68a:	60a3      	str	r3, [r4, #8]
 800f68c:	e7f3      	b.n	800f676 <__swsetup_r+0x9e>
 800f68e:	46c0      	nop			@ (mov r8, r8)
 800f690:	20000184 	.word	0x20000184

0800f694 <memcpy>:
 800f694:	2300      	movs	r3, #0
 800f696:	b510      	push	{r4, lr}
 800f698:	429a      	cmp	r2, r3
 800f69a:	d100      	bne.n	800f69e <memcpy+0xa>
 800f69c:	bd10      	pop	{r4, pc}
 800f69e:	5ccc      	ldrb	r4, [r1, r3]
 800f6a0:	54c4      	strb	r4, [r0, r3]
 800f6a2:	3301      	adds	r3, #1
 800f6a4:	e7f8      	b.n	800f698 <memcpy+0x4>
	...

0800f6a8 <__assert_func>:
 800f6a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f6aa:	0014      	movs	r4, r2
 800f6ac:	001a      	movs	r2, r3
 800f6ae:	4b09      	ldr	r3, [pc, #36]	@ (800f6d4 <__assert_func+0x2c>)
 800f6b0:	0005      	movs	r5, r0
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	000e      	movs	r6, r1
 800f6b6:	68d8      	ldr	r0, [r3, #12]
 800f6b8:	4b07      	ldr	r3, [pc, #28]	@ (800f6d8 <__assert_func+0x30>)
 800f6ba:	2c00      	cmp	r4, #0
 800f6bc:	d101      	bne.n	800f6c2 <__assert_func+0x1a>
 800f6be:	4b07      	ldr	r3, [pc, #28]	@ (800f6dc <__assert_func+0x34>)
 800f6c0:	001c      	movs	r4, r3
 800f6c2:	4907      	ldr	r1, [pc, #28]	@ (800f6e0 <__assert_func+0x38>)
 800f6c4:	9301      	str	r3, [sp, #4]
 800f6c6:	9402      	str	r4, [sp, #8]
 800f6c8:	002b      	movs	r3, r5
 800f6ca:	9600      	str	r6, [sp, #0]
 800f6cc:	f7fe f9aa 	bl	800da24 <fiprintf>
 800f6d0:	f000 f8e4 	bl	800f89c <abort>
 800f6d4:	20000184 	.word	0x20000184
 800f6d8:	0801b64b 	.word	0x0801b64b
 800f6dc:	0801b686 	.word	0x0801b686
 800f6e0:	0801b658 	.word	0x0801b658

0800f6e4 <_calloc_r>:
 800f6e4:	b570      	push	{r4, r5, r6, lr}
 800f6e6:	0c0b      	lsrs	r3, r1, #16
 800f6e8:	0c15      	lsrs	r5, r2, #16
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d11e      	bne.n	800f72c <_calloc_r+0x48>
 800f6ee:	2d00      	cmp	r5, #0
 800f6f0:	d10c      	bne.n	800f70c <_calloc_r+0x28>
 800f6f2:	b289      	uxth	r1, r1
 800f6f4:	b294      	uxth	r4, r2
 800f6f6:	434c      	muls	r4, r1
 800f6f8:	0021      	movs	r1, r4
 800f6fa:	f7fd fbf9 	bl	800cef0 <_malloc_r>
 800f6fe:	1e05      	subs	r5, r0, #0
 800f700:	d01a      	beq.n	800f738 <_calloc_r+0x54>
 800f702:	0022      	movs	r2, r4
 800f704:	2100      	movs	r1, #0
 800f706:	f7fe fa05 	bl	800db14 <memset>
 800f70a:	e016      	b.n	800f73a <_calloc_r+0x56>
 800f70c:	1c2b      	adds	r3, r5, #0
 800f70e:	1c0c      	adds	r4, r1, #0
 800f710:	b289      	uxth	r1, r1
 800f712:	b292      	uxth	r2, r2
 800f714:	434a      	muls	r2, r1
 800f716:	b29b      	uxth	r3, r3
 800f718:	b2a1      	uxth	r1, r4
 800f71a:	4359      	muls	r1, r3
 800f71c:	0c14      	lsrs	r4, r2, #16
 800f71e:	190c      	adds	r4, r1, r4
 800f720:	0c23      	lsrs	r3, r4, #16
 800f722:	d107      	bne.n	800f734 <_calloc_r+0x50>
 800f724:	0424      	lsls	r4, r4, #16
 800f726:	b292      	uxth	r2, r2
 800f728:	4314      	orrs	r4, r2
 800f72a:	e7e5      	b.n	800f6f8 <_calloc_r+0x14>
 800f72c:	2d00      	cmp	r5, #0
 800f72e:	d101      	bne.n	800f734 <_calloc_r+0x50>
 800f730:	1c14      	adds	r4, r2, #0
 800f732:	e7ed      	b.n	800f710 <_calloc_r+0x2c>
 800f734:	230c      	movs	r3, #12
 800f736:	6003      	str	r3, [r0, #0]
 800f738:	2500      	movs	r5, #0
 800f73a:	0028      	movs	r0, r5
 800f73c:	bd70      	pop	{r4, r5, r6, pc}

0800f73e <__ascii_mbtowc>:
 800f73e:	b082      	sub	sp, #8
 800f740:	2900      	cmp	r1, #0
 800f742:	d100      	bne.n	800f746 <__ascii_mbtowc+0x8>
 800f744:	a901      	add	r1, sp, #4
 800f746:	1e10      	subs	r0, r2, #0
 800f748:	d006      	beq.n	800f758 <__ascii_mbtowc+0x1a>
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d006      	beq.n	800f75c <__ascii_mbtowc+0x1e>
 800f74e:	7813      	ldrb	r3, [r2, #0]
 800f750:	600b      	str	r3, [r1, #0]
 800f752:	7810      	ldrb	r0, [r2, #0]
 800f754:	1e43      	subs	r3, r0, #1
 800f756:	4198      	sbcs	r0, r3
 800f758:	b002      	add	sp, #8
 800f75a:	4770      	bx	lr
 800f75c:	2002      	movs	r0, #2
 800f75e:	4240      	negs	r0, r0
 800f760:	e7fa      	b.n	800f758 <__ascii_mbtowc+0x1a>

0800f762 <__ascii_wctomb>:
 800f762:	0003      	movs	r3, r0
 800f764:	1e08      	subs	r0, r1, #0
 800f766:	d005      	beq.n	800f774 <__ascii_wctomb+0x12>
 800f768:	2aff      	cmp	r2, #255	@ 0xff
 800f76a:	d904      	bls.n	800f776 <__ascii_wctomb+0x14>
 800f76c:	228a      	movs	r2, #138	@ 0x8a
 800f76e:	2001      	movs	r0, #1
 800f770:	601a      	str	r2, [r3, #0]
 800f772:	4240      	negs	r0, r0
 800f774:	4770      	bx	lr
 800f776:	2001      	movs	r0, #1
 800f778:	700a      	strb	r2, [r1, #0]
 800f77a:	e7fb      	b.n	800f774 <__ascii_wctomb+0x12>

0800f77c <__swhatbuf_r>:
 800f77c:	b570      	push	{r4, r5, r6, lr}
 800f77e:	000e      	movs	r6, r1
 800f780:	001d      	movs	r5, r3
 800f782:	230e      	movs	r3, #14
 800f784:	5ec9      	ldrsh	r1, [r1, r3]
 800f786:	0014      	movs	r4, r2
 800f788:	b096      	sub	sp, #88	@ 0x58
 800f78a:	2900      	cmp	r1, #0
 800f78c:	da0c      	bge.n	800f7a8 <__swhatbuf_r+0x2c>
 800f78e:	89b2      	ldrh	r2, [r6, #12]
 800f790:	2380      	movs	r3, #128	@ 0x80
 800f792:	0011      	movs	r1, r2
 800f794:	4019      	ands	r1, r3
 800f796:	421a      	tst	r2, r3
 800f798:	d114      	bne.n	800f7c4 <__swhatbuf_r+0x48>
 800f79a:	2380      	movs	r3, #128	@ 0x80
 800f79c:	00db      	lsls	r3, r3, #3
 800f79e:	2000      	movs	r0, #0
 800f7a0:	6029      	str	r1, [r5, #0]
 800f7a2:	6023      	str	r3, [r4, #0]
 800f7a4:	b016      	add	sp, #88	@ 0x58
 800f7a6:	bd70      	pop	{r4, r5, r6, pc}
 800f7a8:	466a      	mov	r2, sp
 800f7aa:	f000 f853 	bl	800f854 <_fstat_r>
 800f7ae:	2800      	cmp	r0, #0
 800f7b0:	dbed      	blt.n	800f78e <__swhatbuf_r+0x12>
 800f7b2:	23f0      	movs	r3, #240	@ 0xf0
 800f7b4:	9901      	ldr	r1, [sp, #4]
 800f7b6:	021b      	lsls	r3, r3, #8
 800f7b8:	4019      	ands	r1, r3
 800f7ba:	4b04      	ldr	r3, [pc, #16]	@ (800f7cc <__swhatbuf_r+0x50>)
 800f7bc:	18c9      	adds	r1, r1, r3
 800f7be:	424b      	negs	r3, r1
 800f7c0:	4159      	adcs	r1, r3
 800f7c2:	e7ea      	b.n	800f79a <__swhatbuf_r+0x1e>
 800f7c4:	2100      	movs	r1, #0
 800f7c6:	2340      	movs	r3, #64	@ 0x40
 800f7c8:	e7e9      	b.n	800f79e <__swhatbuf_r+0x22>
 800f7ca:	46c0      	nop			@ (mov r8, r8)
 800f7cc:	ffffe000 	.word	0xffffe000

0800f7d0 <__smakebuf_r>:
 800f7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f7d2:	2602      	movs	r6, #2
 800f7d4:	898b      	ldrh	r3, [r1, #12]
 800f7d6:	0005      	movs	r5, r0
 800f7d8:	000c      	movs	r4, r1
 800f7da:	b085      	sub	sp, #20
 800f7dc:	4233      	tst	r3, r6
 800f7de:	d007      	beq.n	800f7f0 <__smakebuf_r+0x20>
 800f7e0:	0023      	movs	r3, r4
 800f7e2:	3347      	adds	r3, #71	@ 0x47
 800f7e4:	6023      	str	r3, [r4, #0]
 800f7e6:	6123      	str	r3, [r4, #16]
 800f7e8:	2301      	movs	r3, #1
 800f7ea:	6163      	str	r3, [r4, #20]
 800f7ec:	b005      	add	sp, #20
 800f7ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7f0:	ab03      	add	r3, sp, #12
 800f7f2:	aa02      	add	r2, sp, #8
 800f7f4:	f7ff ffc2 	bl	800f77c <__swhatbuf_r>
 800f7f8:	9f02      	ldr	r7, [sp, #8]
 800f7fa:	9001      	str	r0, [sp, #4]
 800f7fc:	0039      	movs	r1, r7
 800f7fe:	0028      	movs	r0, r5
 800f800:	f7fd fb76 	bl	800cef0 <_malloc_r>
 800f804:	2800      	cmp	r0, #0
 800f806:	d108      	bne.n	800f81a <__smakebuf_r+0x4a>
 800f808:	220c      	movs	r2, #12
 800f80a:	5ea3      	ldrsh	r3, [r4, r2]
 800f80c:	059a      	lsls	r2, r3, #22
 800f80e:	d4ed      	bmi.n	800f7ec <__smakebuf_r+0x1c>
 800f810:	2203      	movs	r2, #3
 800f812:	4393      	bics	r3, r2
 800f814:	431e      	orrs	r6, r3
 800f816:	81a6      	strh	r6, [r4, #12]
 800f818:	e7e2      	b.n	800f7e0 <__smakebuf_r+0x10>
 800f81a:	2380      	movs	r3, #128	@ 0x80
 800f81c:	89a2      	ldrh	r2, [r4, #12]
 800f81e:	6020      	str	r0, [r4, #0]
 800f820:	4313      	orrs	r3, r2
 800f822:	81a3      	strh	r3, [r4, #12]
 800f824:	9b03      	ldr	r3, [sp, #12]
 800f826:	6120      	str	r0, [r4, #16]
 800f828:	6167      	str	r7, [r4, #20]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d00c      	beq.n	800f848 <__smakebuf_r+0x78>
 800f82e:	0028      	movs	r0, r5
 800f830:	230e      	movs	r3, #14
 800f832:	5ee1      	ldrsh	r1, [r4, r3]
 800f834:	f000 f820 	bl	800f878 <_isatty_r>
 800f838:	2800      	cmp	r0, #0
 800f83a:	d005      	beq.n	800f848 <__smakebuf_r+0x78>
 800f83c:	2303      	movs	r3, #3
 800f83e:	89a2      	ldrh	r2, [r4, #12]
 800f840:	439a      	bics	r2, r3
 800f842:	3b02      	subs	r3, #2
 800f844:	4313      	orrs	r3, r2
 800f846:	81a3      	strh	r3, [r4, #12]
 800f848:	89a3      	ldrh	r3, [r4, #12]
 800f84a:	9a01      	ldr	r2, [sp, #4]
 800f84c:	4313      	orrs	r3, r2
 800f84e:	81a3      	strh	r3, [r4, #12]
 800f850:	e7cc      	b.n	800f7ec <__smakebuf_r+0x1c>
	...

0800f854 <_fstat_r>:
 800f854:	2300      	movs	r3, #0
 800f856:	b570      	push	{r4, r5, r6, lr}
 800f858:	4d06      	ldr	r5, [pc, #24]	@ (800f874 <_fstat_r+0x20>)
 800f85a:	0004      	movs	r4, r0
 800f85c:	0008      	movs	r0, r1
 800f85e:	0011      	movs	r1, r2
 800f860:	602b      	str	r3, [r5, #0]
 800f862:	f7f6 f9a5 	bl	8005bb0 <_fstat>
 800f866:	1c43      	adds	r3, r0, #1
 800f868:	d103      	bne.n	800f872 <_fstat_r+0x1e>
 800f86a:	682b      	ldr	r3, [r5, #0]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d000      	beq.n	800f872 <_fstat_r+0x1e>
 800f870:	6023      	str	r3, [r4, #0]
 800f872:	bd70      	pop	{r4, r5, r6, pc}
 800f874:	200006ec 	.word	0x200006ec

0800f878 <_isatty_r>:
 800f878:	2300      	movs	r3, #0
 800f87a:	b570      	push	{r4, r5, r6, lr}
 800f87c:	4d06      	ldr	r5, [pc, #24]	@ (800f898 <_isatty_r+0x20>)
 800f87e:	0004      	movs	r4, r0
 800f880:	0008      	movs	r0, r1
 800f882:	602b      	str	r3, [r5, #0]
 800f884:	f7f6 f9a2 	bl	8005bcc <_isatty>
 800f888:	1c43      	adds	r3, r0, #1
 800f88a:	d103      	bne.n	800f894 <_isatty_r+0x1c>
 800f88c:	682b      	ldr	r3, [r5, #0]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d000      	beq.n	800f894 <_isatty_r+0x1c>
 800f892:	6023      	str	r3, [r4, #0]
 800f894:	bd70      	pop	{r4, r5, r6, pc}
 800f896:	46c0      	nop			@ (mov r8, r8)
 800f898:	200006ec 	.word	0x200006ec

0800f89c <abort>:
 800f89c:	2006      	movs	r0, #6
 800f89e:	b510      	push	{r4, lr}
 800f8a0:	f000 f82c 	bl	800f8fc <raise>
 800f8a4:	2001      	movs	r0, #1
 800f8a6:	f7f6 f933 	bl	8005b10 <_exit>

0800f8aa <_raise_r>:
 800f8aa:	b570      	push	{r4, r5, r6, lr}
 800f8ac:	0004      	movs	r4, r0
 800f8ae:	000d      	movs	r5, r1
 800f8b0:	291f      	cmp	r1, #31
 800f8b2:	d904      	bls.n	800f8be <_raise_r+0x14>
 800f8b4:	2316      	movs	r3, #22
 800f8b6:	6003      	str	r3, [r0, #0]
 800f8b8:	2001      	movs	r0, #1
 800f8ba:	4240      	negs	r0, r0
 800f8bc:	bd70      	pop	{r4, r5, r6, pc}
 800f8be:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d004      	beq.n	800f8ce <_raise_r+0x24>
 800f8c4:	008a      	lsls	r2, r1, #2
 800f8c6:	189b      	adds	r3, r3, r2
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	2a00      	cmp	r2, #0
 800f8cc:	d108      	bne.n	800f8e0 <_raise_r+0x36>
 800f8ce:	0020      	movs	r0, r4
 800f8d0:	f000 f830 	bl	800f934 <_getpid_r>
 800f8d4:	002a      	movs	r2, r5
 800f8d6:	0001      	movs	r1, r0
 800f8d8:	0020      	movs	r0, r4
 800f8da:	f000 f819 	bl	800f910 <_kill_r>
 800f8de:	e7ed      	b.n	800f8bc <_raise_r+0x12>
 800f8e0:	2a01      	cmp	r2, #1
 800f8e2:	d009      	beq.n	800f8f8 <_raise_r+0x4e>
 800f8e4:	1c51      	adds	r1, r2, #1
 800f8e6:	d103      	bne.n	800f8f0 <_raise_r+0x46>
 800f8e8:	2316      	movs	r3, #22
 800f8ea:	6003      	str	r3, [r0, #0]
 800f8ec:	2001      	movs	r0, #1
 800f8ee:	e7e5      	b.n	800f8bc <_raise_r+0x12>
 800f8f0:	2100      	movs	r1, #0
 800f8f2:	0028      	movs	r0, r5
 800f8f4:	6019      	str	r1, [r3, #0]
 800f8f6:	4790      	blx	r2
 800f8f8:	2000      	movs	r0, #0
 800f8fa:	e7df      	b.n	800f8bc <_raise_r+0x12>

0800f8fc <raise>:
 800f8fc:	b510      	push	{r4, lr}
 800f8fe:	4b03      	ldr	r3, [pc, #12]	@ (800f90c <raise+0x10>)
 800f900:	0001      	movs	r1, r0
 800f902:	6818      	ldr	r0, [r3, #0]
 800f904:	f7ff ffd1 	bl	800f8aa <_raise_r>
 800f908:	bd10      	pop	{r4, pc}
 800f90a:	46c0      	nop			@ (mov r8, r8)
 800f90c:	20000184 	.word	0x20000184

0800f910 <_kill_r>:
 800f910:	2300      	movs	r3, #0
 800f912:	b570      	push	{r4, r5, r6, lr}
 800f914:	4d06      	ldr	r5, [pc, #24]	@ (800f930 <_kill_r+0x20>)
 800f916:	0004      	movs	r4, r0
 800f918:	0008      	movs	r0, r1
 800f91a:	0011      	movs	r1, r2
 800f91c:	602b      	str	r3, [r5, #0]
 800f91e:	f7f6 f8e7 	bl	8005af0 <_kill>
 800f922:	1c43      	adds	r3, r0, #1
 800f924:	d103      	bne.n	800f92e <_kill_r+0x1e>
 800f926:	682b      	ldr	r3, [r5, #0]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d000      	beq.n	800f92e <_kill_r+0x1e>
 800f92c:	6023      	str	r3, [r4, #0]
 800f92e:	bd70      	pop	{r4, r5, r6, pc}
 800f930:	200006ec 	.word	0x200006ec

0800f934 <_getpid_r>:
 800f934:	b510      	push	{r4, lr}
 800f936:	f7f6 f8d5 	bl	8005ae4 <_getpid>
 800f93a:	bd10      	pop	{r4, pc}

0800f93c <_init>:
 800f93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f93e:	46c0      	nop			@ (mov r8, r8)
 800f940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f942:	bc08      	pop	{r3}
 800f944:	469e      	mov	lr, r3
 800f946:	4770      	bx	lr

0800f948 <_fini>:
 800f948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f94a:	46c0      	nop			@ (mov r8, r8)
 800f94c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f94e:	bc08      	pop	{r3}
 800f950:	469e      	mov	lr, r3
 800f952:	4770      	bx	lr
