// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load,sel=address[9..11],a=a,b=b,c=c,d=d,e=e,f=f,g=g,h=h);

    RAM512(in=in,load=a,address=address[0..8],out=oa);
    RAM512(in=in,load=b,address=address[0..8],out=ob);
    RAM512(in=in,load=c,address=address[0..8],out=oc);
    RAM512(in=in,load=d,address=address[0..8],out=od);
    RAM512(in=in,load=e,address=address[0..8],out=oe);
    RAM512(in=in,load=f,address=address[0..8],out=of);
    RAM512(in=in,load=g,address=address[0..8],out=og);
    RAM512(in=in,load=h,address=address[0..8],out=oh);

    Mux8Way16(a=oa,b=ob,c=oc,d=od,e=oe,f=of,g=og,h=oh,sel=address[9..11],out=out);
}