<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: v2.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_6c2c5bdcc18a259193cde7c69e772aae.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">v2.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::arm::v2{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> v2 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        SW_INCR = 0x00, <span class="comment">// Instruction architecturally executed (condition check pass) software increment</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        L1I_CACHE_REFILL = 0x01, <span class="comment">// Level 1 instruction cache refills</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        L1I_TLB_REFILL = 0x02, <span class="comment">// Level 1 instruction TLB refills</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        L1D_CACHE_REFILL = 0x03, <span class="comment">// Level 1 data cache refills</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        L1D_CACHE = 0x04, <span class="comment">// Level 1 data cache accesses</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        L1D_TLB_REFILL = 0x05, <span class="comment">// Level 1 data TLB refills</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        INST_RETIRED = 0x08, <span class="comment">// Instructions architecturally executed</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        EXC_TAKEN = 0x09, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        EXC_RETURN = 0x0a, <span class="comment">// Instructions architecturally executed (condition check pass) - Exception return</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        CID_WRITE_RETIRED = 0x0b, <span class="comment">// Instructions architecturally executed (condition check pass) - Write to CONTEXTIDR</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BR_MIS_PRED = 0x10, <span class="comment">// Mispredicted or not predicted branches speculatively executed</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        CPU_CYCLES = 0x11, <span class="comment">// Cycles</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        BR_PRED = 0x12, <span class="comment">// Predictable branches speculatively executed</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        MEM_ACCESS = 0x13, <span class="comment">// Data memory accesses</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        L1I_CACHE_ACCESS = 0x14, <span class="comment">// Level 1 instruction cache accesses</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        L1D_CACHE_WB = 0x15, <span class="comment">// Level 1 data cache write-backs</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        L2D_CACHE = 0x16, <span class="comment">// Level 2 data cache accesses</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        L2D_CACHE_REFILL = 0x17, <span class="comment">// Level 2 data cache refills</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        L2D_CACHE_WB = 0x18, <span class="comment">// Level 2 data cache write-backs</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        BUS_ACCESS = 0x19, <span class="comment">// Bus access This event counts for every beat of data transferred over the data channels between the core and the Snoop Control Unit (SCU). If both read and write data beats are transferred on a given cycle</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        MEMORY_ERROR = 0x1a, <span class="comment">// Local memory error This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        INST_SPEC = 0x1b, <span class="comment">// Instructions speculatively executed</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        TTBR_WRITE_RETIRED = 0x1c, <span class="comment">// Instruction architecturally executed</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        BUS_MASTER_CYCLE = 0x1d, <span class="comment">// Bus cycles. This event duplicate cycles</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        COUNTER_OVERFLOW = 0x1e, <span class="comment">// For odd-numbered counters</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        L2D_CACHE_ALLOCATE = 0x20, <span class="comment">// Level 2 data/unified cache allocations without refill</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        BR_RETIRED = 0x21, <span class="comment">// Counts all branches on the architecturally executed path that would incur cost if mispredicted</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        BR_MIS_PRED_RETIRED = 0x22, <span class="comment">// Instructions executed</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        STALL_FRONTEND = 0x23, <span class="comment">// Cycles in which no operation issued because there were no operations to issue</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        STALL_BACKEND = 0x24, <span class="comment">// Cycles in which no operation issued due to back-end resources being unavailable</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        L1D_TLB = 0x25, <span class="comment">// Level 1 data TLB accesses</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        L1I_TLB = 0x26, <span class="comment">// Instruction TLB accesses</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        L3D_CACHE_ALLOCATE = 0x29, <span class="comment">// Attributable L3 cache allocation without refill This event counts any full cache line write into the L3 cache which does not cause a linefill</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        L3D_CACHE_REFILL = 0x2a, <span class="comment">// Attributable L3 cache refill This event counts for any cacheable read transaction returning data from the SCU for which the data source was outside the cluster. Transactions such as ReadUnique are counted as read transactions</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        L3D_CACHE = 0x2b, <span class="comment">// Attributable L3 cache access This event counts for any cacheable read transaction returning data from the SCU</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        L2D_TLB_REFILL = 0x2d, <span class="comment">// Attributable L2 data or unified TLB refills. Counts on any refill of the L2TLB caused by either an instruction or data access (MMU must be enabled)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        L2_TLB_REQ = 0x2f, <span class="comment">// Attributable L2 TLB access This event counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        L2D_TLB = 0x2f, <span class="comment">// Attributable L2 TLB access This event counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        REMOTE_ACCESS = 0x31, <span class="comment">// Number of accesses to another socket</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        DTLB_WALK = 0x34, <span class="comment">// Accesses to the data TLB that caused a page walk. Counts any data access which causes L2D_TLB_REFILL to count</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        ITLB_WALK = 0x35, <span class="comment">// Accesses to the instruction TLB that caused a page walk. Counts any instruction which causes L2D_TLB_REFILL to count</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        LL_CACHE_RD = 0x36, <span class="comment">// Last Level cache accesses for reads</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        LL_CACHE_MISS_RD = 0x37, <span class="comment">// Last Level cache misses for reads</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        L1D_CACHE_LMISS_RD = 0x39, <span class="comment">// Counts the number Level 1 data cache long-latency misses</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        OP_RETIRED = 0x3a, <span class="comment">// Counts the number of micro-ops architecturally executed</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        OP_SPEC = 0x3b, <span class="comment">// Counts the number of speculatively executed micro-ops</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        STALL = 0x3c, <span class="comment">// Counts cycles in which no operation is sent for execution</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        STALL_SLOT_BACKEND = 0x3d, <span class="comment">// No operation sent for execution on a slot due to the backend</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        STALL_SLOT_FRONTEND = 0x3e, <span class="comment">// No operation sent for execution on a slot due to the frontend</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        STALL_SLOT = 0x3f, <span class="comment">// No operation sent for execution on a slot</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        L1D_CACHE_RD = 0x40, <span class="comment">// Level 1 data cache read accesses</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        L1D_CACHE_WR = 0x41, <span class="comment">// Level 1 data cache write accesses</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        L1D_CACHE_REFILL_RD = 0x42, <span class="comment">// Level 1 data cache read refills</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        L1D_CACHE_REFILL_WR = 0x43, <span class="comment">// Level 1 data cache write refills</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        L1D_CACHE_REFILL_INNER = 0x44, <span class="comment">// Level 1 data cache refills</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        L1D_CACHE_REFILL_OUTER = 0x45, <span class="comment">// Level 1 data cache refills</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        L1D_CACHE_WB_VICTIM = 0x46, <span class="comment">// Level 1 data cache write-backs (victim eviction)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        L1D_CACHE_WB_CLEAN = 0x47, <span class="comment">// Level 1 data cache write-backs (clean and coherency eviction)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        L1D_CACHE_INVAL = 0x48, <span class="comment">// Level 1 data cache invalidations</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        L1D_TLB_REFILL_RD = 0x4c, <span class="comment">// Level 1 data TLB read refills</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        L1D_TLB_REFILL_WR = 0x4d, <span class="comment">// Level 1 data TLB write refills</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        L1D_TLB_RD = 0x4e, <span class="comment">// Level 1 data TLB read accesses</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        L1D_TLB_WR = 0x4f, <span class="comment">// Level 1 data TLB write accesses</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        L2D_CACHE_RD = 0x50, <span class="comment">// Level 2 data cache read accesses</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        L2D_CACHE_WR = 0x51, <span class="comment">// Level 2 data cache write accesses</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        L2D_CACHE_REFILL_RD = 0x52, <span class="comment">// Level 2 data cache read refills</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        L2D_CACHE_REFILL_WR = 0x53, <span class="comment">// Level 2 data cache write refills</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        L2D_CACHE_WB_VICTIM = 0x56, <span class="comment">// Level 2 data cache victim write-backs</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        L2D_CACHE_WB_CLEAN = 0x57, <span class="comment">// Level 2 data cache cleaning and coherency write-backs</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        L2D_CACHE_INVAL = 0x58, <span class="comment">// Level 2 data cache invalidations</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        L2D_TLB_REFILL_RD = 0x5c, <span class="comment">// Level 2 data TLB refills on read</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        L2D_TLB_REFILL_WR = 0x5d, <span class="comment">// Level 2 data TLB refills on write</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        L2D_TLB_RD = 0x5e, <span class="comment">// Level 2 data TLB accesses on read</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        L2D_TLB_WR = 0x5f, <span class="comment">// Level 2 data TLB accesses on write</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        BUS_ACCESS_RD = 0x60, <span class="comment">// Bus read accesses</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        BUS_ACCESS_WR = 0x61, <span class="comment">// Bus write accesses</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        MEM_ACCESS_RD = 0x66, <span class="comment">// Data memory read accesses (includes SVE)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        MEM_READ_ACCESS = 0x66, <span class="comment">// Data memory read accesses</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        MEM_ACCESS_WR = 0x67, <span class="comment">// Data memory write accesses (includes SVE)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        MEM_WRITE_ACCESS = 0x67, <span class="comment">// Data memory write accesses</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNALIGNED_LD_SPEC = 0x68, <span class="comment">// Unaligned read accesses</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNALIGNED_ST_SPEC = 0x69, <span class="comment">// Unaligned write accesses</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNALIGNED_LDST_SPEC = 0x6a, <span class="comment">// Unaligned accesses (includes speculatively executed SVE load and store operations that access at least one unaligned element address)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNALIGNED_LDST_ACCESS = 0x6a, <span class="comment">// Unaligned accesses</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        LDREX_SPEC = 0x6c, <span class="comment">// Exclusive operations speculatively executed - LDREX or LDX</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        STREX_PASS_SPEC = 0x6d, <span class="comment">// Exclusive operations speculative executed - STREX or STX pass</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        STREX_FAIL_SPEC = 0x6e, <span class="comment">// Exclusive operations speculative executed - STREX or STX fail</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        STREX_SPEC = 0x6f, <span class="comment">// Exclusive operations speculatively executed - STREX or STX</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        LD_SPEC = 0x70, <span class="comment">// Load instructions speculatively executed</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        ST_SPEC = 0x71, <span class="comment">// Store instructions speculatively executed</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        DP_SPEC = 0x73, <span class="comment">// Integer data processing instructions speculatively executed</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        ASE_SPEC = 0x74, <span class="comment">// Advanced SIMD instructions speculatively executed</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        VFP_SPEC = 0x75, <span class="comment">// Floating-point instructions speculatively executed</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        PC_WRITE_SPEC = 0x76, <span class="comment">// Software change of the PC instruction speculatively executed</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        CRYPTO_SPEC = 0x77, <span class="comment">// Cryptographic instructions speculatively executed</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        BR_IMMED_SPEC = 0x78, <span class="comment">// Immediate branches speculatively executed</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        BR_RET_SPEC = 0x79, <span class="comment">// Return branches speculatively executed</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        BR_RETURN_SPEC = 0x79, <span class="comment">// Return branches speculatively executed</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        BR_INDIRECT_SPEC = 0x7a, <span class="comment">// Indirect branches speculatively executed</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        ISB_SPEC = 0x7c, <span class="comment">// ISB barriers speculatively executed</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        DSB_SPEC = 0x7d, <span class="comment">// DSB barriers speculatively executed</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        DMB_SPEC = 0x7e, <span class="comment">// DMB barriers speculatively executed</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        EXC_UNDEF = 0x81, <span class="comment">// Undefined exceptions taken locally</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        EXC_SVC = 0x82, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        EXC_PABORT = 0x83, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        EXC_DABORT = 0x84, <span class="comment">// Exceptions taken locally</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        EXC_IRQ = 0x86, <span class="comment">// Exceptions taken locally</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        EXC_FIQ = 0x87, <span class="comment">// Exceptions taken locally</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        EXC_SMC = 0x88, <span class="comment">// Exceptions taken locally</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        EXC_HVC = 0x8a, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        EXC_TRAP_PABORT = 0x8b, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        EXC_TRAP_DABORT = 0x8c, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        EXC_TRAP_OTHER = 0x8d, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        EXC_TRAP_IRQ = 0x8e, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        EXC_TRAP_FIQ = 0x8f, <span class="comment">// Exceptions taken</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        RC_LD_SPEC = 0x90, <span class="comment">// Release consistency instructions speculatively executed (load-acquire)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        RC_ST_SPEC = 0x91, <span class="comment">// Release consistency instructions speculatively executed (store-release)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        L3_CACHE_RD = 0xA0, <span class="comment">// L3 cache read</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        SAMPLE_POP = 0x4000, <span class="comment">// Number of operations that might be sampled by SPE</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        SAMPLE_FEED = 0x4001, <span class="comment">// Number of times the SPE sample interval counter reaches zero and is reloaded</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        SAMPLE_FILTRATE = 0x4002, <span class="comment">// Number of times SPE completed sample record passes the SPE filters and is written to the buffer</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        SAMPLE_COLLISION = 0x4003, <span class="comment">// Number of times SPE has a sample record taken when the previous sampled operation has not yet completed its record</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        CNT_CYCLES = 0x4004, <span class="comment">// Constant frequency cycles</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        STALL_BACKEND_MEM = 0x4005, <span class="comment">// No operation sent due to the backend and memory stalls</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        L1I_CACHE_LMISS = 0x4006, <span class="comment">// Counts L1 instruction cache long latency misses</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        L2D_CACHE_LMISS_RD = 0x4009, <span class="comment">// Counts L2 cache long latency misses</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        TRB_WRAP = 0x400C, <span class="comment">// Trace buffer current write pointer wrapped</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        TRCEXTOUT0 = 0x4010, <span class="comment">// PE Trace Unit external output 0 This event is not exported to the trace unit</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        TRCEXTOUT1 = 0x4011, <span class="comment">// PE Trace Unit external output 1 This event is not exported to the trace unit</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        TRCEXTOUT2 = 0x4012, <span class="comment">// PE Trace Unit external output 2 This event is not exported to the trace unit</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        TRCEXTOUT3 = 0x4013, <span class="comment">// PE Trace Unit external output 3 This event is not exported to the trace unit</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        CTI_TRIGOUT4 = 0x4018, <span class="comment">// Cross-trigger Interface output trigger 4</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        CTI_TRIGOUT5 = 0x4019, <span class="comment">// Cross-trigger Interface output trigger 5</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        CTI_TRIGOUT6 = 0x401a, <span class="comment">// Cross-trigger Interface output trigger 6</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        CTI_TRIGOUT7 = 0x401b, <span class="comment">// Cross-trigger Interface output trigger 7</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        LDST_ALIGN_LAT = 0x4020, <span class="comment">// Access with additional latency from alignment</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        LD_ALIGN_LAT = 0x4021, <span class="comment">// Load with additional latency from alignment</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        ST_ALIGN_LAT = 0x4022, <span class="comment">// Store with additional latency from alignment</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        MEM_ACCESS_CHECKED = 0x4024, <span class="comment">// Checked data memory access</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        MEM_ACCESS_RD_CHECKED = 0x4025, <span class="comment">// Checked data memory access</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        MEM_ACCESS_WR_CHECKED = 0x4026, <span class="comment">// Checked data memory access</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        ASE_INST_SPEC = 0x8005, <span class="comment">// Advanced SIMD operations sepculatively executed</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        SVE_INST_SPEC = 0x8006, <span class="comment">// SVE operations sepculatively executed</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        FP_HP_SPEC = 0x8014, <span class="comment">// Half-precision floating-point operation speculatively executed</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        FP_SP_SPEC = 0x8018, <span class="comment">// Single-precision floating-point operation speculatively executed</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        FP_DP_SPEC = 0x801C, <span class="comment">// Double-precision floating-point operation speculatively executed</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        SVE_PRED_SPEC = 0x8074, <span class="comment">// SVE predicated operations speculatively executed</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        SVE_PRED_EMPTY_SPEC = 0x8075, <span class="comment">// SVE predicated operations with no active predicates speculatively executed</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        SVE_PRED_FULL_SPEC = 0x8076, <span class="comment">// SVE predicated operations with all active predicates speculatively executed</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        SVE_PRED_PARTIAL_SPEC = 0x8077, <span class="comment">// SVE predicated operations with partially active predicates speculatively executed</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        SVE_PRED_NOT_FULL_SPEC = 0x8079, <span class="comment">// SVE predicated operations speculatively executed with a Governing predicate in which at least one element is FALSE</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        SVE_LDFF_SPEC = 0x80bc, <span class="comment">// SVE first-fault load operations speculatively executed</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        SVE_LDFF_FAULT_SPEC = 0x80bd, <span class="comment">// SVE first-fault load operations speculatively executed which set FFR bit to 0</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        FP_SCALE_OPS_SPEC = 0x80c0, <span class="comment">// Scalable floating-point element operations speculatively executed</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        FP_FIXED_OPS_SPEC = 0x80c1, <span class="comment">// Non-scalable floating-point element operations speculatively executed</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        ASE_SVE_INT8_SPEC = 0x80e3, <span class="comment">// Operation counted by ASE_SVE_INT_SPEC where the largest type is 8-bit integer</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        ASE_SVE_INT16_SPEC = 0x80e7, <span class="comment">// Operation counted by ASE_SVE_INT_SPEC where the largest type is 16-bit integer</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        ASE_SVE_INT32_SPEC = 0x80eb, <span class="comment">// Operation counted by ASE_SVE_INT_SPEC where the largest type is 32-bit integer</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        ASE_SVE_INT64_SPEC = 0x80ef, <span class="comment">// Operation counted by ASE_SVE_INT_SPEC where the largest type is 64-bit integer</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    };</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;};</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">namespace </span>v2 = optkit::arm::v2;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
