<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3864" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3864{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3864{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3864{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3864{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_3864{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3864{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.44px;}
#t7_3864{left:837px;bottom:1061px;}
#t8_3864{left:844px;bottom:1054px;}
#t9_3864{left:69px;bottom:1030px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_3864{left:69px;bottom:1003px;}
#tb_3864{left:95px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3864{left:69px;bottom:980px;}
#td_3864{left:95px;bottom:984px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#te_3864{left:69px;bottom:957px;}
#tf_3864{left:95px;bottom:961px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_3864{left:95px;bottom:944px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_3864{left:69px;bottom:918px;}
#ti_3864{left:95px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tj_3864{left:95px;bottom:904px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#tk_3864{left:759px;bottom:903px;}
#tl_3864{left:771px;bottom:904px;letter-spacing:-0.1px;word-spacing:-0.57px;}
#tm_3864{left:820px;bottom:903px;}
#tn_3864{left:832px;bottom:904px;letter-spacing:-0.14px;}
#to_3864{left:69px;bottom:878px;}
#tp_3864{left:95px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tq_3864{left:69px;bottom:857px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tr_3864{left:69px;bottom:833px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#ts_3864{left:69px;bottom:816px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_3864{left:69px;bottom:133px;letter-spacing:-0.11px;}
#tu_3864{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#tv_3864{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_3864{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3864{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3864{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3864{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3864{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3864{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s7_3864{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3864" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3864Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3864" style="-webkit-user-select: none;"><object width="935" height="1210" data="3864/3864.svg" type="image/svg+xml" id="pdf3864" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3864" class="t s1_3864">20-156 </span><span id="t2_3864" class="t s1_3864">Vol. 3B </span>
<span id="t3_3864" class="t s2_3864">PERFORMANCE MONITORING </span>
<span id="t4_3864" class="t s3_3864">Memory store operations typically do not limit performance since they update the memory with no operation that </span>
<span id="t5_3864" class="t s3_3864">directly depends on them. Thus, data out of this facility should be carefully used once stores are suspected as a </span>
<span id="t6_3864" class="t s3_3864">performance limiter; for example, once the TMA node of Backend_Bound.Memory_Bound.Store_Bound is flagged </span>
<span id="t7_3864" class="t s4_3864">6 </span>
<span id="t8_3864" class="t s3_3864">. </span>
<span id="t9_3864" class="t s3_3864">To enable the store latency facility, software must complete the following steps: </span>
<span id="ta_3864" class="t s5_3864">• </span><span id="tb_3864" class="t s3_3864">Complete the PEBS configuration steps. </span>
<span id="tc_3864" class="t s5_3864">• </span><span id="td_3864" class="t s3_3864">Set the Memory Info bit in the PEBS_DATA_CFG MSR. </span>
<span id="te_3864" class="t s5_3864">• </span><span id="tf_3864" class="t s3_3864">Program the MEM_TRANS_RETIRED.STORE_SAMPLE event on general-purpose performance-monitoring </span>
<span id="tg_3864" class="t s3_3864">counter 0 (IA32_PERFEVTSEL0[15:0] = 2CDH). </span>
<span id="th_3864" class="t s5_3864">• </span><span id="ti_3864" class="t s3_3864">Setup the PEBS buffer to hold at least two records, setting both ‘PEBS Absolute Maximum’ and ‘PEBS Interrupt </span>
<span id="tj_3864" class="t s3_3864">Threshold’, should any other counter be used by PEBS (that is whenever IA32_PEBS_ENABLE[x] </span><span id="tk_3864" class="t s6_3864">≠ </span><span id="tl_3864" class="t s3_3864">0 for x </span><span id="tm_3864" class="t s6_3864">≠ </span><span id="tn_3864" class="t s3_3864">0). </span>
<span id="to_3864" class="t s5_3864">• </span><span id="tp_3864" class="t s3_3864">Set IA32_PEBS_ENABLE[0]. </span>
<span id="tq_3864" class="t s3_3864">The store latency information is written into a PEBS record as shown in Table 20-48. </span>
<span id="tr_3864" class="t s3_3864">The store latency relies on the PEBS facility, so the PEBS configuration must be completed first. Unlike load latency, </span>
<span id="ts_3864" class="t s3_3864">there is no option to filter on a subset of stores that exceed a certain threshold. </span>
<span id="tt_3864" class="t s7_3864">6. </span><span id="tu_3864" class="t s7_3864">For more details about the method, refer to Section B.1, “Top-Down Analysis Method” of the Intel® 64 and IA-32 Architectures Opti- </span>
<span id="tv_3864" class="t s7_3864">mization Reference Manual. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
