// Seed: 3540514552
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6
);
  assign id_3 = (id_4 ^ id_1);
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output supply1 id_11
);
  logic [7:0] id_13;
  assign id_13[1][1 : 1] = 1'h0;
  module_0(
      id_11, id_5, id_8, id_4, id_2, id_9, id_4
  );
  wire id_14;
  assign id_1 = 1'h0 ^ 1;
  wire id_15;
endmodule
