

================================================================
== Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      258|  40.000 ns|  2.580 us|    4|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        2|      256|         2|          1|          1|  2 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    230|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln354_1_fu_177_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln354_fu_157_p2        |         +|   0|  0|  40|          33|           1|
    |add_ln359_fu_200_p2        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln354_fu_152_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln359_fu_147_p2       |      icmp|   0|  0|  39|          32|          32|
    |select_ln354_1_fu_183_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln354_fu_171_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 158|         112|          81|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    8|         16|
    |i_fu_68                  |   9|          2|    2|          4|
    |in_mat_data_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_fu_72     |   9|          2|   33|         66|
    |j_fu_64                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   55|        110|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_68                  |   2|   0|    2|          0|
    |icmp_ln359_reg_252       |   1|   0|    1|          0|
    |indvar_flatten_fu_72     |  33|   0|   33|          0|
    |j_2_reg_247              |   8|   0|    8|          0|
    |j_fu_64                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2|  return value|
|in_mat_data_dout            |   in|    8|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_num_data_valid  |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_fifo_cap        |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_empty_n         |   in|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_read            |  out|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|imgInput_cols_val           |   in|   32|     ap_none|                                            imgInput_cols_val|        scalar|
|bound                       |   in|   33|     ap_none|                                                        bound|        scalar|
|line_buffer_1_address0      |  out|    7|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_ce0           |  out|    1|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_we0           |  out|    1|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_1_d0            |  out|    8|   ap_memory|                                                line_buffer_1|         array|
|line_buffer_address0        |  out|    7|   ap_memory|                                                  line_buffer|         array|
|line_buffer_ce0             |  out|    1|   ap_memory|                                                  line_buffer|         array|
|line_buffer_we0             |  out|    1|   ap_memory|                                                  line_buffer|         array|
|line_buffer_d0              |  out|    8|   ap_memory|                                                  line_buffer|         array|
+----------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %bound"   --->   Operation 11 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val"   --->   Operation 12 'read' 'imgInput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i33 0, i33 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln354 = store i2 0, i2 %i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 14 'store' 'store_ln354' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln359 = store i8 0, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 15 'store' 'store_ln359' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_365_3"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_2 = load i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 17 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i33 %indvar_flatten" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln359_1 = zext i8 %j_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 19 'zext' 'zext_ln359_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln359 = icmp_slt  i32 %zext_ln359_1, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 20 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.59ns)   --->   "%icmp_ln354 = icmp_eq  i33 %indvar_flatten_load, i33 %bound_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 21 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.59ns)   --->   "%add_ln354 = add i33 %indvar_flatten_load, i33 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 22 'add' 'add_ln354' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %for.inc33.loopexit, void %for.end35.exitStub" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 23 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln354 = store i33 %add_ln354, i33 %indvar_flatten" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 24 'store' 'store_ln354' <Predicate = (!icmp_ln354)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_354_1_VITIS_LOOP_359_2_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 256, i64 128"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.24ns)   --->   "%select_ln354 = select i1 %icmp_ln359, i8 %j_2, i8 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 28 'select' 'select_ln354' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.56ns)   --->   "%add_ln354_1 = add i2 %i_load, i2 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 29 'add' 'add_ln354_1' <Predicate = (!icmp_ln359)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln354_1 = select i1 %icmp_ln359, i2 %i_load, i2 %add_ln354_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 30 'select' 'select_ln354_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i2 %select_ln354_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 31 'trunc' 'trunc_ln354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i8 %select_ln354" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 32 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln361 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:361]   --->   Operation 33 'specpipeline' 'specpipeline_ln361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.63ns)   --->   "%read_word = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:363]   --->   Operation 34 'read' 'read_word' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln359" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 35 'getelementptr' 'line_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln359" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 36 'getelementptr' 'line_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %trunc_ln354, void %arrayidx2732.1.case.0, void %arrayidx2732.1.case.1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 37 'br' 'br_ln366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln366 = store i8 %read_word, i7 %line_buffer_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 38 'store' 'store_ln366' <Predicate = (!trunc_ln354)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln366 = br void %arrayidx2732.1.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 39 'br' 'br_ln366' <Predicate = (!trunc_ln354)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln366 = store i8 %read_word, i7 %line_buffer_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 40 'store' 'store_ln366' <Predicate = (trunc_ln354)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln366 = br void %arrayidx2732.1.exit" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:366]   --->   Operation 41 'br' 'br_ln366' <Predicate = (trunc_ln354)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln359 = add i8 %select_ln354, i8 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 42 'add' 'add_ln359' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln354 = store i2 %select_ln354_1, i2 %i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354]   --->   Operation 43 'store' 'store_ln354' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln359 = store i8 %add_ln359, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 44 'store' 'store_ln359' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln359 = br void %VITIS_LOOP_365_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359]   --->   Operation 45 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput_cols_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0111]
i                      (alloca           ) [ 0111]
indvar_flatten         (alloca           ) [ 0110]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
bound_read             (read             ) [ 0110]
imgInput_cols_val_read (read             ) [ 0110]
store_ln0              (store            ) [ 0000]
store_ln354            (store            ) [ 0000]
store_ln359            (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_2                    (load             ) [ 0101]
indvar_flatten_load    (load             ) [ 0000]
zext_ln359_1           (zext             ) [ 0000]
icmp_ln359             (icmp             ) [ 0101]
icmp_ln354             (icmp             ) [ 0110]
add_ln354              (add              ) [ 0000]
br_ln354               (br               ) [ 0000]
store_ln354            (store            ) [ 0000]
i_load                 (load             ) [ 0000]
specloopname_ln0       (specloopname     ) [ 0000]
speclooptripcount_ln0  (speclooptripcount) [ 0000]
select_ln354           (select           ) [ 0000]
add_ln354_1            (add              ) [ 0000]
select_ln354_1         (select           ) [ 0000]
trunc_ln354            (trunc            ) [ 0101]
zext_ln359             (zext             ) [ 0000]
specpipeline_ln361     (specpipeline     ) [ 0000]
read_word              (read             ) [ 0000]
line_buffer_addr       (getelementptr    ) [ 0000]
line_buffer_1_addr     (getelementptr    ) [ 0000]
br_ln366               (br               ) [ 0000]
store_ln366            (store            ) [ 0000]
br_ln366               (br               ) [ 0000]
store_ln366            (store            ) [ 0000]
br_ln366               (br               ) [ 0000]
add_ln359              (add              ) [ 0000]
store_ln354            (store            ) [ 0000]
store_ln359            (store            ) [ 0000]
br_ln359               (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput_cols_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_cols_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_mat_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_354_1_VITIS_LOOP_359_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bound_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="33" slack="0"/>
<pin id="78" dir="0" index="1" bw="33" slack="0"/>
<pin id="79" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="imgInput_cols_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgInput_cols_val_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="read_word_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_word/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="line_buffer_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="line_buffer_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln366_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln366_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln366/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="33" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln354_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln359_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln359/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_2_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="1"/>
<pin id="142" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln359_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln359_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln359_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln354_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="33" slack="0"/>
<pin id="154" dir="0" index="1" bw="33" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln354_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="33" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln354/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln354_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="33" slack="0"/>
<pin id="165" dir="0" index="1" bw="33" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="2"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln354_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="8" slack="1"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln354/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln354_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln354_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln354_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln354_1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln354_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln354/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln359_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln359/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln359_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln359/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln354_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="2"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln359_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln359/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="223" class="1005" name="i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="230" class="1005" name="indvar_flatten_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="33" slack="0"/>
<pin id="232" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="237" class="1005" name="bound_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="33" slack="1"/>
<pin id="239" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="imgInput_cols_val_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_cols_val_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln359_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln359 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="88" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="88" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="101" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="137" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="140" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="140" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="168" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="177" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="171" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="204"><net_src comp="171" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="183" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="200" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="64" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="68" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="233"><net_src comp="72" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="240"><net_src comp="76" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="245"><net_src comp="82" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="250"><net_src comp="137" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="255"><net_src comp="147" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_1 | {3 }
	Port: line_buffer | {3 }
	Port: in_mat_data | {}
 - Input state : 
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 : imgInput_cols_val | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 : bound | {1 }
	Port: resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 : in_mat_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln354 : 1
		store_ln359 : 1
	State 2
		zext_ln359_1 : 1
		icmp_ln359 : 2
		icmp_ln354 : 1
		add_ln354 : 1
		br_ln354 : 2
		store_ln354 : 2
	State 3
		add_ln354_1 : 1
		select_ln354_1 : 2
		trunc_ln354 : 3
		zext_ln359 : 1
		line_buffer_addr : 2
		line_buffer_1_addr : 2
		br_ln366 : 4
		store_ln366 : 3
		store_ln366 : 3
		add_ln359 : 1
		store_ln354 : 3
		store_ln359 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln359_fu_147         |    0    |    39   |
|          |         icmp_ln354_fu_152         |    0    |    40   |
|----------|-----------------------------------|---------|---------|
|          |          add_ln354_fu_157         |    0    |    40   |
|    add   |         add_ln354_1_fu_177        |    0    |    10   |
|          |          add_ln359_fu_200         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|  select  |        select_ln354_fu_171        |    0    |    8    |
|          |       select_ln354_1_fu_183       |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |       bound_read_read_fu_76       |    0    |    0    |
|   read   | imgInput_cols_val_read_read_fu_82 |    0    |    0    |
|          |        read_word_read_fu_88       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |        zext_ln359_1_fu_143        |    0    |    0    |
|          |         zext_ln359_fu_194         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln354_fu_190        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   154   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bound_read_reg_237      |   33   |
|           i_reg_223          |    2   |
|      icmp_ln359_reg_252      |    1   |
|imgInput_cols_val_read_reg_242|   32   |
|    indvar_flatten_reg_230    |   33   |
|          j_2_reg_247         |    8   |
|           j_reg_216          |    8   |
+------------------------------+--------+
|             Total            |   117  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   154  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   117  |    -   |
+-----------+--------+--------+
|   Total   |   117  |   154  |
+-----------+--------+--------+
