// Seed: 2880587931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_6) begin : LABEL_0
    id_5 = 1;
  end
endmodule
module module_1 (
    output wand id_0,
    output wire id_1
    , id_7,
    input supply1 id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5
);
  assign id_1 = 1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
