Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_018.champsimtrace.xz
LHT KB: 126.25
SCC KB: 1.56
Total KB: 127.81
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3615902 heartbeat IPC: 2.76556 cumulative IPC: 2.76556 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7236460 heartbeat IPC: 2.762 cumulative IPC: 2.76378 (Simulation time: 0 hr 6 min 57 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10711646 heartbeat IPC: 2.87754 cumulative IPC: 2.80069 (Simulation time: 0 hr 10 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14223021 heartbeat IPC: 2.84789 cumulative IPC: 2.81234 (Simulation time: 0 hr 13 min 16 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17839301 heartbeat IPC: 2.76527 cumulative IPC: 2.8028 (Simulation time: 0 hr 16 min 36 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17839301 (Simulation time: 0 hr 16 min 36 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35908508 heartbeat IPC: 0.553428 cumulative IPC: 0.553428 (Simulation time: 0 hr 21 min 0 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 54163742 heartbeat IPC: 0.547788 cumulative IPC: 0.550593 (Simulation time: 0 hr 24 min 53 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 72214731 heartbeat IPC: 0.553986 cumulative IPC: 0.55172 (Simulation time: 0 hr 28 min 12 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 90416820 heartbeat IPC: 0.549388 cumulative IPC: 0.551135 (Simulation time: 0 hr 29 min 43 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 108659749 heartbeat IPC: 0.548157 cumulative IPC: 0.550537 (Simulation time: 0 hr 30 min 23 sec) 
Finished CPU 0 instructions: 50000002 cycles: 90820451 cumulative IPC: 0.550537 (Simulation time: 0 hr 30 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.550537 instructions: 50000002 cycles: 90820451
L1D TOTAL     ACCESS:   18669887  HIT:   16452192  MISS:    2217695
L1D LOAD      ACCESS:    7055768  HIT:    6316370  MISS:     739398
L1D RFO       ACCESS:    5852005  HIT:    4899458  MISS:     952547
L1D PREFETCH  ACCESS:    5762114  HIT:    5236364  MISS:     525750
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7098277  ISSUED:    6894925  USEFUL:     186020  USELESS:     339819
L1D AVERAGE MISS LATENCY: 175.35 cycles
L1I TOTAL     ACCESS:   20544532  HIT:   17931603  MISS:    2612929
L1I LOAD      ACCESS:   10051909  HIT:    9609518  MISS:     442391
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10492623  HIT:    8322085  MISS:    2170538
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   12066774  ISSUED:   12066774  USEFUL:    1910846  USELESS:     259660
L1I AVERAGE MISS LATENCY: 14.3675 cycles
L2C TOTAL     ACCESS:    6995570  HIT:    5134002  MISS:    1861568
L2C LOAD      ACCESS:     539815  HIT:     275288  MISS:     264527
L2C RFO       ACCESS:     951766  HIT:      20060  MISS:     931706
L2C PREFETCH  ACCESS:    4333946  HIT:    3671113  MISS:     662833
L2C WRITEBACK ACCESS:    1170043  HIT:    1167541  MISS:       2502
L2C PREFETCH  REQUESTED:    3005200  ISSUED:    3004741  USEFUL:      25441  USELESS:     638203
L2C AVERAGE MISS LATENCY: 215.626 cycles
LLC TOTAL     ACCESS:    3743485  HIT:    2328473  MISS:    1415012
LLC LOAD      ACCESS:     264520  HIT:     163122  MISS:     101398
LLC RFO       ACCESS:     931700  HIT:     137523  MISS:     794177
LLC PREFETCH  ACCESS:    1446278  HIT:     928686  MISS:     517592
LLC WRITEBACK ACCESS:    1100987  HIT:    1099142  MISS:       1845
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      26044  USELESS:     491514
LLC AVERAGE MISS LATENCY: 276.011 cycles
Major fault: 0 Minor fault: 22450
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     391158  ROW_BUFFER_MISS:    1021737
 DBUS_CONGESTED:    1397941
 WQ ROW_BUFFER_HIT:     280628  ROW_BUFFER_MISS:     613521  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 209.277

Branch types
NOT_BRANCH: 41741019 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930882 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

