<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2410874</Best-caseLatency>
            <Average-caseLatency>2410874</Average-caseLatency>
            <Worst-caseLatency>2410874</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.035 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.035 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.035 ms</Worst-caseRealTimeLatency>
            <Interval-min>2410875</Interval-min>
            <Interval-max>2410875</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4099</TripCount>
                <Latency>2410212</Latency>
                <AbsoluteTimeLatency>8033236</AbsoluteTimeLatency>
                <IterationLatency>588</IterationLatency>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>92</BRAM_18K>
            <DSP>402</DSP>
            <FF>137081</FF>
            <LUT>85665</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_587</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>587</ID>
                    <BindInstances>add_ln260_fu_263_p2 add_ln260_1_fu_289_p2 add_ln262_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_602</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>602</ID>
                    <BindInstances>add_ln304_fu_194_p2 add_ln306_fu_216_p2 add_ln306_1_fu_222_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_615</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>615</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_343</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>343</ID>
                            <BindInstances>add_ln134_fu_13454_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln134_1_fu_13481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_U fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_623</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>623</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_343</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>343</ID>
                            <BindInstances>add_ln134_fu_13454_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln134_1_fu_13481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_U fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Run_fu_631</InstName>
                    <ModuleName>Run</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>631</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Run_Pipeline_SUM_UP_fu_343</InstName>
                            <ModuleName>Run_Pipeline_SUM_UP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>343</ID>
                            <BindInstances>add_ln134_fu_13454_p2 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U79 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U82 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U81 fadd_32ns_32ns_32_7_full_dsp_1_U80 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U78 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln134_1_fu_13481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dh_tmp_U fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U90 fadd_32ns_32ns_32_7_full_dsp_1_U91 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89 fadd_32ns_32ns_32_7_full_dsp_1_U89</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_639</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>639</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U97 fdiv_32ns_32ns_32_12_no_dsp_1_U99 fmul_32ns_32ns_32_4_max_dsp_1_U98</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_658</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>658</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U97 fdiv_32ns_32ns_32_12_no_dsp_1_U99 fmul_32ns_32ns_32_4_max_dsp_1_U98</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_677</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>677</ID>
                    <BindInstances>fadd_32ns_32ns_32_7_full_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U97 fdiv_32ns_32ns_32_12_no_dsp_1_U99 fmul_32ns_32ns_32_4_max_dsp_1_U98</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_697</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>697</ID>
                    <BindInstances>add_ln327_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_709</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>709</ID>
                    <BindInstances>add_ln338_fu_263_p2 add_ln338_1_fu_356_p2 add_ln340_fu_322_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>trotters_local_V_0_0_U trotters_local_V_0_1_U trotters_local_V_1_0_U trotters_local_V_1_1_U trotters_local_V_2_0_U trotters_local_V_2_1_U trotters_local_V_3_0_U trotters_local_V_3_1_U jcoup_local_0_0_U jcoup_local_0_1_U jcoup_local_1_0_U jcoup_local_1_1_U jcoup_local_2_0_U jcoup_local_2_1_U jcoup_local_3_0_U jcoup_local_3_1_U fmul_32ns_32ns_32_4_max_dsp_1_U138 stage_2_fu_823_p2 add_ln288_fu_845_p2 add_ln289_fu_870_p2 ofst_5_fu_900_p2 add_ln281_2_fu_1295_p2 add_ln288_1_fu_927_p2 add_ln289_1_fu_966_p2 ofst_7_fu_1009_p2 add_ln281_fu_1315_p2 add_ln288_2_fu_1036_p2 add_ln289_2_fu_1075_p2 ofst_8_fu_1118_p2 add_ln281_4_fu_1335_p2 add_ln288_3_fu_1145_p2 add_ln289_3_fu_1188_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1</Name>
            <Loops>
                <READ_TROTTERS_READ_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_READ_TROTTERS_1>
                        <Name>READ_TROTTERS_READ_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_READ_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1006</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>580</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_263_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_1_fu_289_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:260" URAM="0" VARIABLE="add_ln260_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_READ_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_331_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:262" URAM="0" VARIABLE="add_ln262"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_JCOUP</Name>
            <Loops>
                <READ_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.883 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.883 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.883 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_JCOUP>
                        <Name>READ_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>0.877 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26951</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2528</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_194_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_216_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:306" URAM="0" VARIABLE="add_ln306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="READ_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_1_fu_222_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:306" URAM="0" VARIABLE="add_ln306_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Run_Pipeline_SUM_UP</Name>
            <Loops>
                <SUM_UP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120</Best-caseLatency>
                    <Average-caseLatency>120</Average-caseLatency>
                    <Worst-caseLatency>120</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SUM_UP>
                        <Name>SUM_UP</Name>
                        <TripCount>32</TripCount>
                        <Latency>118</Latency>
                        <AbsoluteTimeLatency>0.393 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>57</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SUM_UP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>122</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>27765</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>18626</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_13454_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U76" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U79" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U82" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U81" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U80" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U77" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U78" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="fp_buffer_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="SUM_UP" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:105" URAM="0" VARIABLE="fp_buffer_254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SUM_UP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_13481_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>173</Best-caseLatency>
                    <Average-caseLatency>173</Average-caseLatency>
                    <Worst-caseLatency>173</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.577 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.577 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.577 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>173</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>29734</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>20045</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dh_tmp_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:128" URAM="0" VARIABLE="dh_tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U90" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U91" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U90" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U91" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U89" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:67" URAM="0" VARIABLE="add3_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RunFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.996 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>796</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>733</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U97" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:187" URAM="0" VARIABLE="dh_tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:191" URAM="0" VARIABLE="dh_tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U97" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:192" URAM="0" VARIABLE="dh_tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U99" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:202" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:202" URAM="0" VARIABLE="mul9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.237 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.237 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.237 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>71</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>64</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6428</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_162_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:327" URAM="0" VARIABLE="add_ln327"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
            <Loops>
                <WRITE_TROTTERS_WRITE_TROTTERS_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_WRITE_TROTTERS_1>
                        <Name>WRITE_TROTTERS_WRITE_TROTTERS_1</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_WRITE_TROTTERS_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>989</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>986</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_263_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:338" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_1_fu_356_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:338" URAM="0" VARIABLE="add_ln338_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_WRITE_TROTTERS_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_322_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:340" URAM="0" VARIABLE="add_ln340"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2410874</Best-caseLatency>
                    <Average-caseLatency>2410874</Average-caseLatency>
                    <Worst-caseLatency>2410874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.035 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.035 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.035 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2410875</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4099</TripCount>
                        <Latency>2410212</Latency>
                        <AbsoluteTimeLatency>8.033 ms</AbsoluteTimeLatency>
                        <IterationLatency>588</IterationLatency>
                        <PipelineDepth>588</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>402</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>137081</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>85665</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_0_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_0_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_1_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_1_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_2_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_2_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_3_0_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trotters_local_V_3_1_U" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:225" URAM="0" VARIABLE="trotters_local_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_0_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_0_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_1_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_1_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_2_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_2_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_3_0_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="jcoup_local_3_1_U" SOURCE="" URAM="0" VARIABLE="jcoup_local_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:244" URAM="0" VARIABLE="dh_tunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="stage_2_fu_823_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:270" URAM="0" VARIABLE="stage_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_845_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:288" URAM="0" VARIABLE="add_ln288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_fu_870_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:289" URAM="0" VARIABLE="add_ln289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_5_fu_900_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="ofst_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_2_fu_1295_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="add_ln281_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_1_fu_927_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:288" URAM="0" VARIABLE="add_ln288_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_1_fu_966_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:289" URAM="0" VARIABLE="add_ln289_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_7_fu_1009_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="ofst_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_1315_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="add_ln281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_2_fu_1036_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:288" URAM="0" VARIABLE="add_ln288_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_2_fu_1075_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:289" URAM="0" VARIABLE="add_ln289_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="ofst_8_fu_1118_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="ofst_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_4_fu_1335_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:281" URAM="0" VARIABLE="add_ln281_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_3_fu_1145_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:288" URAM="0" VARIABLE="add_ln288_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_3_fu_1188_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:289" URAM="0" VARIABLE="add_ln289_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="dsp" op="fadd"/>
        </config_op>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jcoup" index="1" direction="in" srcType=" const *" srcSize="2048">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_rand" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="log_rand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="jcoup_1" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 31 to 0 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="jcoup_2" access="W" description="Data signal of jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="jcoup" access="W" description="Bit 63 to 32 of jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="jperp" access="W" description="Data signal of jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="jperp" access="W" description="Bit 31 to 0 of jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="log_rand_1" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 31 to 0 of log_rand"/>
                    </fields>
                </register>
                <register offset="0x48" name="log_rand_2" access="W" description="Data signal of log_rand" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_rand" access="W" description="Bit 63 to 32 of log_rand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="log_rand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="trotters"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="2048" final_bitwidth="1024" argName="jcoup"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="log_rand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="log_rand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem1">2048 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;64&gt;*</column>
                    <column name="jcoup">in,  const *</column>
                    <column name="h">in, float const *</column>
                    <column name="jperp">in, float const </column>
                    <column name="beta">in, float const </column>
                    <column name="log_rand">in, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem0, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="jcoup">m_axi_gmem1, interface, , </column>
                    <column name="jcoup">s_axi_control jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="jcoup">s_axi_control jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem2, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="jperp">s_axi_control jperp, register, , offset=0x34 range=32</column>
                    <column name="beta">s_axi_control beta, register, , offset=0x3c range=32</column>
                    <column name="log_rand">m_axi_gmem3, interface, , </column>
                    <column name="log_rand">s_axi_control log_rand_1, register, offset, offset=0x44 range=32</column>
                    <column name="log_rand">s_axi_control log_rand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem0">Multiple burst reads of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:260:5</column>
                    <column name="m_axi_gmem1">Multiple burst reads of variable length and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:306:23</column>
                    <column name="m_axi_gmem0">Multiple burst writes of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:338:5</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">jcoup, Alignment is insufficient current alignment is 64 byte(s) but 256 is required, 214-228, Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:306:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

