// Seed: 175772956
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13,
    input wire id_14,
    output tri id_15
);
  always @(id_11);
  assign id_1 = -1;
  assign module_1.id_0 = 0;
  logic id_17;
  assign id_15 = -1;
  wire id_18;
  ;
  assign id_1 = id_9;
  wire id_19;
  wire id_20;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    output wire id_0,
    input tri0 _id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    output wire id_7,
    output wire id_8
);
  assign id_4 = id_1;
  logic [1 : -1] id_10;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5,
      id_2,
      id_5,
      id_5,
      id_6,
      id_6,
      id_2,
      id_2,
      id_5,
      id_5,
      id_7,
      id_6,
      id_2,
      id_0
  );
  wire [id_1 : !  1] id_11;
endmodule
