[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MacroArgMismatch/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 65
LIB: work
FILE: ${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv
n<> u<64> t<Top_level_rule> c<1> l<2:1> el<7:1>
  n<> u<1> t<Null_rule> p<64> s<63> l<2:1> el<2:1>
  n<> u<63> t<Source_text> p<64> c<62> l<2:1> el<6:10>
    n<> u<62> t<Description> p<63> c<61> l<2:1> el<6:10>
      n<> u<61> t<Module_declaration> p<62> c<12> l<2:1> el<6:10>
        n<> u<12> t<Module_ansi_header> p<61> c<2> s<24> l<2:1> el<2:24>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<2:1> el<2:7>
          n<test> u<3> t<STRING_CONST> p<12> s<4> l<2:8> el<2:12>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<2:12> el<2:12>
          n<> u<11> t<Port_declaration_list> p<12> c<10> l<2:12> el<2:23>
            n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<2:13> el<2:22>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<2:13> el<2:18>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<2:13> el<2:18>
                n<> u<7> t<Net_port_type> p<8> c<6> l<2:19> el<2:19>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<2:19> el<2:19>
              n<clk> u<9> t<STRING_CONST> p<10> l<2:19> el<2:22>
        n<> u<24> t<Non_port_module_item> p<61> c<23> s<59> l<3:1> el<3:7>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<3:1> el<3:7>
            n<> u<22> t<Module_common_item> p<23> c<21> l<3:1> el<3:7>
              n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:1> el<3:7>
                n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:1> el<3:7>
                  n<> u<19> t<Data_declaration> p<20> c<18> l<3:1> el<3:7>
                    n<> u<18> t<Variable_declaration> p<19> c<14> l<3:1> el<3:7>
                      n<> u<14> t<Data_type> p<18> c<13> s<17> l<3:1> el<3:4>
                        n<> u<13> t<IntVec_TypeReg> p<14> l<3:1> el<3:4>
                      n<> u<17> t<Variable_decl_assignment_list> p<18> c<16> l<3:5> el<3:6>
                        n<> u<16> t<Variable_decl_assignment> p<17> c<15> l<3:5> el<3:6>
                          n<d> u<15> t<STRING_CONST> p<16> l<3:5> el<3:6>
        n<> u<59> t<Non_port_module_item> p<61> c<58> s<60> l<4:1> el<5:18>
          n<> u<58> t<Module_or_generate_item> p<59> c<57> l<4:1> el<5:18>
            n<> u<57> t<Module_common_item> p<58> c<56> l<4:1> el<5:18>
              n<> u<56> t<Always_construct> p<57> c<25> l<4:1> el<5:18>
                n<> u<25> t<ALWAYS> p<56> s<55> l<4:1> el<4:7>
                n<> u<55> t<Statement> p<56> c<54> l<4:8> el<5:18>
                  n<> u<54> t<Statement_item> p<55> c<53> l<4:8> el<5:18>
                    n<> u<53> t<Procedural_timing_control_statement> p<54> c<33> l<4:8> el<5:18>
                      n<> u<33> t<Procedural_timing_control> p<53> c<32> s<52> l<4:8> el<4:22>
                        n<> u<32> t<Event_control> p<33> c<31> l<4:8> el<4:22>
                          n<> u<31> t<Event_expression> p<32> c<26> l<4:10> el<4:21>
                            n<> u<26> t<Edge_Posedge> p<31> s<30> l<4:10> el<4:17>
                            n<> u<30> t<Expression> p<31> c<29> l<4:18> el<4:21>
                              n<> u<29> t<Primary> p<30> c<28> l<4:18> el<4:21>
                                n<> u<28> t<Primary_literal> p<29> c<27> l<4:18> el<4:21>
                                  n<clk> u<27> t<STRING_CONST> p<28> l<4:18> el<4:21>
                      n<> u<52> t<Statement_or_null> p<53> c<51> l<5:5> el<5:18>
                        n<> u<51> t<Statement> p<52> c<50> l<5:5> el<5:18>
                          n<> u<50> t<Statement_item> p<51> c<49> l<5:5> el<5:18>
                            n<> u<49> t<Nonblocking_assignment> p<50> c<38> l<5:5> el<5:17>
                              n<> u<38> t<Variable_lvalue> p<49> c<35> s<41> l<5:5> el<5:6>
                                n<> u<35> t<Ps_or_hierarchical_identifier> p<38> c<34> s<37> l<5:5> el<5:6>
                                  n<d> u<34> t<STRING_CONST> p<35> l<5:5> el<5:6>
                                n<> u<37> t<Select> p<38> c<36> l<5:7> el<5:7>
                                  n<> u<36> t<Bit_select> p<37> l<5:7> el<5:7>
                              n<> u<41> t<Delay_or_event_control> p<49> c<40> s<48> l<1:11> el<1:13>
                                n<> u<40> t<Delay_control> p<41> c<39> l<1:11> el<1:13>
                                  n<#1> u<39> t<INT_CONST> p<40> l<1:11> el<1:13>
                              n<> u<48> t<Expression> p<49> c<47> l<1:14> el<1:18>
                                n<> u<47> t<Expression> p<48> c<46> l<1:15> el<1:17>
                                  n<> u<46> t<Unary_Tilda> p<47> s<45> l<1:15> el<1:16>
                                  n<> u<45> t<Expression> p<47> c<44> l<1:16> el<1:17>
                                    n<> u<44> t<Primary> p<45> c<43> l<1:16> el<1:17>
                                      n<> u<43> t<Primary_literal> p<44> c<42> l<1:16> el<1:17>
                                        n<d> u<42> t<STRING_CONST> p<43> l<1:16> el<1:17>
        n<> u<60> t<ENDMODULE> p<61> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv:2:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv:2:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
DelayControl                                           1
Design                                                 1
EventControl                                           1
Identifier                                             1
LogicNet                                               2
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
Port                                                   1
PreprocMacroDefinition                                 1
PreprocMacroInstance                                   1
RefObj                                                 3
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MacroArgMismatch/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (D), line:1:1, endln:1:13
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv
    |vpiName:D
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (D), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:5:10, endln:5:17
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv
    |vpiName:D
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (D), line:1:1, endln:1:13
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:11
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:17
    |vpiSourceStartLine:5
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:5
    |vpiSourceEndColumn:17
    |vpiObject:
    \_Operation: , line:1:15, endln:1:17
      |vpiParent:
      \_Assignment: , line:5:5, endln:5:17
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@test.d), line:1:16, endln:1:17
        |vpiParent:
        \_Operation: , line:1:15, endln:1:17
        |vpiName:d
        |vpiFullName:work@test.d
        |vpiActual:
        \_LogicNet: (work@test.d), line:3:5, endln:3:6
    |vpiObject:
    \_RefObj: (work@test.d), line:1:16, endln:1:17
    |vpiObject:
    \_DelayControl: , line:1:11, endln:1:13
      |vpiParent:
      \_Assignment: , line:5:5, endln:5:17
      |#1
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
    |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
  |vpiImportTypespec:
  \_LogicNet: (work@test.clk), line:2:19, endln:2:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:4
  |vpiImportTypespec:
  \_LogicNet: (work@test.d), line:3:5, endln:3:6
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@test.d), line:3:1, endln:3:4
      |vpiParent:
      \_LogicNet: (work@test.d), line:3:5, endln:3:6
      |vpiFullName:work@test.d
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:4
    |vpiName:d
    |vpiFullName:work@test.d
    |vpiNetType:48
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.clk), line:2:19, endln:2:22
  |vpiNet:
  \_LogicNet: (work@test.d), line:3:5, endln:3:6
  |vpiPort:
  \_Port: (clk), line:2:19, endln:2:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
    |vpiName:clk
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:4:1, endln:5:18
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
    |vpiStmt:
    \_EventControl: , line:4:8, endln:4:22
      |vpiParent:
      \_Always: , line:4:1, endln:5:18
      |vpiCondition:
      \_Operation: , line:4:10, endln:4:21
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@test.clk), line:4:18, endln:4:21
          |vpiParent:
          \_Operation: , line:4:10, endln:4:21
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_LogicNet: (work@test.clk), line:2:19, endln:2:22
      |vpiStmt:
      \_Assignment: , line:5:5, endln:5:17
        |vpiParent:
        \_EventControl: , line:4:8, endln:4:22
        |vpiOpType:82
        |vpiRhs:
        \_Operation: , line:1:15, endln:1:17
        |vpiLhs:
        \_RefObj: (work@test.d), line:5:5, endln:5:6
          |vpiParent:
          \_Assignment: , line:5:5, endln:5:17
          |vpiName:d
          |vpiFullName:work@test.d
          |vpiActual:
          \_LogicNet: (work@test.d), line:3:5, endln:3:6
        |vpiDelayControl:
        \_DelayControl: , line:1:11, endln:1:13
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/MacroArgMismatch/dut.sv, line:2:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
