Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 14 17:02:43 2023
| Host         : ITE00504625 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.316        0.000                      0                  636        0.155        0.000                      0                  636        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.316        0.000                      0                  636        0.155        0.000                      0                  636        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.719ns (39.286%)  route 4.202ns (60.714%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.651    12.417    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[3]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.719ns (39.286%)  route 4.202ns (60.714%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.651    12.417    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[4]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.719ns (39.286%)  route 4.202ns (60.714%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.651    12.417    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[5]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.719ns (39.286%)  route 4.202ns (60.714%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.651    12.417    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[6]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.719ns (39.286%)  route 4.202ns (60.714%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.651    12.417    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[7]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.719ns (39.908%)  route 4.094ns (60.092%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.543    12.309    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[0]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y145         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.719ns (39.908%)  route 4.094ns (60.092%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.543    12.309    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[1]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y145         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.719ns (39.908%)  route 4.094ns (60.092%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.312    11.642    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_1/O
                         net (fo=8, routed)           0.543    12.309    accel_spi_rw/spi_controller_compoment_n_52
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[2]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y145         FDRE (Setup_fdre_C_R)       -0.429    14.733    accel_spi_rw/read_data_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.719ns (39.555%)  route 4.155ns (60.445%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.309    11.639    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.124    11.763 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_2/O
                         net (fo=8, routed)           0.607    12.370    accel_spi_rw/spi_controller_compoment_n_47
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[0]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y145         FDRE (Setup_fdre_C_CE)      -0.205    14.957    accel_spi_rw/read_data_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 accel_spi_rw/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/read_data_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.719ns (39.555%)  route 4.155ns (60.445%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.893     5.496    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  accel_spi_rw/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  accel_spi_rw/count_reg[5]/Q
                         net (fo=5, routed)           0.626     6.578    accel_spi_rw/count_reg_n_0_[5]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.234 r  accel_spi_rw/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.234    accel_spi_rw/count_reg[8]_i_2_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  accel_spi_rw/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.348    accel_spi_rw/count_reg[12]_i_2_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  accel_spi_rw/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.462    accel_spi_rw/count_reg[16]_i_2_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  accel_spi_rw/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    accel_spi_rw/count_reg[20]_i_2_n_0
    SLICE_X3Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  accel_spi_rw/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.690    accel_spi_rw/count_reg[24]_i_2_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  accel_spi_rw/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    accel_spi_rw/count_reg[28]_i_2_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.043 f  accel_spi_rw/count_reg[31]_i_5/O[2]
                         net (fo=3, routed)           0.741     8.784    accel_spi_rw/spi_controller_compoment/p_0_in[30]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.302     9.086 f  accel_spi_rw/spi_controller_compoment/count[2]_i_16/O
                         net (fo=1, routed)           0.502     9.588    accel_spi_rw/spi_controller_compoment/count[2]_i_16_n_0
    SLICE_X6Y150         LUT4 (Prop_lut4_I3_O)        0.124     9.712 f  accel_spi_rw/spi_controller_compoment/count[2]_i_5/O
                         net (fo=4, routed)           0.954    10.666    accel_spi_rw/spi_controller_compoment/count[2]_i_5_n_0
    SLICE_X5Y148         LUT6 (Prop_lut6_I1_O)        0.124    10.790 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3/O
                         net (fo=2, routed)           0.416    11.206    accel_spi_rw/spi_controller_compoment/spi_tx_data[5]_i_3_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    11.330 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4/O
                         net (fo=2, routed)           0.309    11.639    accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_4_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.124    11.763 r  accel_spi_rw/spi_controller_compoment/read_data_value[7]_i_2/O
                         net (fo=8, routed)           0.607    12.370    accel_spi_rw/spi_controller_compoment_n_47
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.587    15.009    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[1]/C
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X4Y145         FDRE (Setup_fdre_C_CE)      -0.205    14.957    accel_spi_rw/read_data_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  2.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp_generator/bu_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/box_y_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.570     1.489    disp_generator/CLK
    SLICE_X9Y149         FDCE                                         r  disp_generator/bu_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  disp_generator/bu_d_reg/Q
                         net (fo=2, routed)           0.103     1.734    disp_generator/BTN_U/bu_d
    SLICE_X8Y149         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  disp_generator/BTN_U/box_y_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    disp_generator/BTN_U_n_1
    SLICE_X8Y149         FDRE                                         r  disp_generator/box_y_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.841     2.006    disp_generator/CLK
    SLICE_X8Y149         FDRE                                         r  disp_generator/box_y_dir_reg[0]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.121     1.623    disp_generator/box_y_dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accel_spi_rw/read_data_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/ID_1D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.814%)  route 0.112ns (44.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_spi_rw/read_data_value_reg[3]/Q
                         net (fo=5, routed)           0.112     1.769    accel_spi_rw/read_data_value_reg_n_0_[3]
    SLICE_X6Y144         FDRE                                         r  accel_spi_rw/ID_1D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y144         FDRE                                         r  accel_spi_rw/ID_1D_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y144         FDRE (Hold_fdre_C_D)         0.076     1.608    accel_spi_rw/ID_1D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 disp_generator/BTN_L/switchOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bl_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.164ns (27.038%)  route 0.443ns (72.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.570     1.489    disp_generator/BTN_L/CLK
    SLICE_X8Y149         FDRE                                         r  disp_generator/BTN_L/switchOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y149         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  disp_generator/BTN_L/switchOut_reg/Q
                         net (fo=5, routed)           0.443     2.096    disp_generator/bl
    SLICE_X8Y151         FDCE                                         r  disp_generator/bl_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.927     2.092    disp_generator/CLK
    SLICE_X8Y151         FDCE                                         r  disp_generator/bl_d_reg/C
                         clock pessimism             -0.250     1.842    
    SLICE_X8Y151         FDCE (Hold_fdce_C_D)         0.090     1.932    disp_generator/bl_d_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accel_spi_rw/spi_controller_compoment/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/spi_controller_compoment/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.596     1.515    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y139         FDCE                                         r  accel_spi_rw/spi_controller_compoment/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  accel_spi_rw/spi_controller_compoment/state_reg/Q
                         net (fo=30, routed)          0.124     1.780    accel_spi_rw/spi_controller_compoment/state
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  accel_spi_rw/spi_controller_compoment/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.825    accel_spi_rw/spi_controller_compoment/sclk_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  accel_spi_rw/spi_controller_compoment/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     2.034    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  accel_spi_rw/spi_controller_compoment/sclk_reg/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.120     1.648    accel_spi_rw/spi_controller_compoment/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 disp_generator/box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/box_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.652     1.572    disp_generator/CLK
    SLICE_X11Y150        FDCE                                         r  disp_generator/box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDCE (Prop_fdce_C_Q)         0.141     1.713 r  disp_generator/box_x_reg_reg[10]/Q
                         net (fo=16, routed)          0.124     1.836    disp_generator/BTN_R/Q[4]
    SLICE_X10Y150        LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  disp_generator/BTN_R/box_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    disp_generator/BTN_R_n_5
    SLICE_X10Y150        FDCE                                         r  disp_generator/box_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.927     2.092    disp_generator/CLK
    SLICE_X10Y150        FDCE                                         r  disp_generator/box_x_reg_reg[6]/C
                         clock pessimism             -0.507     1.585    
    SLICE_X10Y150        FDCE (Hold_fdce_C_D)         0.120     1.705    disp_generator/box_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accel_spi_rw/read_data_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/ID_AD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.638%)  route 0.127ns (47.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_spi_rw/read_data_value_reg[2]/Q
                         net (fo=5, routed)           0.127     1.784    accel_spi_rw/read_data_value_reg_n_0_[2]
    SLICE_X7Y145         FDRE                                         r  accel_spi_rw/ID_AD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y145         FDRE                                         r  accel_spi_rw/ID_AD_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y145         FDRE (Hold_fdre_C_D)         0.072     1.604    accel_spi_rw/ID_AD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 accel_spi_rw/read_data_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/ID_1D_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.341%)  route 0.114ns (44.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_spi_rw/read_data_value_reg[5]/Q
                         net (fo=5, routed)           0.114     1.771    accel_spi_rw/read_data_value_reg_n_0_[5]
    SLICE_X6Y144         FDRE                                         r  accel_spi_rw/ID_1D_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y144         FDRE                                         r  accel_spi_rw/ID_1D_reg[5]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y144         FDRE (Hold_fdre_C_D)         0.053     1.585    accel_spi_rw/ID_1D_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 accel_spi_rw/spi_busy_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/spi_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.798%)  route 0.110ns (37.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y146         FDCE                                         r  accel_spi_rw/spi_busy_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  accel_spi_rw/spi_busy_prev_reg/Q
                         net (fo=56, routed)          0.110     1.768    accel_spi_rw/spi_controller_compoment/spi_busy_prev_reg_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  accel_spi_rw/spi_controller_compoment/spi_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    accel_spi_rw/spi_tx_data0_in[1]
    SLICE_X5Y146         FDCE                                         r  accel_spi_rw/spi_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y146         FDCE                                         r  accel_spi_rw/spi_tx_data_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y146         FDCE (Hold_fdce_C_D)         0.092     1.621    accel_spi_rw/spi_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 accel_spi_rw/read_data_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/ID_AD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.861%)  route 0.136ns (49.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y144         FDRE                                         r  accel_spi_rw/read_data_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_spi_rw/read_data_value_reg[4]/Q
                         net (fo=5, routed)           0.136     1.794    accel_spi_rw/read_data_value_reg_n_0_[4]
    SLICE_X5Y145         FDRE                                         r  accel_spi_rw/ID_AD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y145         FDRE                                         r  accel_spi_rw/ID_AD_reg[4]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.070     1.602    accel_spi_rw/ID_AD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 accel_spi_rw/read_data_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel_spi_rw/DATA_X_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.294%)  route 0.139ns (49.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.597     1.516    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y145         FDRE                                         r  accel_spi_rw/read_data_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  accel_spi_rw/read_data_value_reg[0]/Q
                         net (fo=5, routed)           0.139     1.797    accel_spi_rw/read_data_value_reg_n_0_[0]
    SLICE_X7Y144         FDCE                                         r  accel_spi_rw/DATA_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.867     2.033    accel_spi_rw/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y144         FDCE                                         r  accel_spi_rw/DATA_X_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y144         FDCE (Hold_fdce_C_D)         0.070     1.602    accel_spi_rw/DATA_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y140    ACL_MOSI_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y147   clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y141   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y143   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y143   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y144   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y144   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y144   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y144   count_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140    ACL_MOSI_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140    ACL_MOSI_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y147   clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y147   clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y141   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y141   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140    ACL_MOSI_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140    ACL_MOSI_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y147   clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y147   clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y141   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y141   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y143   count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.632ns  (logic 6.053ns (36.395%)  route 10.579ns (63.605%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 f  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 f  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 f  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.795     7.585    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I1_O)        0.152     7.737 r  disp_segement/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.127    12.863    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    16.632 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.632    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.621ns  (logic 5.812ns (34.968%)  route 10.809ns (65.032%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.795     7.585    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  disp_segement/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.357    13.065    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.621 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.621    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.538ns  (logic 6.023ns (38.763%)  route 9.515ns (61.237%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 f  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 f  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 f  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     7.608    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I3_O)        0.154     7.762 r  disp_segement/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.040    11.802    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    15.538 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.538    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.233ns  (logic 5.834ns (38.295%)  route 9.400ns (61.705%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.803     7.592    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I2_O)        0.124     7.716 r  disp_segement/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.940    11.656    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.233 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.233    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.800ns  (logic 5.794ns (39.147%)  route 9.006ns (60.853%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.813     7.603    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I1_O)        0.124     7.727 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.536    11.263    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.800 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.800    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.611ns  (logic 5.978ns (40.912%)  route 8.633ns (59.088%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.803     7.592    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I2_O)        0.150     7.742 r  disp_segement/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.174    10.916    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.611 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.611    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.994ns  (logic 5.807ns (41.495%)  route 8.187ns (58.505%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  SW_IBUF[4]_inst/O
                         net (fo=12, routed)          4.008     5.501    accel_spi_rw/SW_IBUF[2]
    SLICE_X7Y145         LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     5.625    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_21_n_0
    SLICE_X7Y145         MUXF7 (Prop_muxf7_I1_O)      0.217     5.842 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.649     6.491    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_0
    SLICE_X7Y144         LUT5 (Prop_lut5_I2_O)        0.299     6.790 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     7.608    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I2_O)        0.124     7.732 r  disp_segement/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.712    10.444    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.994 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.994    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.585ns  (logic 4.451ns (42.046%)  route 6.135ns (57.954%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y149        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[9]/C
    SLICE_X14Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vga_controller/vcounter_reg[9]/Q
                         net (fo=12, routed)          0.925     1.403    vga_controller/vcounter_reg[10]_0[9]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.295     1.698 f  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.750     2.448    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I4_O)        0.124     2.572 r  vga_controller/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.459     7.032    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    10.585 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.585    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.442ns (42.117%)  route 6.104ns (57.883%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y149        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[9]/C
    SLICE_X14Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vga_controller/vcounter_reg[9]/Q
                         net (fo=12, routed)          0.925     1.403    vga_controller/vcounter_reg[10]_0[9]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.295     1.698 f  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.524     2.223    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y150        LUT6 (Prop_lut6_I4_O)        0.124     2.347 r  vga_controller/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.655     7.001    VGA_G_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.546 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.546    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.420ns (42.091%)  route 6.082ns (57.909%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y149        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[9]/C
    SLICE_X14Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vga_controller/vcounter_reg[9]/Q
                         net (fo=12, routed)          0.925     1.403    vga_controller/vcounter_reg[10]_0[9]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.295     1.698 f  vga_controller/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.659     2.357    vga_controller/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y149        LUT6 (Prop_lut6_I4_O)        0.124     2.481 r  vga_controller/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.498     6.979    VGA_B_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    10.502 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.502    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_controller/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.329%)  route 0.150ns (44.671%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y150        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[7]/C
    SLICE_X15Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.150     0.291    vga_controller/vcounter_reg[10]_0[7]
    SLICE_X14Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  vga_controller/vcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.336    vga_controller/plusOp__0[10]
    SLICE_X14Y149        FDRE                                         r  vga_controller/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.762%)  route 0.135ns (39.238%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[3]/C
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_controller/hcounter_reg[3]/Q
                         net (fo=5, routed)           0.135     0.299    vga_controller/hcounter_reg[3]
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.045     0.344 r  vga_controller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga_controller/hcounter[5]_i_1_n_0
    SLICE_X14Y152        FDRE                                         r  vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/HS_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.160%)  route 0.164ns (46.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[8]/C
    SLICE_X13Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_controller/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.164     0.305    vga_controller/Q[3]
    SLICE_X12Y152        LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  vga_controller/HS_O_i_1/O
                         net (fo=1, routed)           0.000     0.350    vga_controller/HS_O0
    SLICE_X12Y152        FDRE                                         r  vga_controller/HS_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[1]/C
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[1]/Q
                         net (fo=10, routed)          0.180     0.321    vga_controller/vcounter_reg[10]_0[1]
    SLICE_X13Y148        LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  vga_controller/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vga_controller/vcounter[1]_i_1_n_0
    SLICE_X13Y148        FDRE                                         r  vga_controller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[2]/C
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.185     0.326    vga_controller/vcounter_reg[10]_0[2]
    SLICE_X16Y150        LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  vga_controller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_controller/plusOp__0[5]
    SLICE_X16Y150        FDRE                                         r  vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.898%)  route 0.145ns (39.102%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y152        FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[7]/C
    SLICE_X13Y152        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_controller/hcounter_reg[7]/Q
                         net (fo=11, routed)          0.145     0.273    vga_controller/Q[2]
    SLICE_X13Y152        LUT6 (Prop_lut6_I2_O)        0.098     0.371 r  vga_controller/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_controller/plusOp[9]
    SLICE_X13Y152        FDRE                                         r  vga_controller/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[2]/C
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.196     0.337    vga_controller/vcounter_reg[10]_0[2]
    SLICE_X16Y150        LUT4 (Prop_lut4_I1_O)        0.042     0.379 r  vga_controller/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.379    vga_controller/plusOp__0[3]
    SLICE_X16Y150        FDRE                                         r  vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_generator/bg_green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.906%)  route 0.172ns (45.094%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[5]/C
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_controller/hcounter_reg[5]/Q
                         net (fo=14, routed)          0.172     0.336    vga_controller/Q[0]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  vga_controller/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    disp_generator/Pattern_Green[0]
    SLICE_X14Y150        FDCE                                         r  disp_generator/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/vcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE                         0.000     0.000 r  vga_controller/vcounter_reg[2]/C
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_controller/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.196     0.337    vga_controller/vcounter_reg[10]_0[2]
    SLICE_X16Y150        LUT3 (Prop_lut3_I0_O)        0.045     0.382 r  vga_controller/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vga_controller/plusOp__0[2]
    SLICE_X16Y150        FDRE                                         r  vga_controller/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_controller/hcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.688%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE                         0.000     0.000 r  vga_controller/hcounter_reg[2]/C
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_controller/hcounter_reg[2]/Q
                         net (fo=6, routed)           0.137     0.285    vga_controller/hcounter_reg[2]
    SLICE_X14Y152        LUT4 (Prop_lut4_I3_O)        0.099     0.384 r  vga_controller/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    vga_controller/plusOp[3]
    SLICE_X14Y152        FDRE                                         r  vga_controller/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.829ns  (logic 4.687ns (33.890%)  route 9.142ns (66.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.071     7.819    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.943 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.885     8.829    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X6Y145         LUT5 (Prop_lut5_I4_O)        0.124     8.953 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.059    10.012    disp_segement/SEG7_CATH[5]
    SLICE_X4Y144         LUT4 (Prop_lut4_I0_O)        0.152    10.164 r  disp_segement/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.127    15.291    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    19.059 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.059    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.818ns  (logic 4.445ns (32.172%)  route 9.372ns (67.828%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.071     7.819    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.943 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.885     8.829    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X6Y145         LUT5 (Prop_lut5_I4_O)        0.124     8.953 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.059    10.012    disp_segement/SEG7_CATH[5]
    SLICE_X4Y144         LUT4 (Prop_lut4_I1_O)        0.124    10.136 r  disp_segement/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.357    15.493    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.048 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.048    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.430ns  (logic 4.467ns (35.938%)  route 7.963ns (64.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.071     7.819    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.943 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.885     8.829    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X6Y145         LUT5 (Prop_lut5_I4_O)        0.124     8.953 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.066    10.019    disp_segement/SEG7_CATH[5]
    SLICE_X4Y144         LUT4 (Prop_lut4_I0_O)        0.124    10.143 r  disp_segement/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.940    14.083    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.660 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.660    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.354ns  (logic 4.657ns (37.692%)  route 7.698ns (62.308%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.062     7.810    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.934 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.777     8.712    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_1
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     8.836 f  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     9.654    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I3_O)        0.154     9.808 r  disp_segement/SEG7_CATH_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.040    13.848    SEG7_CATH_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    17.584 r  SEG7_CATH_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.584    SEG7_CATH[4]
    P15                                                               r  SEG7_CATH[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.809ns  (logic 4.613ns (39.062%)  route 7.196ns (60.938%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.071     7.819    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.943 r  disp_generator/SEG7_CATH_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.885     8.829    accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_1
    SLICE_X6Y145         LUT5 (Prop_lut5_I4_O)        0.124     8.953 r  accel_spi_rw/SEG7_CATH_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.066    10.019    disp_segement/SEG7_CATH[5]
    SLICE_X4Y144         LUT4 (Prop_lut4_I1_O)        0.152    10.171 r  disp_segement/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.174    13.345    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    17.040 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.040    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.616ns  (logic 4.427ns (38.114%)  route 7.189ns (61.886%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.062     7.810    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.934 f  disp_generator/SEG7_CATH_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.777     8.712    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_1
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     8.836 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.813     9.649    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I1_O)        0.124     9.773 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.536    13.309    SEG7_CATH_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.846 r  SEG7_CATH_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.846    SEG7_CATH[6]
    L18                                                               r  SEG7_CATH[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 4.429ns (39.975%)  route 6.651ns (60.025%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          1.085     6.834    disp_segement/sel0[0]
    SLICE_X5Y139         LUT3 (Prop_lut3_I0_O)        0.150     6.984 r  disp_segement/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.566    12.549    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    16.311 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.311    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 4.440ns (41.076%)  route 6.370ns (58.924%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 r  disp_segement/refresh_counter_reg[18]/Q
                         net (fo=21, routed)          2.062     7.810    disp_generator/sel0[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.934 f  disp_generator/SEG7_CATH_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.777     8.712    disp_segement/SEG7_CATH_OBUF[5]_inst_i_1_1
    SLICE_X7Y144         LUT5 (Prop_lut5_I3_O)        0.124     8.836 r  disp_segement/SEG7_CATH_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818     9.654    disp_segement/SEG7_CATH_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y144         LUT4 (Prop_lut4_I2_O)        0.124     9.778 r  disp_segement/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.712    12.490    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.040 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.040    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.583ns  (logic 4.390ns (41.476%)  route 6.194ns (58.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  disp_segement/refresh_counter_reg[19]/Q
                         net (fo=21, routed)          1.093     6.841    disp_segement/sel0[1]
    SLICE_X5Y139         LUT3 (Prop_lut3_I0_O)        0.152     6.993 r  disp_segement/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.101    12.094    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.814 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.814    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.273ns  (logic 4.216ns (41.045%)  route 6.056ns (58.955%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.628     5.230    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.748 f  disp_segement/refresh_counter_reg[19]/Q
                         net (fo=21, routed)          1.095     6.843    disp_segement/sel0[1]
    SLICE_X5Y139         LUT3 (Prop_lut3_I1_O)        0.124     6.967 r  disp_segement/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.961    11.929    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.503 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.503    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_generator/box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.473ns (53.592%)  route 0.410ns (46.408%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.570     1.489    disp_generator/CLK
    SLICE_X10Y148        FDCE                                         r  disp_generator/box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.164     1.653 r  disp_generator/box_y_reg_reg[6]/Q
                         net (fo=10, routed)          0.288     1.942    disp_generator/Q[0]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045     1.987 r  disp_generator/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.987    disp_generator/i__carry__0_i_4_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.141 f  disp_generator/_inferred__5/i__carry__0/CO[2]
                         net (fo=3, routed)           0.122     2.262    vga_controller/bg_blue_reg[3]_1[0]
    SLICE_X14Y150        LUT4 (Prop_lut4_I0_O)        0.110     2.372 r  vga_controller/bg_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.372    disp_generator/update_box
    SLICE_X14Y150        FDCE                                         r  disp_generator/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.473ns (53.471%)  route 0.412ns (46.529%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.570     1.489    disp_generator/CLK
    SLICE_X10Y148        FDCE                                         r  disp_generator/box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y148        FDCE (Prop_fdce_C_Q)         0.164     1.653 r  disp_generator/box_y_reg_reg[6]/Q
                         net (fo=10, routed)          0.288     1.942    disp_generator/Q[0]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045     1.987 r  disp_generator/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.987    disp_generator/i__carry__0_i_4_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.141 r  disp_generator/_inferred__5/i__carry__0/CO[2]
                         net (fo=3, routed)           0.124     2.264    vga_controller/bg_blue_reg[3]_1[0]
    SLICE_X14Y150        LUT6 (Prop_lut6_I5_O)        0.110     2.374 r  vga_controller/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.374    disp_generator/Pattern_Blue[0]
    SLICE_X14Y150        FDCE                                         r  disp_generator/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_generator/box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_generator/bg_green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.342ns (40.752%)  route 0.497ns (59.248%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.652     1.572    disp_generator/CLK
    SLICE_X10Y151        FDCE                                         r  disp_generator/box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDCE (Prop_fdce_C_Q)         0.164     1.736 r  disp_generator/box_x_reg_reg[8]/Q
                         net (fo=22, routed)          0.274     2.010    disp_generator/box_x_reg[8]
    SLICE_X12Y151        LUT5 (Prop_lut5_I1_O)        0.049     2.059 r  disp_generator/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     2.059    disp_generator/ltOp_carry_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.143 f  disp_generator/ltOp_carry/CO[3]
                         net (fo=3, routed)           0.224     2.366    vga_controller/bg_blue_reg[3]_0[0]
    SLICE_X14Y150        LUT6 (Prop_lut6_I2_O)        0.045     2.411 r  vga_controller/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.411    disp_generator/Pattern_Green[0]
    SLICE_X14Y150        FDCE                                         r  disp_generator/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACL_MOSI_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.965ns (58.981%)  route 0.671ns (41.019%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y140         FDPE                                         r  ACL_MOSI_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  ACL_MOSI_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.671     2.328    ACL_MOSI_TRI
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.152 r  ACL_MOSI_OBUFT_inst/O
                         net (fo=0)                   0.000     3.152    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.380ns (72.499%)  route 0.524ns (27.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.596     1.515    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y141         FDPE                                         r  accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.180    lopt
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.419 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     3.419    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_spi_rw/spi_controller_compoment/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.393ns (69.341%)  route 0.616ns (30.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.596     1.515    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  accel_spi_rw/spi_controller_compoment/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  accel_spi_rw/spi_controller_compoment/sclk_reg/Q
                         net (fo=2, routed)           0.616     2.295    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.524 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.524    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.462ns (56.661%)  route 1.118ns (43.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.567     1.486    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.164     1.650 f  disp_segement/refresh_counter_reg[19]/Q
                         net (fo=21, routed)          0.330     1.980    disp_segement/sel0[1]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.045     2.025 r  disp_segement/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.788     2.813    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.066 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.066    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.445ns (55.338%)  route 1.167ns (44.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.568     1.487    disp_segement/CLK
    SLICE_X8Y140         FDCE                                         r  disp_segement/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  disp_segement/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.435     2.086    disp_segement/sel0[2]
    SLICE_X5Y139         LUT3 (Prop_lut3_I1_O)        0.045     2.131 r  disp_segement/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.863    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.099 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.099    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.531ns (54.777%)  route 1.264ns (45.223%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.567     1.486    disp_segement/CLK
    SLICE_X8Y139         FDCE                                         r  disp_segement/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  disp_segement/refresh_counter_reg[19]/Q
                         net (fo=21, routed)          0.330     1.980    disp_segement/sel0[1]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.051     2.031 r  disp_segement/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.965    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.316     4.281 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.281    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_segement/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.512ns (52.669%)  route 1.359ns (47.331%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.568     1.487    disp_segement/CLK
    SLICE_X8Y140         FDCE                                         r  disp_segement/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  disp_segement/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.435     2.086    disp_segement/sel0[2]
    SLICE_X5Y139         LUT3 (Prop_lut3_I2_O)        0.045     2.131 r  disp_segement/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.924     3.056    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     4.359 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.359    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           423 Endpoints
Min Delay           423 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.029ns  (logic 2.080ns (25.900%)  route 5.950ns (74.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.948     8.029    clk_out0
    SLICE_X15Y145        FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.029ns  (logic 2.080ns (25.900%)  route 5.950ns (74.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.948     8.029    clk_out0
    SLICE_X15Y145        FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.029ns  (logic 2.080ns (25.900%)  route 5.950ns (74.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.948     8.029    clk_out0
    SLICE_X15Y145        FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.029ns  (logic 2.080ns (25.900%)  route 5.950ns (74.100%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.948     8.029    clk_out0
    SLICE_X15Y145        FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y145        FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.080ns (25.917%)  route 5.945ns (74.083%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.942     8.024    clk_out0
    SLICE_X15Y146        FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y146        FDRE                                         r  count_reg[20]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.080ns (25.917%)  route 5.945ns (74.083%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.942     8.024    clk_out0
    SLICE_X15Y146        FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y146        FDRE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.080ns (25.917%)  route 5.945ns (74.083%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.942     8.024    clk_out0
    SLICE_X15Y146        FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y146        FDRE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.080ns (25.917%)  route 5.945ns (74.083%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.942     8.024    clk_out0
    SLICE_X15Y146        FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.508     4.930    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y146        FDRE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 2.080ns (25.999%)  route 5.919ns (74.001%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.917     7.999    clk_out0
    SLICE_X15Y147        FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509     4.931    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y147        FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 2.080ns (25.999%)  route 5.919ns (74.001%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         4.274     5.751    SW_IBUF[0]
    SLICE_X13Y144        LUT4 (Prop_lut4_I3_O)        0.152     5.903 f  count[0]_i_12/O
                         net (fo=1, routed)           0.296     6.199    count[0]_i_12_n_0
    SLICE_X13Y143        LUT5 (Prop_lut5_I4_O)        0.326     6.525 f  count[0]_i_4/O
                         net (fo=1, routed)           0.433     6.958    count[0]_i_4_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  count[0]_i_1/O
                         net (fo=28, routed)          0.917     7.999    clk_out0
    SLICE_X15Y147        FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.509     4.931    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y147        FDRE                                         r  count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.247ns (29.619%)  route 0.588ns (70.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.836    accel_spi_rw/spi_controller_compoment/rx_buffer_reg[0]_0[0]
    SLICE_X5Y142         FDRE                                         r  accel_spi_rw/spi_controller_compoment/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y142         FDRE                                         r  accel_spi_rw/spi_controller_compoment/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/CSb_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.245ns (22.064%)  route 0.867ns (77.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         0.867     1.112    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X5Y141         FDPE                                         f  accel_spi_rw/spi_controller_compoment/CSb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y141         FDPE                                         r  accel_spi_rw/spi_controller_compoment/CSb_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.245ns (22.064%)  route 0.867ns (77.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         0.867     1.112    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X5Y141         FDPE                                         f  accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y141         FDPE                                         r  accel_spi_rw/spi_controller_compoment/CSb_reg_lopt_replica/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.245ns (20.890%)  route 0.929ns (79.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         0.929     1.175    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X3Y142         FDPE                                         f  accel_spi_rw/spi_controller_compoment/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.870     2.035    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  accel_spi_rw/spi_controller_compoment/busy_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            disp_generator/BTN_U/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.254ns (20.399%)  route 0.990ns (79.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.243    disp_generator/BTN_U/D[0]
    SLICE_X7Y149         FDRE                                         r  disp_generator/BTN_U/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.868     2.034    disp_generator/BTN_U/CLK
    SLICE_X7Y149         FDRE                                         r  disp_generator/BTN_U/sync_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.245ns (19.553%)  route 1.010ns (80.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         1.010     1.255    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X4Y142         FDCE                                         f  accel_spi_rw/spi_controller_compoment/rx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  accel_spi_rw/spi_controller_compoment/rx_data_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.245ns (19.553%)  route 1.010ns (80.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         1.010     1.255    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X4Y142         FDCE                                         f  accel_spi_rw/spi_controller_compoment/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  accel_spi_rw/spi_controller_compoment/rx_data_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.245ns (19.553%)  route 1.010ns (80.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         1.010     1.255    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X4Y142         FDCE                                         f  accel_spi_rw/spi_controller_compoment/rx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  accel_spi_rw/spi_controller_compoment/rx_data_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.245ns (19.553%)  route 1.010ns (80.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         1.010     1.255    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X4Y142         FDCE                                         f  accel_spi_rw/spi_controller_compoment/rx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  accel_spi_rw/spi_controller_compoment/rx_data_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            accel_spi_rw/spi_controller_compoment/rx_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.245ns (19.553%)  route 1.010ns (80.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=204, routed)         1.010     1.255    accel_spi_rw/spi_controller_compoment/SW_IBUF[0]
    SLICE_X4Y142         FDCE                                         f  accel_spi_rw/spi_controller_compoment/rx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.866     2.032    accel_spi_rw/spi_controller_compoment/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y142         FDCE                                         r  accel_spi_rw/spi_controller_compoment/rx_data_reg[4]/C





