$date
	Sat Oct 22 21:11:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#565483
b10001 !
1"
#565486
b10001 &
b10001 %
1$
#565487
0"
#565490
b110100 &
b110100 %
#565494
b11010 &
b11010 %
#565498
b1101 &
b1101 %
#565502
b101000 &
b101000 %
#565506
b10100 &
b10100 %
#565510
b1010 &
b1010 %
#565514
b101 &
b101 %
#565518
b10000 &
b10000 %
#565522
b1000 &
b1000 %
#565526
b100 &
b100 %
#565530
b10 &
b10 %
#565534
b1 &
1#
b1 %
#565538
b0 &
b0 %
0#
0$
#1586348
b101 !
1"
#1586350
b101 &
b101 %
1$
#1586351
0"
#1586354
b10000 &
b10000 %
#1586358
b1000 &
b1000 %
#1586362
b100 &
b100 %
#1586366
b10 &
b10 %
#1586370
b1 &
b1 %
1#
#1586374
b0 &
0#
b0 %
0$
#2577640
b10111 !
1"
#2577642
b10111 &
b10111 %
1$
#2577643
0"
#2577646
b1000110 &
b1000110 %
#2577650
b100011 &
b100011 %
#2577654
b1101010 &
b1101010 %
#2577658
b110101 &
b110101 %
#2577662
b10100000 &
b10100000 %
#2577666
b1010000 &
b1010000 %
#2577670
b101000 &
b101000 %
#2577674
b10100 &
b10100 %
#2577678
b1010 &
b1010 %
#2577682
b101 &
b101 %
#2577686
b10000 &
b10000 %
#2577690
b1000 &
b1000 %
#2577694
b100 &
b100 %
#2577698
b10 &
b10 %
#2577702
b1 &
1#
b1 %
#2577706
b0 &
b0 %
0#
0$
#4500012
