
---------- Begin Simulation Statistics ----------
final_tick                               791981758000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321818                       # Simulator instruction rate (inst/s)
host_mem_usage                               16986508                       # Number of bytes of host memory used
host_op_rate                                   321812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.11                       # Real time elapsed on the host
host_tick_rate                              155282899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000024                       # Number of instructions simulated
sim_ops                                       1000024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000483                       # Number of seconds simulated
sim_ticks                                   482540500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          24                       # Number of instructions committed
system.cpu.committedOps                            24                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               24                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         24                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    22                       # Number of integer alu accesses
system.cpu.num_int_insts                           22                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        8     33.33%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         24                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            123870                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           123882                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.206326                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.206326                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           31                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           123950                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 20676                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.830001                       # Inst execution rate
system.switch_cpus.iew.exec_refs               474748                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             154712                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             539                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        320282                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       154961                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1022859                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        320036                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           59                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1001252                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          4805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             54                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          4814                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           31                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            965287                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1001095                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718531                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            693589                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.829871                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1001129                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1114537                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          763841                       # number of integer regfile writes
system.switch_cpus.ipc                       0.828963                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.828963                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           11      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        526506     52.58%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       320069     31.96%     84.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       154728     15.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1001314                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              245983                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.245660                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           67982     27.64%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169071     68.73%     96.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          8930      3.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1247286                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3454455                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1001095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1004287                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1002183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1001314                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         2077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           49                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1205798                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.830416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.110873                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       696052     57.73%     57.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       172044     14.27%     71.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       197491     16.38%     88.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       126564     10.50%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        13639      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1205798                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.830053                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       206038                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98601                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       320282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       154961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2230690                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1206326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        71700                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       261108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       261108                       # number of overall hits
system.cpu.dcache.overall_hits::total          261115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        37280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        37280                       # number of overall misses
system.cpu.dcache.overall_misses::total         37285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    954259999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    954259999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    954259999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    954259999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       298388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       298388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298400                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.416667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.124938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.416667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.124938                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124950                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25597.102977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25593.670350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25597.102977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25593.670350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1995                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35719                       # number of writebacks
system.cpu.dcache.writebacks::total             35719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1309                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        35971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        35971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    908959599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    908959599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    908959599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    908959599                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.120551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.120551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120546                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25269.233521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25269.233521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25269.233521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25269.233521                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35719                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       124311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          124316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        19451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    332808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    332808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       143762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       143770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.375000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.135300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.135313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17110.071462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17107.432919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1292                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        18159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    302477200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302477200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.126313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.126306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16657.150724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16657.150724                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       136797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    621451999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    621451999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       154626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       154630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.115304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.115314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34856.245387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34852.335764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17812                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    606482399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    606482399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.115194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.115191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34049.090445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34049.090445                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.444552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               80603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.256586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      791499218400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.043568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.400984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.974223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2423175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2423175                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       144874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           144895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       144874                       # number of overall hits
system.cpu.icache.overall_hits::total          144895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              8                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total             8                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       300000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       300000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       300000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       300000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       144879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       144903                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       144879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       144903                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        60000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        37500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        60000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        37500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       139200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       139200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       139200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       139200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        69600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        69600                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       144874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          144895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             8                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       144879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       144903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        60000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        37500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       139200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       139200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        69600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             4.999220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      791499218000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.999255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.009764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1159229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1159229                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 791499227500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    482530500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        28204                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28204                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        28204                       # number of overall hits
system.l2.overall_hits::total                   28204                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7767                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7777                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7767                       # number of overall misses
system.l2.overall_misses::total                  7777                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       137600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    714095200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        714232800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       137600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    714095200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       714232800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        35971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35981                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        35971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35981                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.215924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216142                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.215924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216142                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        68800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91939.642075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91839.115340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        68800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91939.642075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91839.115340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1245                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1002                       # number of writebacks
system.l2.writebacks::total                      1002                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9018                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    676030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    676158000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     93136106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    676030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    769294106                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.215924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.215924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        64000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87038.753702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87032.822757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74568.539632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        64000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87038.753702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85306.509869                       # average overall mshr miss latency
system.l2.replacements                           1146                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1284                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1249                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1249                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     93136106                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93136106                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74568.539632                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74568.539632                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        12183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12183                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         5629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    519286400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     519286400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        17812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.316023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92251.980814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92219.215059                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    491740200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    491740200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.316023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87358.358501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87358.358501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       137600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       137600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        68800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        27520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       128000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       128000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        64000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        64000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    194808800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    194808800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18162                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.117738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91117.305893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90989.631014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    184289800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    184289800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.117738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86197.287184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86197.287184                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    4744                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                4744                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   400                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4387.011881                       # Cycle average of tags in use
system.l2.tags.total_refs                       57554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.960954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              791505303200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4383.583888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.427992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.535524                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3713                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.929443                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1184167                       # Number of tag accesses
system.l2.tags.data_accesses                  1184167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     15492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000142584926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1002                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18036                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2004                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18036                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2004                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.982759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.996338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1094.711095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           115     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.977251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.780517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               78     67.24%     67.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.86%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     14.66%     82.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      5.17%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      6.03%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      2.59%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      1.72%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.86%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1154304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2392.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     482465202                       # Total gap between requests
system.mem_ctrls.avgGap                      48150.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       159872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       991488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       126656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 331313122.939939737320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 530525.417037533596                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2054724940.186367750168                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262477450.079319775105                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         2498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            4                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        15534                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2004                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    102923620                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       105640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    759456376                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   5370485808                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     41202.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     26410.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     48889.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2679883.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       159744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       994176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1155200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       128256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       128256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         1248                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         7767                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9025                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       795788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1326314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    331047860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       530525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2060295457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2393995944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       795788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       530525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1326314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    265793234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       265793234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    265793234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       795788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1326314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    331047860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       530525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2060295457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2659789178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                17994                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1979                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           72                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               559430688                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              67513488                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          862485636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31089.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47931.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10225                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1009                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   146.284667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.004786                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    83.587036                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          143      1.64%      1.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7836     89.80%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          508      5.82%     97.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          105      1.20%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           45      0.52%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           35      0.40%     99.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           19      0.22%     99.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      0.19%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           18      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1151616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             126656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2386.568589                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.477450                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    44365478.976000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    21867143.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   57131133.696000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4802800.128000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39321125.088000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 252898637.376000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1555522.920000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  421941841.944000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   874.417467                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1870936                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    464799564                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    47694733.632000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    23510429.712000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   61949422.080000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5265781.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39321125.088000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 252963516.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1463066.136000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  432168075.528000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   895.609955                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1783102                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    464887398                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1002                       # Transaction distribution
system.membus.trans_dist::CleanEvict              144                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5631                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5630                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3395                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19196                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1283328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1283328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9026                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9026    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9026                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            22941888                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83385158                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          124219                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        41404                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect           29                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        51739                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           51719                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.961344                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           41404                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts         2087                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts           30                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1205205                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.846835                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.438090                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       800273     66.40%     66.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       165226     13.71%     80.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        40166      3.33%     83.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        23108      1.92%     85.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       176432     14.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1205205                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1020610                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1020610                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              474231                       # Number of memory references committed
system.switch_cpus.commit.loads                319605                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             123740                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              958741                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         41241                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       546379     53.53%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       319605     31.32%     84.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       154626     15.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1020610                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       176432                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47566                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1028342                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             57927                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         71908                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles             54                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        51682                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1023283                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           272                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1024294                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              124219                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        93123                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1205188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             120                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          317                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            144879                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             4                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1205798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.849541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.080567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           992799     82.34%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            17940      1.49%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            19062      1.58%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            49383      4.10%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4             6316      0.52%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            36487      3.03%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            22229      1.84%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            13567      1.13%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            48015      3.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1205798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.102973                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.849102                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              176177                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads             643                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores            318                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    482540500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles             54                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            95478                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          690528                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             80487                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        339248                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1022914                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts            72                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents              9                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         112852                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       211346                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands       888626                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1239861                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1115823                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps        886650                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps             1879                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            510656                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2051470                       # The number of ROB reads
system.switch_cpus.rob.writes                 2046099                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             18167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        35437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             144                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       107670                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                107680                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9176832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9177472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2548                       # Total snoops (count)
system.tol2bus.snoopTraffic                    128256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  38529    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38529                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 791981758000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           85827200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               796113318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364236                       # Simulator instruction rate (inst/s)
host_mem_usage                               16986508                       # Number of bytes of host memory used
host_op_rate                                   364235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.20                       # Real time elapsed on the host
host_tick_rate                              136805156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004132                       # Number of seconds simulated
sim_ticks                                  4131560000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        71328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        143026                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           1238271                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1238304                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.032890                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.032890                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts          128                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1238956                       # Number of branches executed
system.switch_cpus.iew.exec_nop                206475                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.969067                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4746825                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1546573                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            4504                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3201924                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1549095                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10224694                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3200252                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          596                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10009401                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         46871                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            248                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         46904                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          10020565                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10006899                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.704929                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7063784                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.968825                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10007143                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11142190                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7634760                       # number of integer regfile writes
system.switch_cpus.ipc                       0.968157                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.968157                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5262659     52.57%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3200585     31.97%     84.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1546753     15.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10009997                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2862477                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.285962                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          908690     31.74%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1871033     65.36%     97.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         82754      2.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12872474                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33212141                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10006899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10036571                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10018219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10009997                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        18225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          770                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        15928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     10328900                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.969125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.207303                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5562212     53.85%     53.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1419233     13.74%     67.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1685506     16.32%     83.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1428044     13.83%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       233905      2.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10328900                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.969125                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1951296                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       824511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3201924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1549095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22295932                       # number of misc regfile reads
system.switch_cpus.numCycles                 10328900                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       357698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       715396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2596663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2596663                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2596663                       # number of overall hits
system.cpu.dcache.overall_hits::total         2596663                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       370708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         370708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       370708                       # number of overall misses
system.cpu.dcache.overall_misses::total        370708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8430590387                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8430590387                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8430590387                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8430590387                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2967371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2967371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2967371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2967371                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.124928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.124928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22741.862563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22741.862563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22741.862563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22741.862563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2813                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.342339                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       357698                       # number of writebacks
system.cpu.dcache.writebacks::total            357698                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        13010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        13010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13010                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       357698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       357698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       357698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       357698                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7979212787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7979212787                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7979212787                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7979212787                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.120544                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120544                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.120544                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120544                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22307.121614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22307.121614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22307.121614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22307.121614                       # average overall mshr miss latency
system.cpu.dcache.replacements                 357698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1227649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1227649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       193502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        193502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2869904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2869904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1421151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1421151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.136159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.136159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14831.391924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14831.391924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        12869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12869                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       180633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       180633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2568390400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2568390400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.127103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.127103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14218.832661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14218.832661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1369014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1369014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       177206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       177206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5560686387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5560686387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1546220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1546220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.114606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.114606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31379.786164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31379.786164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       177065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       177065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5410822387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5410822387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.114515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 30558.395996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30558.395996                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3170848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            357954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.858256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data            3                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.988281                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24096666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24096666                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1447840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1447840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1447840                       # number of overall hits
system.cpu.icache.overall_hits::total         1447840                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1447840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1447840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1447840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1447840                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1447840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1447840                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1447840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1447840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    5                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1592740                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                318548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.009766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.009766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11582720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11582720                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4131560000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       298547                       # number of demand (read+write) hits
system.l2.demand_hits::total                   298547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       298547                       # number of overall hits
system.l2.overall_hits::total                  298547                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data        59151                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59151                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data        59151                       # number of overall misses
system.l2.overall_misses::total                 59151                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data   5900013200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5900013200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5900013200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5900013200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       357698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               357698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       357698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              357698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.165366                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.165366                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99744.944295                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99744.944295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99744.944295                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99744.944295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     12548                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               58739                       # number of writebacks
system.l2.writebacks::total                     58739                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data        59151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             59151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        59151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71699                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5609902800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5609902800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1034267512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5609902800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6644170312                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.165366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.165366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200446                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 94840.371253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94840.371253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82424.889385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 94840.371253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92667.545042                       # average overall mshr miss latency
system.l2.replacements                          71328                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       344803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           344803                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       344803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       344803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12895                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12548                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12548                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1034267512                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1034267512                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82424.889385                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82424.889385                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       132242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                132242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        44823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44823                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4487440400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4487440400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       177065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            177065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.253144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100114.682194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100114.682194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        44823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4267625000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4267625000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.253144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 95210.606162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95210.606162                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       166305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            166305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1412572800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1412572800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       180633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        180633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.079321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98588.274707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98588.274707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1342277800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1342277800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.079321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93682.146845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93682.146845                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   47546                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               47546                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4030                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7989.509903                       # Cycle average of tags in use
system.l2.tags.total_refs                      676411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    377864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.790091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7986.071610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.438293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.974862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974731                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11816583                       # Number of tag accesses
system.l2.tags.data_accesses                 11816583                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    117478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     25096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    117185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000012969726                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6764                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6764                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58739                       # Number of write requests accepted
system.mem_ctrls.readBursts                    143396                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117478                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1115                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                143396                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117478                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.035038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.293889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.436003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               7      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7             136      2.01%      2.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            527      7.79%      9.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          1016     15.02%     24.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1319     19.50%     44.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          1303     19.26%     63.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           980     14.49%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           676      9.99%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           358      5.29%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           231      3.42%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           111      1.64%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            62      0.92%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            20      0.30%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            12      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6764                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.367682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.232599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.342119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4333     64.06%     64.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              212      3.13%     67.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              766     11.32%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              302      4.46%     82.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              493      7.29%     90.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              156      2.31%     92.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              211      3.12%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               77      1.14%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              106      1.57%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.31%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               39      0.58%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.15%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               21      0.31%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.09%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6764                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   71360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9177344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7518592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2221.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1819.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4131545998                       # Total gap between requests
system.mem_ctrls.avgGap                      31674.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1606144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      7499840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7518400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 388750012.101966321468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1815256222.831085443497                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1819748472.731849431992                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        25096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       118300                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       117478                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1216821900                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   6583284900                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 104655564674                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     48486.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     55649.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    890852.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1606272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      7571200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9177472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7518592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7518592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        59150                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          71699                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        58739                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         58739                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    388780993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1832528149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2221309142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1819794944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1819794944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1819794944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    388780993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1832528149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4041104087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               142281                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              117475                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         8965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         8787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         8541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         8604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7734                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5403810198                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             533838312                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7800106800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37979.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54821.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               79238                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              61973                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       118545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.236906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   133.688535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    57.676608                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4798      4.05%      4.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       103233     87.08%     91.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8795      7.42%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1102      0.93%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          163      0.14%     99.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          320      0.27%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           90      0.08%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       118545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9105984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7518400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2204.006235                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1819.748473                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    621706700.160000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    306862850.447999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   469769880.384000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  296766240.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 342287170.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2166897377.567998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12248857.992000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  4216539078.360001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1020.568279                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     13271450                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    138060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3980228550                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    627248434.175999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    309603393.791999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   471934139.040000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  300912726.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 342287170.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 2166883014.911994                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12260935.680000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  4231129814.687999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1024.099811                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     13302118                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    138060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3980197882                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58739                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12589                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44822                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44823                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          26876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       214726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 214726                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     16696192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                16696192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71698                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           661471402                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          664677934                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1240864                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       413658                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          128                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       517070                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          517070                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct    100.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          413568                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        17845                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          128                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     10324148                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.988564                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.542003                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6485615     62.82%     62.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1439695     13.94%     76.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       309753      3.00%     79.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       209462      2.03%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1879623     18.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     10324148                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10206079                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10206079                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4742340                       # Number of memory references committed
system.switch_cpus.commit.loads               3196119                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1237487                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9587336                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        412411                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5463739     53.53%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.53% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3196119     31.32%     84.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1546221     15.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10206079                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1879623                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           412478                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8591577                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            725446                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        599151                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            248                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       516678                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       10228478                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2009                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10236588                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1240864                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       930638                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10328472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles             496                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1447840                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     10328900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.991063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.230536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          8225415     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           179302      1.74%     81.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           185320      1.79%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           481359      4.66%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            45452      0.44%     88.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           348041      3.37%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           214782      2.08%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           161968      1.57%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           487261      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     10328900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120135                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.991063                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1776999                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads            5808                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           2875                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           1819                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4131560000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            248                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           832147                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4936564                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            895086                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       3664855                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10225452                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts           962                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             1                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents             70                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents        1769711                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1775096                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      8883246                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            12394783                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11154883                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       8866697                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            16555                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4353081                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 18668449                       # The number of ROB reads
system.switch_cpus.rob.writes                20452608                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            180633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       403542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12589                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            15539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           177065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          177065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       180633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1073094                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1073094                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91570688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91570688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           86867                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7518592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           444565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 444565    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             444565                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4131560000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          858475200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         715396000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
