Analysis & Synthesis report for epRISC_Controller
Fri Mar 17 21:45:22 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |epRISC_iocontroller|rPipeState
 11. State Machine - |epRISC_iocontroller|rPipePrevState
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for epRISC_controlRAM:mem|altsyncram:rContents_rtl_0|altsyncram_0ec1:auto_generated
 18. Parameter Settings for User Entity Instance: OnChipPLL:clock|altpll:altpll_component
 19. Parameter Settings for Inferred Entity Instance: epRISC_controlRAM:mem|altsyncram:rContents_rtl_0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "epRISC_controlRAM:mem"
 23. Port Connectivity Checks: "epRISC_UART:uart"
 24. Port Connectivity Checks: "epRISC_GPIO:gpio"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 17 21:45:22 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; epRISC_Controller                           ;
; Top-level Entity Name              ; epRISC_iocontroller                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 378                                         ;
;     Total combinational functions  ; 308                                         ;
;     Dedicated logic registers      ; 167                                         ;
; Total registers                    ; 167                                         ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                     ; 10M16SCE144C8G      ;                    ;
; Top-level entity name                                                      ; epRISC_iocontroller ; epRISC_Controller  ;
; Family name                                                                ; MAX 10              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; DSP Block Balancing                                                        ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto ROM Replacement                                                       ; On                  ; On                 ;
; Auto RAM Replacement                                                       ; On                  ; On                 ;
; Auto DSP Block Replacement                                                 ; On                  ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Strict RAM Replacement                                                     ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto RAM Block Balancing                                                   ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                  ; On                 ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; SDC constraint protection                                                  ; Off                 ; Off                ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                 ;
; Synthesis Seed                                                             ; 1                   ; 1                  ;
+----------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../controller_v1r0.v             ; yes             ; User Verilog HDL File        ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v                    ;         ;
; ../gpio_v1r0.v                   ; yes             ; User Verilog HDL File        ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v                          ;         ;
; ../ps2_v1r0.v                    ; yes             ; User Verilog HDL File        ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v                           ;         ;
; ../uart_v1r0.v                   ; yes             ; User Verilog HDL File        ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v                          ;         ;
; OnChipPLL.v                      ; yes             ; User Wizard-Generated File   ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/OnChipPLL_altpll.v            ; yes             ; Auto-Generated Megafunction  ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0ec1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/altsyncram_0ec1.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 378             ;
;                                             ;                 ;
; Total combinational functions               ; 308             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 180             ;
;     -- 3 input functions                    ; 56              ;
;     -- <=2 input functions                  ; 72              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 302             ;
;     -- arithmetic mode                      ; 6               ;
;                                             ;                 ;
; Total registers                             ; 167             ;
;     -- Dedicated logic registers            ; 167             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 89              ;
; Total memory bits                           ; 8192            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; iBusClock~input ;
; Maximum fan-out                             ; 159             ;
; Total fan-out                               ; 2294            ;
; Average fan-out                             ; 3.23            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                  ; Entity Name         ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |epRISC_iocontroller                       ; 308 (132)         ; 167 (38)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 89   ; 0            ; 0          ; |epRISC_iocontroller                                                                                 ; epRISC_iocontroller ; work         ;
;    |OnChipPLL:clock|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|OnChipPLL:clock                                                                 ; OnChipPLL           ; work         ;
;       |altpll:altpll_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|OnChipPLL:clock|altpll:altpll_component                                         ; altpll              ; work         ;
;          |OnChipPLL_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|OnChipPLL:clock|altpll:altpll_component|OnChipPLL_altpll:auto_generated         ; OnChipPLL_altpll    ; work         ;
;    |epRISC_GPIO:gpio|                      ; 48 (48)           ; 49 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|epRISC_GPIO:gpio                                                                ; epRISC_GPIO         ; work         ;
;    |epRISC_UART:uart|                      ; 127 (127)         ; 80 (80)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|epRISC_UART:uart                                                                ; epRISC_UART         ; work         ;
;    |epRISC_controlRAM:mem|                 ; 1 (1)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|epRISC_controlRAM:mem                                                           ; epRISC_controlRAM   ; work         ;
;       |altsyncram:rContents_rtl_0|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|epRISC_controlRAM:mem|altsyncram:rContents_rtl_0                                ; altsyncram          ; work         ;
;          |altsyncram_0ec1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |epRISC_iocontroller|epRISC_controlRAM:mem|altsyncram:rContents_rtl_0|altsyncram_0ec1:auto_generated ; altsyncram_0ec1     ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; epRISC_controlRAM:mem|altsyncram:rContents_rtl_0|altsyncram_0ec1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |epRISC_iocontroller|OnChipPLL:clock ; OnChipPLL.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |epRISC_iocontroller|rPipeState                                                                             ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; rPipeState.0110 ; rPipeState.0101 ; rPipeState.0100 ; rPipeState.0011 ; rPipeState.0010 ; rPipeState.0001 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; rPipeState.0001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; rPipeState.0010 ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; rPipeState.0011 ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; rPipeState.0100 ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; rPipeState.0101 ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; rPipeState.0110 ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |epRISC_iocontroller|rPipePrevState                                                                                                     ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; rPipePrevState.0110 ; rPipePrevState.0101 ; rPipePrevState.0100 ; rPipePrevState.0011 ; rPipePrevState.0010 ; rPipePrevState.0001 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; rPipePrevState.0001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; rPipePrevState.0010 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; rPipePrevState.0011 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; rPipePrevState.0100 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; rPipePrevState.0101 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; rPipePrevState.0110 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; epRISC_UART:uart|rSendNextState[0]                 ; epRISC_UART:uart|Mux1 ; yes                    ;
; epRISC_UART:uart|rSendNextState[1]                 ; epRISC_UART:uart|Mux1 ; yes                    ;
; epRISC_UART:uart|rSendNextState[2]                 ; epRISC_UART:uart|Mux1 ; yes                    ;
; epRISC_UART:uart|rSendNextState[3]                 ; epRISC_UART:uart|Mux1 ; yes                    ;
; epRISC_UART:uart|rRecvNextState[0]                 ; epRISC_UART:uart|Mux6 ; yes                    ;
; epRISC_UART:uart|rRecvNextState[1]                 ; epRISC_UART:uart|Mux6 ; yes                    ;
; epRISC_UART:uart|rRecvNextState[2]                 ; epRISC_UART:uart|Mux6 ; yes                    ;
; epRISC_UART:uart|rRecvNextState[3]                 ; epRISC_UART:uart|Mux6 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; epRISC_UART:uart|rDataOut[8..15]       ; Stuck at GND due to stuck port data_in ;
; rPipePrevState.0001                    ; Lost fanout                            ;
; rPipePrevState.0010                    ; Lost fanout                            ;
; rPipePrevState.0011                    ; Lost fanout                            ;
; rPipePrevState.0100                    ; Lost fanout                            ;
; rPipePrevState.0101                    ; Lost fanout                            ;
; rPipePrevState.0110                    ; Lost fanout                            ;
; rPipeState~2                           ; Lost fanout                            ;
; rPipeState~3                           ; Lost fanout                            ;
; rPipeState~4                           ; Lost fanout                            ;
; rPipeState~5                           ; Lost fanout                            ;
; rPipePrevState~3                       ; Lost fanout                            ;
; rPipePrevState~4                       ; Lost fanout                            ;
; rPipePrevState~5                       ; Lost fanout                            ;
; rPipePrevState~6                       ; Lost fanout                            ;
; epRISC_UART:uart|rRecvDataCnt[4,5]     ; Lost fanout                            ;
; epRISC_UART:uart|rSendDataCnt[4,5]     ; Lost fanout                            ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+----------------------------------+--------------------+----------------------------------------+
; Register name                    ; Reason for Removal ; Registers Removed due to This Register ;
+----------------------------------+--------------------+----------------------------------------+
; epRISC_UART:uart|rRecvDataCnt[5] ; Lost Fanouts       ; epRISC_UART:uart|rRecvDataCnt[4]       ;
+----------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 167   ;
; Number of registers using Synchronous Clear  ; 23    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 118   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|rInternalMOSI[6]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|rInternalMOSI[14]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|rInternalMOSI[29]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |epRISC_iocontroller|epRISC_GPIO:gpio|rInterrupt[14]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rControl[0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rDataIn[15]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rDataOut[4]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rSendState[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rRecvState[1]   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |epRISC_iocontroller|epRISC_UART:uart|rRecvDataCnt[2] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |epRISC_iocontroller|epRISC_GPIO:gpio|rDirection[5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |epRISC_iocontroller|rInternalMOSI                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |epRISC_iocontroller|epRISC_UART:uart|Mux9            ;
; 20:1               ; 7 bits    ; 91 LEs        ; 70 LEs               ; 21 LEs                 ; No         ; |epRISC_iocontroller|oBusMISO                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for epRISC_controlRAM:mem|altsyncram:rContents_rtl_0|altsyncram_0ec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipPLL:clock|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=OnChipPLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK0_DIVIDE_BY                ; 10000                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; OnChipPLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: epRISC_controlRAM:mem|altsyncram:rContents_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Untyped                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 32                   ; Untyped                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0ec1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; OnChipPLL:clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; epRISC_controlRAM:mem|altsyncram:rContents_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 32                                               ;
;     -- NUMWORDS_B                         ; 256                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "epRISC_controlRAM:mem"                                                                                                                                                            ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iAddr ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (8 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "epRISC_UART:uart"                                                                                                                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oInt  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iAddr ; Input  ; Warning  ; Input port expression (15 bits) is wider than the input port (2 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oData ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.           ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "epRISC_GPIO:gpio"                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iAddress ; Input  ; Warning  ; Input port expression (15 bits) is wider than the input port (2 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oData    ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 167                         ;
;     ENA               ; 114                         ;
;     ENA SCLR          ; 4                           ;
;     SCLR              ; 3                           ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 30                          ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 309                         ;
;     arith             ; 6                           ;
;         2 data inputs ; 6                           ;
;     normal            ; 303                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 180                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 17 21:45:14 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v
    Info (12023): Found entity 1: epRISC_controlRAM File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 22
    Info (12023): Found entity 2: EmulatedIOPLL File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 46
    Info (12023): Found entity 3: epRISC_iocontroller File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v
    Info (12023): Found entity 1: epRISC_GPIO File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v
    Info (12023): Found entity 1: PS2_epRISC File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/ps2_v1r0.v Line: 26
Warning (10274): Verilog HDL macro warning at spi_v1r0.v(10): overriding existing definition for macro "sIdle", which was defined in "../ps2_v1r0.v", line 24 File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v
    Info (12023): Found entity 1: SPI_epRISC File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/spi_v1r0.v Line: 15
Warning (10274): Verilog HDL macro warning at uart_v1r0.v(36): overriding existing definition for macro "sIdle", which was defined in "../ps2_v1r0.v", line 24 File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v
    Info (12023): Found entity 1: epRISC_UART File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v
    Info (12023): Found entity 1: CharacterDisplay_epRISC File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/video_v1r0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file OnChipPLL.v
    Info (12023): Found entity 1: OnChipPLL File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at controller_v1r0.v(149): created implicit net for "oBvusInterrupt" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 149
Info (12127): Elaborating entity "epRISC_iocontroller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at controller_v1r0.v(123): object "rPipePrevState" assigned a value but never read File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 123
Warning (10034): Output port "oExtBusMOSI" at controller_v1r0.v(98) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 98
Warning (10034): Output port "oExtBusSS" at controller_v1r0.v(97) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 97
Warning (10034): Output port "oSPISelect" at controller_v1r0.v(102) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 102
Warning (10034): Output port "oVGAColor" at controller_v1r0.v(105) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
Warning (10034): Output port "oSerialDTR" at controller_v1r0.v(87) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
Warning (10034): Output port "oSerialRTS" at controller_v1r0.v(87) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
Warning (10034): Output port "oSerialTX" at controller_v1r0.v(87) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
Warning (10034): Output port "oExtBusClock" at controller_v1r0.v(96) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 96
Warning (10034): Output port "oSPIMOSI" at controller_v1r0.v(101) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 101
Warning (10034): Output port "oSPIClock" at controller_v1r0.v(101) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 101
Warning (10034): Output port "oVGAHorizontal" at controller_v1r0.v(104) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 104
Warning (10034): Output port "oVGAVertical" at controller_v1r0.v(104) has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 104
Info (12128): Elaborating entity "OnChipPLL" for hierarchy "OnChipPLL:clock" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 143
Info (12128): Elaborating entity "altpll" for hierarchy "OnChipPLL:clock|altpll:altpll_component" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v Line: 91
Info (12130): Elaborated megafunction instantiation "OnChipPLL:clock|altpll:altpll_component" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v Line: 91
Info (12133): Instantiated megafunction "OnChipPLL:clock|altpll:altpll_component" with the following parameter: File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/OnChipPLL.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=OnChipPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/OnChipPLL_altpll.v
    Info (12023): Found entity 1: OnChipPLL_altpll File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/OnChipPLL_altpll.v Line: 30
Info (12128): Elaborating entity "OnChipPLL_altpll" for hierarchy "OnChipPLL:clock|altpll:altpll_component|OnChipPLL_altpll:auto_generated" File: /home/jclemme/.local/share/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "epRISC_GPIO" for hierarchy "epRISC_GPIO:gpio" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 147
Warning (10230): Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/gpio_v1r0.v Line: 48
Info (12128): Elaborating entity "epRISC_UART" for hierarchy "epRISC_UART:uart" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 149
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(52): truncated value with size 32 to match size of target (1) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 52
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(109): truncated value with size 32 to match size of target (6) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 109
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(127): truncated value with size 8 to match size of target (6) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 127
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(129): truncated value with size 32 to match size of target (6) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 129
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(131): truncated value with size 8 to match size of target (6) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 131
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(135): truncated value with size 8 to match size of target (6) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 135
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(146): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 146
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(155): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 155
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(158): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 158
Warning (10270): Verilog HDL Case Statement warning at uart_v1r0.v(145): incomplete case statement has no default case item File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Warning (10240): Verilog HDL Always Construct warning at uart_v1r0.v(145): inferring latch(es) for variable "rSendNextState", which holds its previous value in one or more paths through the always construct File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(165): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 165
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(174): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 174
Warning (10230): Verilog HDL assignment warning at uart_v1r0.v(177): truncated value with size 32 to match size of target (4) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 177
Warning (10270): Verilog HDL Case Statement warning at uart_v1r0.v(164): incomplete case statement has no default case item File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Warning (10240): Verilog HDL Always Construct warning at uart_v1r0.v(164): inferring latch(es) for variable "rRecvNextState", which holds its previous value in one or more paths through the always construct File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Info (10041): Inferred latch for "rRecvNextState[0]" at uart_v1r0.v(164) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Info (10041): Inferred latch for "rRecvNextState[1]" at uart_v1r0.v(164) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Info (10041): Inferred latch for "rRecvNextState[2]" at uart_v1r0.v(164) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Info (10041): Inferred latch for "rRecvNextState[3]" at uart_v1r0.v(164) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
Info (10041): Inferred latch for "rSendNextState[0]" at uart_v1r0.v(145) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Info (10041): Inferred latch for "rSendNextState[1]" at uart_v1r0.v(145) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Info (10041): Inferred latch for "rSendNextState[2]" at uart_v1r0.v(145) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Info (10041): Inferred latch for "rSendNextState[3]" at uart_v1r0.v(145) File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
Info (12128): Elaborating entity "epRISC_controlRAM" for hierarchy "epRISC_controlRAM:mem" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 151
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "wInternalMISO[15]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[14]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[13]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[12]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[11]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[10]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[9]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[8]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[7]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[6]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[5]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[4]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[3]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[2]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[1]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13048): Converted tri-state node "wInternalMISO[0]" into a selector File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 81
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[16]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[17]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[18]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[19]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[20]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[21]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[22]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[23]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[24]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[25]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[26]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[27]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[28]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[29]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[30]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
    Warning (13049): Converted tri-state buffer "epRISC_controlRAM:mem|oData[31]" feeding internal logic into a wire File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 27
Warning (276027): Inferred dual-clock RAM node "epRISC_controlRAM:mem|rContents_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "epRISC_controlRAM:mem|rContents_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "epRISC_controlRAM:mem|altsyncram:rContents_rtl_0"
Info (12133): Instantiated megafunction "epRISC_controlRAM:mem|altsyncram:rContents_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ec1.tdf
    Info (12023): Found entity 1: altsyncram_0ec1 File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/db/altsyncram_0ec1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "bBoardDebug0" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bBoardDebug1" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bBoardDebug2" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bBoardDebug3" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bBoardDebug4" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bBoardDebug5" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 84
    Warning (13040): bidirectional pin "bPS2Data" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 107
    Warning (13040): bidirectional pin "bPS2Clock" has no driver File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 107
Warning (13012): Latch epRISC_UART:uart|rSendNextState[0] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rSendState[2] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 99
Warning (13012): Latch epRISC_UART:uart|rSendNextState[1] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rSendState[2] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 99
Warning (13012): Latch epRISC_UART:uart|rSendNextState[2] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rSendState[1] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 99
Warning (13012): Latch epRISC_UART:uart|rSendNextState[3] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rSendState[0] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 99
Warning (13012): Latch epRISC_UART:uart|rRecvNextState[0] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rRecvState[1] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 118
Warning (13012): Latch epRISC_UART:uart|rRecvNextState[1] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rRecvState[1] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 118
Warning (13012): Latch epRISC_UART:uart|rRecvNextState[2] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rRecvState[2] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 118
Warning (13012): Latch epRISC_UART:uart|rRecvNextState[3] has unsafe behavior File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal epRISC_UART:uart|rRecvState[0] File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/uart_v1r0.v Line: 118
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oSerialDTR" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
    Warning (13410): Pin "oSerialRTS" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
    Warning (13410): Pin "oSerialTX" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 87
    Warning (13410): Pin "oExtBusMOSI[0]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 98
    Warning (13410): Pin "oExtBusMOSI[1]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 98
    Warning (13410): Pin "oExtBusMOSI[2]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 98
    Warning (13410): Pin "oExtBusMOSI[3]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 98
    Warning (13410): Pin "oExtBusSS[0]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 97
    Warning (13410): Pin "oExtBusSS[1]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 97
    Warning (13410): Pin "oExtBusClock" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 96
    Warning (13410): Pin "oSPIMOSI" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 101
    Warning (13410): Pin "oSPISelect[0]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 102
    Warning (13410): Pin "oSPISelect[1]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 102
    Warning (13410): Pin "oSPISelect[2]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 102
    Warning (13410): Pin "oSPISelect[3]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 102
    Warning (13410): Pin "oSPIClock" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 101
    Warning (13410): Pin "oVGAColor[0]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[1]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[2]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[3]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[4]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[5]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[6]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAColor[7]" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 105
    Warning (13410): Pin "oVGAHorizontal" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 104
    Warning (13410): Pin "oVGAVertical" is stuck at GND File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 104
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iSerialRX" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 86
    Warning (15610): No output dependent on input pin "iSerialCTS" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 86
    Warning (15610): No output dependent on input pin "iSerialDCD" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 86
    Warning (15610): No output dependent on input pin "iSerialDSR" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 86
    Warning (15610): No output dependent on input pin "iTTLSerialRST" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 89
    Warning (15610): No output dependent on input pin "iExtBusMISO[0]" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 95
    Warning (15610): No output dependent on input pin "iExtBusMISO[1]" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 95
    Warning (15610): No output dependent on input pin "iExtBusMISO[2]" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 95
    Warning (15610): No output dependent on input pin "iExtBusMISO[3]" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 95
    Warning (15610): No output dependent on input pin "iExtBusInterrupt" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 94
    Warning (15610): No output dependent on input pin "iSPIMISO" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 100
    Warning (15610): No output dependent on input pin "iSPIDetect0" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 100
    Warning (15610): No output dependent on input pin "iSPIDetect1" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 100
    Warning (15610): No output dependent on input pin "iSPIWrite0" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 100
    Warning (15610): No output dependent on input pin "iSPIWrite1" File: /home/jclemme/Projects/eprisc-open-computer/firmware/io/controller_v1r0.v Line: 100
Info (21057): Implemented 532 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 410 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 1355 megabytes
    Info: Processing ended: Fri Mar 17 21:45:22 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jclemme/Projects/eprisc-open-computer/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg.


