

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Mon Nov 26 21:54:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_ofdm_rx
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  11671|  11671|  1568|  1568| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+------+------+------+------+---------+
        |                    |                 |   Latency   |   Interval  | Pipeline|
        |      Instance      |      Module     |  min |  max |  min |  max |   Type  |
        +--------------------+-----------------+------+------+------+------+---------+
        |fft_stage_last_U0   |fft_stage_last   |   360|   360|   360|   360|   none  |
        |fft_stages26_U0     |fft_stages26     |  1567|  1567|  1567|  1567|   none  |
        |fft_stage_first_U0  |fft_stage_first  |   353|   353|   353|   353|   none  |
        |fft_stages33_U0     |fft_stages33     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages32_U0     |fft_stages32     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages31_U0     |fft_stages31     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages30_U0     |fft_stages30     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages29_U0     |fft_stages29     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages28_U0     |fft_stages28     |  1042|  1042|  1042|  1042|   none  |
        |fft_stages27_U0     |fft_stages27     |  1042|  1042|  1042|  1042|   none  |
        |bit_reverse25_U0    |bit_reverse25    |  1043|  1043|  1043|  1043|   none  |
        |bit_reverse_U0      |bit_reverse      |  1043|  1043|  1043|  1043|   none  |
        +--------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    198|
|FIFO             |        -|      -|       -|      -|
|Instance         |       30|    195|   29963|  34806|
|Memory           |       69|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    342|
|Register         |        -|      -|      38|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       99|    195|   30001|  35346|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     88|      28|     66|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+-----------------+---------+-------+------+------+
    |bit_reverse_U0      |bit_reverse      |        6|     18|  1811|  1791|
    |bit_reverse25_U0    |bit_reverse25    |        6|     18|  1811|  1791|
    |fft_stage_first_U0  |fft_stage_first  |        0|     14|  2613|  3286|
    |fft_stage_last_U0   |fft_stage_last   |        2|     42|  5016|  6724|
    |fft_stages26_U0     |fft_stages26     |        2|     17|  5371|  3799|
    |fft_stages27_U0     |fft_stages27     |        2|     12|  1798|  2398|
    |fft_stages28_U0     |fft_stages28     |        2|     12|  1800|  2402|
    |fft_stages29_U0     |fft_stages29     |        2|     12|  1802|  2405|
    |fft_stages30_U0     |fft_stages30     |        2|     12|  1804|  2406|
    |fft_stages31_U0     |fft_stages31     |        2|     12|  1806|  2407|
    |fft_stages32_U0     |fft_stages32     |        2|     12|  1808|  2410|
    |fft_stages33_U0     |fft_stages33     |        2|     14|  2523|  2987|
    +--------------------+-----------------+---------+-------+------+------+
    |Total               |                 |       30|    195| 29963| 34806|
    +--------------------+-----------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------+---------+---+----+------+-----+------+-------------+
    |Stage0_R_0_U   |fft_Stage0_R_0  |        1|  0|   0|   342|   32|     2|        21888|
    |Stage0_I_0_U   |fft_Stage0_R_0  |        1|  0|   0|   342|   32|     2|        21888|
    |Stage9_R_0_U   |fft_Stage0_R_0  |        1|  0|   0|   342|   32|     2|        21888|
    |Stage9_I_0_U   |fft_Stage0_R_0  |        1|  0|   0|   342|   32|     2|        21888|
    |Stage0_R_1_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage0_I_2_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage1_R_1_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage1_R_2_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage1_I_1_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage1_I_2_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage9_R_1_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage9_R_2_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage9_I_2_U   |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage10_R_1_U  |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage10_R_2_U  |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage10_I_1_U  |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage10_I_2_U  |fft_Stage0_R_1  |        2|  0|   0|   341|   32|     2|        21824|
    |Stage0_R_2_U   |fft_Stage0_R_2  |        1|  0|   0|   341|   32|     2|        21824|
    |Stage0_I_1_U   |fft_Stage0_R_2  |        1|  0|   0|   341|   32|     2|        21824|
    |Stage9_I_1_U   |fft_Stage0_R_2  |        1|  0|   0|   341|   32|     2|        21824|
    |Stage1_R_0_U   |fft_Stage1_R_0  |        2|  0|   0|   342|   32|     2|        21888|
    |Stage1_I_0_U   |fft_Stage1_R_0  |        2|  0|   0|   342|   32|     2|        21888|
    |Stage10_R_0_U  |fft_Stage1_R_0  |        2|  0|   0|   342|   32|     2|        21888|
    |Stage10_I_0_U  |fft_Stage1_R_0  |        2|  0|   0|   342|   32|     2|        21888|
    |Stage2_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage3_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage4_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage5_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage6_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage7_I_U     |fft_Stage2_I    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage2_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage3_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage4_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage5_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage6_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage7_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage8_R_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    |Stage8_I_U     |fft_Stage2_R    |        2|  0|   0|  1024|   32|     2|        65536|
    +---------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total          |                |       69|  0|   0| 22528| 1216|    76|      1441792|
    +---------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage0_I_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage0_I_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage0_I_2         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage0_R_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage0_R_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage0_R_2         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_I_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_I_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_I_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_R_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_R_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_R_2        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_I_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_I_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_I_2         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R_2         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_I           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_R           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I_2         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R_0         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R_1         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R_2         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |bit_reverse25_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage_first_U0_ap_continue     |    and   |      0|  0|   2|           1|           1|
    |fft_stage_first_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |fft_stage_last_U0_ap_continue      |    and   |      0|  0|   2|           1|           1|
    |fft_stage_last_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |fft_stages26_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages26_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages27_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages27_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages28_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages28_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages29_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages29_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages30_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages30_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages31_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages31_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages32_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages32_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |fft_stages33_U0_ap_continue        |    and   |      0|  0|   2|           1|           1|
    |fft_stages33_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_I_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_I_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_I_2   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_R_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_R_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage0_R_2   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_I_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_I_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_I_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_R_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_R_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_R_2  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I_2   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R_2   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_I     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_R     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I_2   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R_0   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R_1   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R_2   |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 198|          99|          99|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage0_I_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage0_I_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage0_I_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage0_R_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage0_R_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage0_R_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_I_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_I_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_I_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_R_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_R_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_R_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_I     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_R     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R_0   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R_2   |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 342|         76|   38|         76|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage0_I_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage0_I_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage0_I_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage0_R_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage0_R_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage0_R_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_I_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_I_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_I_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_R_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_R_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_R_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_I     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_R     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R_0   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R_2   |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 38|   0|   38|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |      fft     | return value |
|X_R_0_address0    | out |    9|  ap_memory |     X_R_0    |     array    |
|X_R_0_ce0         | out |    1|  ap_memory |     X_R_0    |     array    |
|X_R_0_d0          | out |   32|  ap_memory |     X_R_0    |     array    |
|X_R_0_q0          |  in |   32|  ap_memory |     X_R_0    |     array    |
|X_R_0_we0         | out |    1|  ap_memory |     X_R_0    |     array    |
|X_R_0_address1    | out |    9|  ap_memory |     X_R_0    |     array    |
|X_R_0_ce1         | out |    1|  ap_memory |     X_R_0    |     array    |
|X_R_0_d1          | out |   32|  ap_memory |     X_R_0    |     array    |
|X_R_0_q1          |  in |   32|  ap_memory |     X_R_0    |     array    |
|X_R_0_we1         | out |    1|  ap_memory |     X_R_0    |     array    |
|X_R_1_address0    | out |    9|  ap_memory |     X_R_1    |     array    |
|X_R_1_ce0         | out |    1|  ap_memory |     X_R_1    |     array    |
|X_R_1_d0          | out |   32|  ap_memory |     X_R_1    |     array    |
|X_R_1_q0          |  in |   32|  ap_memory |     X_R_1    |     array    |
|X_R_1_we0         | out |    1|  ap_memory |     X_R_1    |     array    |
|X_R_1_address1    | out |    9|  ap_memory |     X_R_1    |     array    |
|X_R_1_ce1         | out |    1|  ap_memory |     X_R_1    |     array    |
|X_R_1_d1          | out |   32|  ap_memory |     X_R_1    |     array    |
|X_R_1_q1          |  in |   32|  ap_memory |     X_R_1    |     array    |
|X_R_1_we1         | out |    1|  ap_memory |     X_R_1    |     array    |
|X_R_2_address0    | out |    9|  ap_memory |     X_R_2    |     array    |
|X_R_2_ce0         | out |    1|  ap_memory |     X_R_2    |     array    |
|X_R_2_d0          | out |   32|  ap_memory |     X_R_2    |     array    |
|X_R_2_q0          |  in |   32|  ap_memory |     X_R_2    |     array    |
|X_R_2_we0         | out |    1|  ap_memory |     X_R_2    |     array    |
|X_R_2_address1    | out |    9|  ap_memory |     X_R_2    |     array    |
|X_R_2_ce1         | out |    1|  ap_memory |     X_R_2    |     array    |
|X_R_2_d1          | out |   32|  ap_memory |     X_R_2    |     array    |
|X_R_2_q1          |  in |   32|  ap_memory |     X_R_2    |     array    |
|X_R_2_we1         | out |    1|  ap_memory |     X_R_2    |     array    |
|X_I_0_address0    | out |    9|  ap_memory |     X_I_0    |     array    |
|X_I_0_ce0         | out |    1|  ap_memory |     X_I_0    |     array    |
|X_I_0_d0          | out |   32|  ap_memory |     X_I_0    |     array    |
|X_I_0_q0          |  in |   32|  ap_memory |     X_I_0    |     array    |
|X_I_0_we0         | out |    1|  ap_memory |     X_I_0    |     array    |
|X_I_0_address1    | out |    9|  ap_memory |     X_I_0    |     array    |
|X_I_0_ce1         | out |    1|  ap_memory |     X_I_0    |     array    |
|X_I_0_d1          | out |   32|  ap_memory |     X_I_0    |     array    |
|X_I_0_q1          |  in |   32|  ap_memory |     X_I_0    |     array    |
|X_I_0_we1         | out |    1|  ap_memory |     X_I_0    |     array    |
|X_I_1_address0    | out |    9|  ap_memory |     X_I_1    |     array    |
|X_I_1_ce0         | out |    1|  ap_memory |     X_I_1    |     array    |
|X_I_1_d0          | out |   32|  ap_memory |     X_I_1    |     array    |
|X_I_1_q0          |  in |   32|  ap_memory |     X_I_1    |     array    |
|X_I_1_we0         | out |    1|  ap_memory |     X_I_1    |     array    |
|X_I_1_address1    | out |    9|  ap_memory |     X_I_1    |     array    |
|X_I_1_ce1         | out |    1|  ap_memory |     X_I_1    |     array    |
|X_I_1_d1          | out |   32|  ap_memory |     X_I_1    |     array    |
|X_I_1_q1          |  in |   32|  ap_memory |     X_I_1    |     array    |
|X_I_1_we1         | out |    1|  ap_memory |     X_I_1    |     array    |
|X_I_2_address0    | out |    9|  ap_memory |     X_I_2    |     array    |
|X_I_2_ce0         | out |    1|  ap_memory |     X_I_2    |     array    |
|X_I_2_d0          | out |   32|  ap_memory |     X_I_2    |     array    |
|X_I_2_q0          |  in |   32|  ap_memory |     X_I_2    |     array    |
|X_I_2_we0         | out |    1|  ap_memory |     X_I_2    |     array    |
|X_I_2_address1    | out |    9|  ap_memory |     X_I_2    |     array    |
|X_I_2_ce1         | out |    1|  ap_memory |     X_I_2    |     array    |
|X_I_2_d1          | out |   32|  ap_memory |     X_I_2    |     array    |
|X_I_2_q1          |  in |   32|  ap_memory |     X_I_2    |     array    |
|X_I_2_we1         | out |    1|  ap_memory |     X_I_2    |     array    |
|OUT_R_0_address0  | out |    9|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_ce0       | out |    1|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_d0        | out |   32|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_q0        |  in |   32|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_we0       | out |    1|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_address1  | out |    9|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_ce1       | out |    1|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_d1        | out |   32|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_q1        |  in |   32|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_0_we1       | out |    1|  ap_memory |    OUT_R_0   |     array    |
|OUT_R_1_address0  | out |    9|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_ce0       | out |    1|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_d0        | out |   32|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_q0        |  in |   32|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_we0       | out |    1|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_address1  | out |    9|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_ce1       | out |    1|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_d1        | out |   32|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_q1        |  in |   32|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_1_we1       | out |    1|  ap_memory |    OUT_R_1   |     array    |
|OUT_R_2_address0  | out |    9|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_ce0       | out |    1|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_d0        | out |   32|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_q0        |  in |   32|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_we0       | out |    1|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_address1  | out |    9|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_ce1       | out |    1|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_d1        | out |   32|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_q1        |  in |   32|  ap_memory |    OUT_R_2   |     array    |
|OUT_R_2_we1       | out |    1|  ap_memory |    OUT_R_2   |     array    |
|OUT_I_0_address0  | out |    9|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_ce0       | out |    1|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_d0        | out |   32|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_q0        |  in |   32|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_we0       | out |    1|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_address1  | out |    9|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_ce1       | out |    1|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_d1        | out |   32|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_q1        |  in |   32|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_0_we1       | out |    1|  ap_memory |    OUT_I_0   |     array    |
|OUT_I_1_address0  | out |    9|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_ce0       | out |    1|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_d0        | out |   32|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_q0        |  in |   32|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_we0       | out |    1|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_address1  | out |    9|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_ce1       | out |    1|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_d1        | out |   32|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_q1        |  in |   32|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_1_we1       | out |    1|  ap_memory |    OUT_I_1   |     array    |
|OUT_I_2_address0  | out |    9|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_ce0       | out |    1|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_d0        | out |   32|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_q0        |  in |   32|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_we0       | out |    1|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_address1  | out |    9|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_ce1       | out |    1|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_d1        | out |   32|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_q1        |  in |   32|  ap_memory |    OUT_I_2   |     array    |
|OUT_I_2_we1       | out |    1|  ap_memory |    OUT_I_2   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

