Protel Design System Design Rule Check
PCB File : F:\Desktop\myWorkSpace\0_my_project\3_wifi_car\pcb_deisgn\Çý¶¯¿ØÖÆ°åPCB.PcbDoc
Date     : 2021/3/11
Time     : 21:42:08

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=4mil) (U1),(InNet('No Net'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=6mil) (Preferred=6mil) (U1)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=200mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.779mil < 10mil) Between Pad C11-1(3655mil,3679.685mil) on Bottom Layer And Pad M2-6(3704.724mil,3665mil) on Multi-Layer [Bottom Solder] Mask Sliver [0.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C15-1(3605mil,3116.732mil) on Top Layer And Pad C15-2(3605mil,3083.268mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.205mil < 10mil) Between Pad C15-1(3605mil,3116.732mil) on Top Layer And Via (3570mil,3120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.457mil < 10mil) Between Pad C15-1(3605mil,3116.732mil) on Top Layer And Via (3605mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.171mil < 10mil) Between Pad C16-1(3015mil,3146.732mil) on Bottom Layer And Via (3015mil,3113.75mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.171mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C17-1(3605mil,3193.268mil) on Top Layer And Pad C17-2(3605mil,3226.732mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.457mil < 10mil) Between Pad C17-1(3605mil,3193.268mil) on Top Layer And Via (3605mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C18-1(3526.732mil,3300mil) on Top Layer And Pad C18-2(3493.268mil,3300mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Pad C19-2(3526.732mil,3410mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.457mil < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Via (3455mil,3415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.457mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Pad C20-2(3145mil,3433.268mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mil < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Via (3175mil,3475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C21-1(3090mil,3433.268mil) on Top Layer And Pad C21-2(3090mil,3466.732mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.25mil < 10mil) Between Pad C22-1(3599.961mil,3350mil) on Top Layer And Via (3635.551mil,3294.449mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.25mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.874mil < 10mil) Between Pad C22-2(3670.039mil,3350mil) on Top Layer And Via (3635.551mil,3294.449mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.283mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Via (3660mil,3410mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.283mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.379mil < 10mil) Between Pad C24-1(3605mil,3441.339mil) on Top Layer And Via (3660mil,3410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C4-1(3328.268mil,3110mil) on Bottom Layer And Pad C4-2(3361.732mil,3110mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C5-1(3046.732mil,3695mil) on Top Layer And Pad C5-2(3013.268mil,3695mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad C8-1(3103.268mil,3760mil) on Top Layer And Pad C8-2(3136.732mil,3760mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.608mil < 10mil) Between Pad C8-1(3103.268mil,3760mil) on Top Layer And Via (3134.921mil,3739.921mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.921mil < 10mil) Between Pad C8-1(3103.268mil,3760mil) on Top Layer And Via (3135mil,3760mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.244mil < 10mil) Between Pad D1-1(2835mil,3609.449mil) on Bottom Layer And Via (2830mil,3680mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.803mil < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Via (2970mil,3445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.803mil] / [Bottom Solder] Mask Sliver [8.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad JP2-2(2936.905mil,3739.212mil) on Multi-Layer And Pad JP2-3(2936.905mil,3690mil) on Multi-Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad JP2-3(2936.905mil,3690mil) on Multi-Layer And Pad JP2-4(2936.905mil,3640.787mil) on Multi-Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad JP3-1(2935mil,3222.638mil) on Multi-Layer And Pad JP3-2(2935mil,3173.425mil) on Multi-Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad M1-1(3708.779mil,3200mil) on Multi-Layer And Pad M1-2(3767.834mil,3200mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad M2-1(4000mil,3665mil) on Multi-Layer And Pad M2-2(3940.945mil,3665mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Pad R1-2(3255mil,3466.732mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.107mil < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Via (3285.211mil,3414.789mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.107mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R12-1(3493.268mil,3355mil) on Top Layer And Pad R12-2(3526.732mil,3355mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R13-1(3200mil,3466.732mil) on Top Layer And Pad R13-2(3200mil,3433.268mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mil < 10mil) Between Pad R13-1(3200mil,3466.732mil) on Top Layer And Via (3230mil,3475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R14-1(2873.268mil,3550mil) on Top Layer And Pad R14-2(2906.732mil,3550mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mil < 10mil) Between Pad R14-2(2906.732mil,3550mil) on Top Layer And Via (2910mil,3580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.693mil < 10mil) Between Pad R14-2(2906.732mil,3550mil) on Top Layer And Via (2940mil,3580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R2-1(3355mil,3466.732mil) on Top Layer And Pad R2-2(3355mil,3433.268mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R3-1(3275mil,3116.732mil) on Bottom Layer And Pad R3-2(3275mil,3083.268mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R4-1(3161.732mil,3115mil) on Bottom Layer And Pad R4-2(3128.268mil,3115mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R5-1(3043.465mil,3765mil) on Top Layer And Pad R5-2(3010mil,3765mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R7-1(3103.268mil,3690mil) on Top Layer And Pad R7-2(3136.732mil,3690mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Pad R8-2(3135mil,3395mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.19mil < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Via (3120mil,3365mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.994mil < 10mil) Between Pad R9-1(3281.732mil,3380mil) on Bottom Layer And Via (3285.211mil,3414.789mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U1-12(3284.685mil,3330mil) on Bottom Layer And Pad U1-13(3314.213mil,3300.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U1-18(3314.213mil,3202.047mil) on Bottom Layer And Pad U1-19(3284.685mil,3172.52mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U1-6(3156.732mil,3300.472mil) on Bottom Layer And Pad U1-7(3186.26mil,3330mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-1(3127.244mil,3557.598mil) on Top Layer And Pad U2-2(3127.244mil,3595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-2(3127.244mil,3595mil) on Top Layer And Pad U2-3(3127.244mil,3632.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-4(3032.756mil,3632.401mil) on Top Layer And Pad U2-5(3032.756mil,3595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-5(3032.756mil,3595mil) on Top Layer And Pad U2-6(3032.756mil,3557.598mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.867mil < 10mil) Between Pad U2-6(3032.756mil,3557.598mil) on Top Layer And Via (3070mil,3525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.867mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.827mil < 10mil) Between Pad U3-1(3377.795mil,3121.732mil) on Top Layer And Via (3370mil,3090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.858mil < 10mil) Between Pad U3-1(3377.795mil,3121.732mil) on Top Layer And Via (3420mil,3108.268mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.092mil < 10mil) Between Pad U3-1(3377.795mil,3121.732mil) on Top Layer And Via (3420mil,3141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.092mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U3-12(3377.795mil,3338.268mil) on Top Layer And Pad U3-13(3348.268mil,3367.795mil) on Top Layer [Top Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.072mil < 10mil) Between Pad U3-15(3308.898mil,3367.795mil) on Top Layer And Via (3315mil,3415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.072mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.549mil < 10mil) Between Pad U3-16(3289.213mil,3367.795mil) on Top Layer And Via (3285.211mil,3414.789mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.549mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.521mil < 10mil) Between Pad U3-2(3377.795mil,3141.417mil) on Top Layer And Via (3420mil,3141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.512mil < 10mil) Between Pad U3-23(3151.417mil,3367.795mil) on Top Layer And Via (3120mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U3-24(3131.732mil,3367.795mil) on Top Layer And Pad U3-25(3102.205mil,3338.268mil) on Top Layer [Top Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.127mil < 10mil) Between Pad U3-25(3102.205mil,3338.268mil) on Top Layer And Via (3120mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.127mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.492mil < 10mil) Between Pad U3-3(3377.795mil,3161.102mil) on Top Layer And Via (3420mil,3141.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.57mil < 10mil) Between Pad U3-30(3102.205mil,3239.843mil) on Top Layer And Via (3060mil,3238.157mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.57mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.74mil < 10mil) Between Pad U3-31(3102.205mil,3220.157mil) on Top Layer And Via (3060mil,3238.157mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.46mil < 10mil) Between Pad U3-36(3102.205mil,3121.732mil) on Top Layer And Pad U3-37(3131.732mil,3092.205mil) on Top Layer [Top Solder] Mask Sliver [2.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.639mil < 10mil) Between Pad U3-36(3102.205mil,3121.732mil) on Top Layer And Via (3075mil,3100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.072mil < 10mil) Between Pad U3-39(3171.102mil,3092.205mil) on Top Layer And Via (3165mil,3045mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.072mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.825mil < 10mil) Between Pad U3-41(3210.472mil,3092.205mil) on Top Layer And Via (3215mil,3045mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.825mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.294mil < 10mil) Between Pad U3-45(3289.213mil,3092.205mil) on Top Layer And Via (3278.987mil,3055.394mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.294mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.347mil < 10mil) Between Pad U3-47(3328.583mil,3092.205mil) on Top Layer And Via (3350mil,3060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.404mil < 10mil) Between Pad U3-7(3377.795mil,3239.843mil) on Top Layer And Via (3410mil,3260mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.404mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.714mil < 10mil) Between Pad U3-9(3377.795mil,3279.213mil) on Top Layer And Via (3410mil,3260mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.714mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.221mil < 10mil) Between Pad U5-4(3715mil,3311.682mil) on Bottom Layer And Via (3675mil,3290mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.221mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.756mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Via (3570mil,3120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.7mil < 10mil) Between Via (2967mil,3474.447mil) from Top Layer to Bottom Layer And Via (2970mil,3505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.7mil] / [Bottom Solder] Mask Sliver [0.7mil]
Rule Violations :77

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3000.276mil,3681.024mil) on Top Overlay And Pad C5-2(3013.268mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3000.276mil,3708.976mil) on Top Overlay And Pad C5-2(3013.268mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3001.024mil,3100.276mil) on Bottom Overlay And Pad C16-2(3015mil,3113.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3001.024mil,3159.724mil) on Bottom Overlay And Pad C16-1(3015mil,3146.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3028.976mil,3100.276mil) on Bottom Overlay And Pad C16-2(3015mil,3113.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3028.976mil,3159.724mil) on Bottom Overlay And Pad C16-1(3015mil,3146.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3051.063mil,3735mil) on Bottom Overlay And Pad C2-2(3069.961mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3051.063mil,3785mil) on Bottom Overlay And Pad C2-2(3069.961mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3059.724mil,3681.024mil) on Top Overlay And Pad C5-1(3046.732mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3059.724mil,3708.976mil) on Top Overlay And Pad C5-1(3046.732mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Arc (3066.496mil,3701.969mil) on Bottom Overlay And Pad C2-2(3069.961mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3076.024mil,3420.276mil) on Top Overlay And Pad C21-1(3090mil,3433.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.913mil < 10mil) Between Arc (3103.976mil,3420.276mil) on Top Overlay And Pad C21-1(3090mil,3433.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3114.646mil,3605.315mil) on Bottom Overlay And Pad C3-2(3130mil,3619.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3114.646mil,3694.685mil) on Bottom Overlay And Pad C3-1(3130mil,3680.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3131.024mil,3420.276mil) on Top Overlay And Pad C20-2(3145mil,3433.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3131.024mil,3479.724mil) on Top Overlay And Pad C20-1(3145mil,3466.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Arc (3137.047mil,3182.362mil) on Bottom Overlay And Pad U1-1(3156.732mil,3202.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3145.354mil,3605.315mil) on Bottom Overlay And Pad C3-2(3130mil,3619.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3145.354mil,3694.685mil) on Bottom Overlay And Pad C3-1(3130mil,3680.315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3158.937mil,3735mil) on Bottom Overlay And Pad C2-1(3140.039mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3158.937mil,3785mil) on Bottom Overlay And Pad C2-1(3140.039mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.913mil < 10mil) Between Arc (3158.976mil,3420.276mil) on Top Overlay And Pad C20-2(3145mil,3433.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3158.976mil,3479.724mil) on Top Overlay And Pad C20-1(3145mil,3466.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3176.024mil,3382.008mil) on Bottom Overlay And Pad C9-1(3190mil,3395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3176.024mil,3441.457mil) on Bottom Overlay And Pad C9-2(3190mil,3428.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3190.315mil,3749.646mil) on Top Overlay And Pad C7-2(3204.685mil,3765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3190.315mil,3780.354mil) on Top Overlay And Pad C7-2(3204.685mil,3765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3193.504mil,3548.032mil) on Top Overlay And Pad C6-2(3225mil,3566.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3193.504mil,3701.969mil) on Top Overlay And Pad C6-1(3225mil,3683.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3203.976mil,3441.457mil) on Bottom Overlay And Pad C9-2(3190mil,3428.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.913mil < 10mil) Between Arc (3203.977mil,3382.008mil) on Bottom Overlay And Pad C9-1(3190mil,3395mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3256.496mil,3548.032mil) on Top Overlay And Pad C6-2(3225mil,3566.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3256.496mil,3701.969mil) on Top Overlay And Pad C6-1(3225mil,3683.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3279.685mil,3749.646mil) on Top Overlay And Pad C7-1(3265.315mil,3765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3279.685mil,3780.354mil) on Top Overlay And Pad C7-1(3265.315mil,3765mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3374.724mil,3096.024mil) on Bottom Overlay And Pad C4-2(3361.732mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3374.724mil,3123.976mil) on Bottom Overlay And Pad C4-2(3361.732mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.338mil < 10mil) Between Arc (3401.417mil,3098.11mil) on Top Overlay And Pad U3-1(3377.795mil,3121.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3406.024mil,3095.276mil) on Bottom Overlay And Pad C14-2(3420mil,3108.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3406.024mil,3154.724mil) on Bottom Overlay And Pad C14-1(3420mil,3141.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3433.976mil,3095.276mil) on Bottom Overlay And Pad C14-2(3420mil,3108.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3433.976mil,3154.724mil) on Bottom Overlay And Pad C14-1(3420mil,3141.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Arc (3480.276mil,3286.024mil) on Top Overlay And Pad Y1-1(3500mil,3223.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3480.276mil,3396.024mil) on Top Overlay And Pad C19-1(3493.268mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3480.276mil,3423.976mil) on Top Overlay And Pad C19-1(3493.268mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3483.504mil,3536.969mil) on Bottom Overlay And Pad C25-1(3515mil,3518.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3539.724mil,3286.024mil) on Top Overlay And Pad C18-1(3526.732mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Arc (3539.724mil,3286.024mil) on Top Overlay And Pad Y1-1(3500mil,3223.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3539.724mil,3313.976mil) on Top Overlay And Pad C18-1(3526.732mil,3300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.913mil < 10mil) Between Arc (3539.724mil,3396.024mil) on Top Overlay And Pad C19-2(3526.732mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3539.724mil,3423.976mil) on Top Overlay And Pad C19-2(3526.732mil,3410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3546.496mil,3536.969mil) on Bottom Overlay And Pad C25-1(3515mil,3518.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3573.504mil,3423.031mil) on Top Overlay And Pad C24-1(3605mil,3441.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3573.504mil,3576.968mil) on Top Overlay And Pad C24-2(3605mil,3558.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3580mil,3421.063mil) on Bottom Overlay And Pad C23-1(3605mil,3439.961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3580mil,3528.937mil) on Bottom Overlay And Pad C23-2(3605mil,3510.039mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Arc (3580mil,3528.937mil) on Bottom Overlay And Pad C25-1(3515mil,3518.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3581.063mil,3325mil) on Top Overlay And Pad C22-1(3599.961mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3581.063mil,3375mil) on Top Overlay And Pad C22-1(3599.961mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3630mil,3421.063mil) on Bottom Overlay And Pad C23-1(3605mil,3439.961mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3630mil,3528.937mil) on Bottom Overlay And Pad C23-2(3605mil,3510.039mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3636.496mil,3423.031mil) on Top Overlay And Pad C24-1(3605mil,3441.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3636.496mil,3576.968mil) on Top Overlay And Pad C24-2(3605mil,3558.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3639.646mil,3665.315mil) on Bottom Overlay And Pad C11-1(3655mil,3679.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3670.354mil,3665.315mil) on Bottom Overlay And Pad C11-1(3655mil,3679.685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3688.937mil,3325mil) on Top Overlay And Pad C22-2(3670.039mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3688.937mil,3375mil) on Top Overlay And Pad C22-2(3670.039mil,3350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad C11-1(3655mil,3679.685mil) on Bottom Layer And Text "C11" (3666mil,3705mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C11-1(3655mil,3679.685mil) on Bottom Layer And Track (3623.898mil,3665.315mil)(3623.898mil,3694.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-1(3655mil,3679.685mil) on Bottom Layer And Track (3639.646mil,3649.567mil)(3670.354mil,3649.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(3655mil,3679.685mil) on Bottom Layer And Track (3686.102mil,3665.315mil)(3686.102mil,3694.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3420mil,3141.732mil) on Bottom Layer And Text "C14" (3432mil,3120mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-1(3420mil,3141.732mil) on Bottom Layer And Track (3397.362mil,3136.811mil)(3397.362mil,3154.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-1(3420mil,3141.732mil) on Bottom Layer And Track (3406.024mil,3163.386mil)(3433.976mil,3163.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(3420mil,3141.732mil) on Bottom Layer And Track (3442.638mil,3136.811mil)(3442.638mil,3154.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3420mil,3108.268mil) on Bottom Layer And Text "C14" (3432mil,3120mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C14-2(3420mil,3108.268mil) on Bottom Layer And Track (3397.362mil,3095.472mil)(3397.362mil,3113.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C14-2(3420mil,3108.268mil) on Bottom Layer And Track (3406.024mil,3086.614mil)(3433.976mil,3086.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(3420mil,3108.268mil) on Bottom Layer And Track (3442.638mil,3095.472mil)(3442.638mil,3113.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(3015mil,3146.732mil) on Bottom Layer And Text "C16" (3027mil,3125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-1(3015mil,3146.732mil) on Bottom Layer And Track (2992.362mil,3141.811mil)(2992.362mil,3159.528mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-1(3015mil,3146.732mil) on Bottom Layer And Track (3001.024mil,3168.386mil)(3028.976mil,3168.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(3015mil,3146.732mil) on Bottom Layer And Track (3037.638mil,3141.811mil)(3037.638mil,3159.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(3015mil,3113.268mil) on Bottom Layer And Text "C16" (3027mil,3125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C16-2(3015mil,3113.268mil) on Bottom Layer And Track (2992.362mil,3100.472mil)(2992.362mil,3118.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C16-2(3015mil,3113.268mil) on Bottom Layer And Track (3001.024mil,3091.614mil)(3028.976mil,3091.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(3015mil,3113.268mil) on Bottom Layer And Track (3037.638mil,3100.472mil)(3037.638mil,3118.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(3526.732mil,3300mil) on Top Layer And Text "C18" (3498mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C18-1(3526.732mil,3300mil) on Top Layer And Track (3521.811mil,3277.362mil)(3539.528mil,3277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(3526.732mil,3300mil) on Top Layer And Track (3521.811mil,3322.638mil)(3539.527mil,3322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C18-1(3526.732mil,3300mil) on Top Layer And Track (3548.386mil,3286.024mil)(3548.386mil,3313.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(3493.268mil,3300mil) on Top Layer And Text "C18" (3498mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C18-2(3493.268mil,3300mil) on Top Layer And Track (3480.472mil,3277.362mil)(3498.189mil,3277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(3493.268mil,3300mil) on Top Layer And Track (3480.472mil,3322.638mil)(3498.189mil,3322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Text "C19" (3498mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Track (3471.614mil,3396.024mil)(3471.614mil,3423.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Track (3480.472mil,3432.638mil)(3498.189mil,3432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C19-1(3493.268mil,3410mil) on Top Layer And Track (3480.473mil,3387.362mil)(3498.189mil,3387.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(3526.732mil,3410mil) on Top Layer And Text "C19" (3498mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(3526.732mil,3410mil) on Top Layer And Track (3521.811mil,3387.362mil)(3539.528mil,3387.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-2(3526.732mil,3410mil) on Top Layer And Track (3521.811mil,3432.638mil)(3539.528mil,3432.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-2(3526.732mil,3410mil) on Top Layer And Track (3548.386mil,3396.024mil)(3548.386mil,3423.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Text "C20" (3132mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Track (3122.362mil,3461.811mil)(3122.362mil,3479.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Track (3131.024mil,3488.386mil)(3158.976mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-1(3145mil,3466.732mil) on Top Layer And Track (3167.638mil,3461.811mil)(3167.638mil,3479.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(3145mil,3433.268mil) on Top Layer And Text "C20" (3132mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C20-2(3145mil,3433.268mil) on Top Layer And Track (3122.362mil,3420.472mil)(3122.362mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-2(3145mil,3433.268mil) on Top Layer And Track (3131.024mil,3411.614mil)(3158.976mil,3411.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-2(3145mil,3433.268mil) on Top Layer And Track (3167.638mil,3420.472mil)(3167.638mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.705mil < 10mil) Between Pad C2-1(3140.039mil,3760mil) on Bottom Layer And Text "C2" (3113mil,3755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(3140.039mil,3760mil) on Bottom Layer And Track (3122.716mil,3719.252mil)(3158.937mil,3719.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3140.039mil,3760mil) on Bottom Layer And Track (3122.717mil,3800.748mil)(3158.937mil,3800.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3140.039mil,3760mil) on Bottom Layer And Track (3174.685mil,3735mil)(3174.685mil,3785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C21-1(3090mil,3433.268mil) on Top Layer And Text "C21" (3078mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C21-1(3090mil,3433.268mil) on Top Layer And Track (3067.362mil,3420.472mil)(3067.362mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C21-1(3090mil,3433.268mil) on Top Layer And Track (3076.024mil,3411.614mil)(3103.976mil,3411.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3090mil,3433.268mil) on Top Layer And Track (3112.638mil,3420.473mil)(3112.638mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.043mil < 10mil) Between Pad C2-2(3069.961mil,3760mil) on Bottom Layer And Text "C2" (3113mil,3755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad C2-2(3069.961mil,3760mil) on Bottom Layer And Track (3003.504mil,3717.717mil)(3066.496mil,3717.717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(3069.961mil,3760mil) on Bottom Layer And Track (3035.315mil,3735mil)(3035.315mil,3785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad C2-2(3069.961mil,3760mil) on Bottom Layer And Track (3051.063mil,3719.252mil)(3087.284mil,3719.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3069.961mil,3760mil) on Bottom Layer And Track (3051.063mil,3800.748mil)(3087.283mil,3800.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(3599.961mil,3350mil) on Top Layer And Text "C22" (3622mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-1(3599.961mil,3350mil) on Top Layer And Track (3565.315mil,3325mil)(3565.315mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad C22-1(3599.961mil,3350mil) on Top Layer And Track (3581.063mil,3309.252mil)(3617.284mil,3309.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(3670.039mil,3350mil) on Top Layer And Text "C22" (3622mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-2(3670.039mil,3350mil) on Top Layer And Track (3652.716mil,3309.252mil)(3688.937mil,3309.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3670.039mil,3350mil) on Top Layer And Track (3652.717mil,3390.748mil)(3688.937mil,3390.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3670.039mil,3350mil) on Top Layer And Track (3704.685mil,3325mil)(3704.685mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.665mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Text "C23" (3618mil,3469.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Track (3562.244mil,3383.032mil)(3562.244mil,3420.63mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Track (3564.252mil,3421.063mil)(3564.252mil,3457.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Track (3580mil,3405.315mil)(3630mil,3405.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3605mil,3439.961mil) on Bottom Layer And Track (3645.748mil,3421.063mil)(3645.748mil,3457.283mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.747mil < 10mil) Between Pad C23-2(3605mil,3510.039mil) on Bottom Layer And Text "C23" (3618mil,3469.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad C23-2(3605mil,3510.039mil) on Bottom Layer And Track (3562.244mil,3499.37mil)(3562.244mil,3536.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-2(3605mil,3510.039mil) on Bottom Layer And Track (3564.252mil,3492.716mil)(3564.252mil,3528.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3605mil,3510.039mil) on Bottom Layer And Track (3580mil,3544.685mil)(3630mil,3544.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3605mil,3510.039mil) on Bottom Layer And Track (3645.748mil,3492.717mil)(3645.748mil,3528.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C24-1(3605mil,3441.339mil) on Top Layer And Track (3557.756mil,3423.032mil)(3557.756mil,3460.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-1(3605mil,3441.339mil) on Top Layer And Track (3573.504mil,3407.283mil)(3636.496mil,3407.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3605mil,3441.339mil) on Top Layer And Track (3652.244mil,3423.032mil)(3652.244mil,3460.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.102mil < 10mil) Between Pad C24-2(3605mil,3558.661mil) on Top Layer And Track (3318.11mil,3585.945mil)(3581.89mil,3585.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-2(3605mil,3558.661mil) on Top Layer And Track (3557.756mil,3539.37mil)(3557.756mil,3576.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3605mil,3558.661mil) on Top Layer And Track (3573.504mil,3592.716mil)(3636.496mil,3592.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.102mil < 10mil) Between Pad C24-2(3605mil,3558.661mil) on Top Layer And Track (3581.89mil,3585.945mil)(3581.89mil,3704.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3605mil,3558.661mil) on Top Layer And Track (3652.244mil,3539.37mil)(3652.244mil,3576.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3419mil,3501mil)(3477mil,3501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3467.756mil,3499.37mil)(3467.756mil,3536.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3477mil,3501mil)(3477mil,3789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3483.504mil,3552.717mil)(3546.496mil,3552.717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3562.244mil,3499.37mil)(3562.244mil,3536.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad C25-1(3515mil,3518.661mil) on Bottom Layer And Track (3564.252mil,3492.716mil)(3564.252mil,3528.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.511mil < 10mil) Between Pad C3-1(3130mil,3680.315mil) on Bottom Layer And Text "C3" (3138mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad C3-2(3130mil,3619.685mil) on Bottom Layer And Text "C3" (3138mil,3645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-2(3130mil,3619.685mil) on Bottom Layer And Track (3098.898mil,3605.315mil)(3098.898mil,3634.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(3130mil,3619.685mil) on Bottom Layer And Track (3114.646mil,3589.567mil)(3145.354mil,3589.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3130mil,3619.685mil) on Bottom Layer And Track (3161.102mil,3605.315mil)(3161.102mil,3634.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(3361.732mil,3110mil) on Bottom Layer And Text "C4" (3353mil,3105mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(3361.732mil,3110mil) on Bottom Layer And Track (3356.811mil,3087.362mil)(3374.528mil,3087.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(3361.732mil,3110mil) on Bottom Layer And Track (3356.811mil,3132.638mil)(3374.528mil,3132.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(3361.732mil,3110mil) on Bottom Layer And Track (3383.386mil,3096.024mil)(3383.386mil,3123.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3046.732mil,3695mil) on Top Layer And Text "C5" (3022mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C5-1(3046.732mil,3695mil) on Top Layer And Track (3041.811mil,3672.362mil)(3059.528mil,3672.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(3046.732mil,3695mil) on Top Layer And Track (3041.811mil,3717.638mil)(3059.527mil,3717.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C5-1(3046.732mil,3695mil) on Top Layer And Track (3068.386mil,3681.024mil)(3068.386mil,3708.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3013.268mil,3695mil) on Top Layer And Text "C5" (3022mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C5-2(3013.268mil,3695mil) on Top Layer And Track (2991.614mil,3681.024mil)(2991.614mil,3708.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C5-2(3013.268mil,3695mil) on Top Layer And Track (3000.472mil,3672.362mil)(3018.189mil,3672.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(3013.268mil,3695mil) on Top Layer And Track (3000.472mil,3717.638mil)(3018.189mil,3717.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-1(3225mil,3683.661mil) on Top Layer And Track (3177.756mil,3664.37mil)(3177.756mil,3701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3225mil,3683.661mil) on Top Layer And Track (3193.504mil,3717.717mil)(3256.496mil,3717.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3225mil,3683.661mil) on Top Layer And Track (3272.244mil,3664.37mil)(3272.244mil,3701.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C6-2(3225mil,3566.339mil) on Top Layer And Track (3177.756mil,3548.032mil)(3177.756mil,3585.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(3225mil,3566.339mil) on Top Layer And Track (3193.504mil,3532.284mil)(3256.496mil,3532.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3225mil,3566.339mil) on Top Layer And Track (3272.244mil,3548.032mil)(3272.244mil,3585.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.847mil < 10mil) Between Pad C7-1(3265.315mil,3765mil) on Top Layer And Text "C7" (3227mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-1(3265.315mil,3765mil) on Top Layer And Track (3250.748mil,3733.898mil)(3279.685mil,3733.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3265.315mil,3765mil) on Top Layer And Track (3250.748mil,3796.102mil)(3279.685mil,3796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3265.315mil,3765mil) on Top Layer And Track (3295.433mil,3749.646mil)(3295.433mil,3780.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.508mil < 10mil) Between Pad C7-2(3204.685mil,3765mil) on Top Layer And Text "C7" (3227mil,3760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-2(3204.685mil,3765mil) on Top Layer And Track (3174.567mil,3749.646mil)(3174.567mil,3780.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C7-2(3204.685mil,3765mil) on Top Layer And Track (3190.315mil,3733.898mil)(3219.252mil,3733.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3204.685mil,3765mil) on Top Layer And Track (3190.315mil,3796.102mil)(3219.252mil,3796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3190mil,3395mil) on Bottom Layer And Text "C9" (3198mil,3406.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad C9-1(3190mil,3395mil) on Bottom Layer And Track (3167.362mil,3382.205mil)(3167.362mil,3399.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C9-1(3190mil,3395mil) on Bottom Layer And Track (3176.024mil,3373.347mil)(3203.977mil,3373.347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C9-1(3190mil,3395mil) on Bottom Layer And Track (3212.638mil,3382.205mil)(3212.638mil,3399.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(3190mil,3428.465mil) on Bottom Layer And Text "C9" (3198mil,3406.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3190mil,3428.465mil) on Bottom Layer And Track (3167.362mil,3423.544mil)(3167.362mil,3441.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C9-2(3190mil,3428.465mil) on Bottom Layer And Track (3176.024mil,3450.118mil)(3203.976mil,3450.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C9-2(3190mil,3428.465mil) on Bottom Layer And Track (3212.638mil,3423.543mil)(3212.638mil,3441.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Text "6~12V" (3055mil,3335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Track (2866.457mil,3388.662mil)(2984.567mil,3388.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Track (2890.079mil,3353.229mil)(3008.189mil,3353.229mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.874mil < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Track (3008.189mil,3313.858mil)(3008.189mil,3351.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad JP1-1(3020mil,3390.63mil) on Multi-Layer And Track (3008.189mil,3351.26mil)(3008.189mil,3353.229mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Pad JP1-2(3020mil,3469.37mil) on Multi-Layer And Text "6~12V" (3055mil,3335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad JP1-2(3020mil,3469.37mil) on Multi-Layer And Track (2866.457mil,3471.338mil)(2984.567mil,3471.338mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.468mil < 10mil) Between Pad JP1-2(3020mil,3469.37mil) on Multi-Layer And Track (2890.079mil,3506.771mil)(3008.189mil,3506.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad JP1-2(3020mil,3469.37mil) on Multi-Layer And Track (3008.189mil,3506.771mil)(3008.189mil,3508.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.192mil < 10mil) Between Pad JP1-2(3020mil,3469.37mil) on Multi-Layer And Track (3008.189mil,3508.74mil)(3008.189mil,3546.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.192mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad JP2-3(2936.905mil,3690mil) on Multi-Layer And Track (2970.37mil,3577.244mil)(2970.37mil,3851.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad JP2-4(2936.905mil,3640.787mil) on Multi-Layer And Track (2970.37mil,3577.244mil)(2970.37mil,3851.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad JP3-1(2935mil,3222.638mil) on Multi-Layer And Track (2968.465mil,3011.457mil)(2968.465mil,3286.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad JP3-2(2935mil,3173.425mil) on Multi-Layer And Track (2968.465mil,3011.457mil)(2968.465mil,3286.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad JP3-3(2935mil,3124.213mil) on Multi-Layer And Track (2968.465mil,3011.457mil)(2968.465mil,3286.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad JP3-4(2935mil,3075mil) on Multi-Layer And Track (2968.465mil,3011.457mil)(2968.465mil,3286.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad L1-1(3340mil,3520mil) on Bottom Layer And Track (3203mil,3501mil)(3261mil,3501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad L1-1(3340mil,3520mil) on Bottom Layer And Track (3419mil,3501mil)(3477mil,3501mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(3340mil,3770mil) on Bottom Layer And Track (2782.5mil,3840mil)(4050mil,3840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad L1-2(3340mil,3770mil) on Bottom Layer And Track (3203mil,3789mil)(3261mil,3789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad L1-2(3340mil,3770mil) on Bottom Layer And Track (3419mil,3789mil)(3477mil,3789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(2918.543mil,3358.5mil) on Top Layer And Track (2881mil,3353.5mil)(2901mil,3353.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(2918.543mil,3358.5mil) on Top Layer And Track (2936mil,3353.5mil)(2946mil,3353.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-2(2918.543mil,3358.5mil) on Top Layer And Track (2946mil,3353.5mil)(2946mil,3491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.709mil < 10mil) Between Pad LED1-4(2861.457mil,3491.5mil) on Top Layer And Track (2834mil,3368.5mil)(2834mil,3491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-4(2861.457mil,3491.5mil) on Top Layer And Track (2834mil,3491.5mil)(2844mil,3491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.398mil < 10mil) Between Pad LED1-4(2861.457mil,3491.5mil) on Top Layer And Track (2851.614mil,3527.362mil)(2851.614mil,3572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.398mil < 10mil) Between Pad LED1-4(2861.457mil,3491.5mil) on Top Layer And Track (2851.614mil,3527.362mil)(2878.189mil,3527.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-4(2861.457mil,3491.5mil) on Top Layer And Track (2879mil,3491.5mil)(2899mil,3491.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.767mil < 10mil) Between Pad M1-1(3708.779mil,3200mil) on Multi-Layer And Track (3649.724mil,3190.157mil)(3679.252mil,3190.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.682mil < 10mil) Between Pad M1-3(3826.89mil,3200mil) on Multi-Layer And Text "M1" (3810mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.754mil < 10mil) Between Pad M1-4(3885.945mil,3200mil) on Multi-Layer And Text "M1" (3810mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.754mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.691mil < 10mil) Between Pad M1-6(4004.055mil,3200mil) on Multi-Layer And Track (4033.583mil,3190.157mil)(4063.111mil,3190.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Pad M1-6(4004.055mil,3200mil) on Multi-Layer And Track (4050mil,3020mil)(4050mil,3840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3215mil,3083.268mil) on Bottom Layer And Text "R10" (3227mil,3095mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R10-1(3215mil,3083.268mil) on Bottom Layer And Track (3192.362mil,3061.614mil)(3192.362mil,3088.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3215mil,3083.268mil) on Bottom Layer And Track (3192.362mil,3061.614mil)(3237.638mil,3061.614mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-1(3215mil,3083.268mil) on Bottom Layer And Track (3237.638mil,3061.614mil)(3237.638mil,3088.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3215mil,3116.732mil) on Bottom Layer And Text "R10" (3227mil,3095mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3215mil,3116.732mil) on Bottom Layer And Track (3192.362mil,3111.811mil)(3192.362mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(3215mil,3116.732mil) on Bottom Layer And Track (3192.362mil,3138.386mil)(3237.638mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(3215mil,3116.732mil) on Bottom Layer And Track (3237.638mil,3111.811mil)(3237.638mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Text "R1" (3248.715mil,3444.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Track (3232.362mil,3411.614mil)(3232.362mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Track (3232.362mil,3411.614mil)(3277.638mil,3411.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3255mil,3433.268mil) on Top Layer And Track (3277.638mil,3411.614mil)(3277.638mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3848.661mil,3755mil) on Bottom Layer And Track (3829.37mil,3707.756mil)(3882.717mil,3707.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3848.661mil,3755mil) on Bottom Layer And Track (3829.37mil,3802.244mil)(3882.717mil,3802.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3848.661mil,3755mil) on Bottom Layer And Track (3882.717mil,3707.756mil)(3882.717mil,3802.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3731.339mil,3755mil) on Bottom Layer And Track (3697.284mil,3707.756mil)(3697.284mil,3802.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R11-2(3731.339mil,3755mil) on Bottom Layer And Track (3697.284mil,3707.756mil)(3750.63mil,3707.756mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3731.339mil,3755mil) on Bottom Layer And Track (3697.284mil,3802.244mil)(3750.63mil,3802.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3255mil,3466.732mil) on Top Layer And Text "R1" (3248.715mil,3444.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(3255mil,3466.732mil) on Top Layer And Track (3232.362mil,3461.811mil)(3232.362mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(3255mil,3466.732mil) on Top Layer And Track (3232.362mil,3488.386mil)(3277.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3255mil,3466.732mil) on Top Layer And Track (3277.638mil,3461.811mil)(3277.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3493.268mil,3355mil) on Top Layer And Text "R12" (3498mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(3493.268mil,3355mil) on Top Layer And Track (3471.614mil,3332.362mil)(3471.614mil,3377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R12-1(3493.268mil,3355mil) on Top Layer And Track (3471.614mil,3332.362mil)(3498.189mil,3332.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R12-1(3493.268mil,3355mil) on Top Layer And Track (3471.614mil,3377.638mil)(3498.189mil,3377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3526.732mil,3355mil) on Top Layer And Text "R12" (3498mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(3526.732mil,3355mil) on Top Layer And Track (3521.811mil,3332.362mil)(3548.386mil,3332.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R12-2(3526.732mil,3355mil) on Top Layer And Track (3521.811mil,3377.638mil)(3548.386mil,3377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R12-2(3526.732mil,3355mil) on Top Layer And Track (3548.386mil,3332.362mil)(3548.386mil,3377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(2873.268mil,3550mil) on Top Layer And Text "R14" (2878mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2873.268mil,3550mil) on Top Layer And Track (2851.614mil,3527.362mil)(2851.614mil,3572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R14-1(2873.268mil,3550mil) on Top Layer And Track (2851.614mil,3527.362mil)(2878.189mil,3527.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R14-1(2873.268mil,3550mil) on Top Layer And Track (2851.614mil,3572.638mil)(2878.189mil,3572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R15-1(3980mil,3356.339mil) on Top Layer And Track (3932.756mil,3322.283mil)(3932.756mil,3375.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(3980mil,3356.339mil) on Top Layer And Track (3932.756mil,3322.283mil)(4027.244mil,3322.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(3980mil,3356.339mil) on Top Layer And Track (4027.244mil,3322.283mil)(4027.244mil,3375.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3980mil,3473.661mil) on Top Layer And Track (3932.756mil,3454.37mil)(3932.756mil,3507.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3980mil,3473.661mil) on Top Layer And Track (3932.756mil,3507.716mil)(4027.244mil,3507.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3980mil,3473.661mil) on Top Layer And Track (4027.244mil,3454.37mil)(4027.244mil,3507.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3955mil,3482.323mil) on Bottom Layer And Track (3907.756mil,3463.032mil)(3907.756mil,3516.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3955mil,3482.323mil) on Bottom Layer And Track (3907.756mil,3516.378mil)(4002.244mil,3516.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(3955mil,3482.323mil) on Bottom Layer And Track (4002.244mil,3463.032mil)(4002.244mil,3516.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R16-2(3955mil,3365mil) on Bottom Layer And Track (3907.756mil,3330.945mil)(3907.756mil,3384.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(3955mil,3365mil) on Bottom Layer And Track (3907.756mil,3330.945mil)(4002.244mil,3330.945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(3955mil,3365mil) on Bottom Layer And Track (4002.244mil,3330.945mil)(4002.244mil,3384.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3355mil,3466.732mil) on Top Layer And Text "R2" (3347mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3355mil,3466.732mil) on Top Layer And Track (3332.362mil,3461.811mil)(3332.362mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3355mil,3466.732mil) on Top Layer And Track (3332.362mil,3488.386mil)(3377.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-1(3355mil,3466.732mil) on Top Layer And Track (3377.638mil,3461.811mil)(3377.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3355mil,3433.268mil) on Top Layer And Text "R2" (3347mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R2-2(3355mil,3433.268mil) on Top Layer And Track (3332.362mil,3411.614mil)(3332.362mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(3355mil,3433.268mil) on Top Layer And Track (3332.362mil,3411.614mil)(3377.638mil,3411.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(3355mil,3433.268mil) on Top Layer And Track (3377.638mil,3411.614mil)(3377.638mil,3438.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(3275mil,3116.732mil) on Bottom Layer And Text "R3" (3283mil,3095mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-1(3275mil,3116.732mil) on Bottom Layer And Track (3252.362mil,3111.811mil)(3252.362mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(3275mil,3116.732mil) on Bottom Layer And Track (3252.362mil,3138.386mil)(3297.638mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(3275mil,3116.732mil) on Bottom Layer And Track (3297.638mil,3111.811mil)(3297.638mil,3138.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.42mil < 10mil) Between Pad R4-1(3161.732mil,3115mil) on Bottom Layer And Text "R4" (3153mil,3110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3161.732mil,3115mil) on Bottom Layer And Track (3156.811mil,3092.362mil)(3183.386mil,3092.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(3161.732mil,3115mil) on Bottom Layer And Track (3156.811mil,3137.638mil)(3183.386mil,3137.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3161.732mil,3115mil) on Bottom Layer And Track (3183.386mil,3092.362mil)(3183.386mil,3137.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3128.268mil,3115mil) on Bottom Layer And Text "R4" (3153mil,3110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(3128.268mil,3115mil) on Bottom Layer And Track (3106.614mil,3092.362mil)(3106.614mil,3137.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R4-2(3128.268mil,3115mil) on Bottom Layer And Track (3106.614mil,3092.362mil)(3133.189mil,3092.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-2(3128.268mil,3115mil) on Bottom Layer And Track (3106.614mil,3137.638mil)(3133.189mil,3137.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3103.268mil,3690mil) on Top Layer And Text "R7" (3112mil,3685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(3103.268mil,3690mil) on Top Layer And Track (3081.614mil,3667.362mil)(3081.614mil,3712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R7-1(3103.268mil,3690mil) on Top Layer And Track (3081.614mil,3667.362mil)(3108.189mil,3667.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-1(3103.268mil,3690mil) on Top Layer And Track (3081.614mil,3712.638mil)(3108.189mil,3712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.042mil < 10mil) Between Pad R7-2(3136.732mil,3690mil) on Top Layer And Text "R7" (3112mil,3685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(3136.732mil,3690mil) on Top Layer And Track (3131.811mil,3667.362mil)(3158.386mil,3667.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(3136.732mil,3690mil) on Top Layer And Track (3131.811mil,3712.638mil)(3158.386mil,3712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(3136.732mil,3690mil) on Top Layer And Track (3158.386mil,3667.362mil)(3158.386mil,3712.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Text "6~12V" (3055mil,3335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Text "R8" (3143mil,3406.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Track (3112.362mil,3423.543mil)(3112.362mil,3450.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Track (3112.362mil,3450.118mil)(3157.638mil,3450.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(3135mil,3428.465mil) on Bottom Layer And Track (3157.638mil,3423.543mil)(3157.638mil,3450.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Text "6~12V" (3055mil,3335mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Text "R8" (3143mil,3406.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Track (3112.362mil,3373.347mil)(3112.362mil,3399.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Track (3112.362mil,3373.347mil)(3157.638mil,3373.347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(3135mil,3395mil) on Bottom Layer And Track (3157.638mil,3373.347mil)(3157.638mil,3399.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.42mil < 10mil) Between Pad R9-1(3281.732mil,3380mil) on Bottom Layer And Text "R9" (3273mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3281.732mil,3380mil) on Bottom Layer And Track (3276.811mil,3357.362mil)(3303.386mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-1(3281.732mil,3380mil) on Bottom Layer And Track (3276.811mil,3402.638mil)(3303.386mil,3402.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3281.732mil,3380mil) on Bottom Layer And Track (3303.386mil,3357.362mil)(3303.386mil,3402.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3248.268mil,3380mil) on Bottom Layer And Text "R9" (3273mil,3375mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(3248.268mil,3380mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3226.614mil,3402.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.077mil < 10mil) Between Pad R9-2(3248.268mil,3380mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3253.189mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(3248.268mil,3380mil) on Bottom Layer And Track (3226.614mil,3402.638mil)(3253.189mil,3402.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.374mil < 10mil) Between Pad U1-1(3156.732mil,3202.047mil) on Bottom Layer And Track (3152.559mil,3168.346mil)(3152.559mil,3188.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.467mil < 10mil) Between Pad U1-10(3245.315mil,3330mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3253.189mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.467mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U1-11(3265mil,3330mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3253.189mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.834mil < 10mil) Between Pad U1-11(3265mil,3330mil) on Bottom Layer And Track (3276.811mil,3357.362mil)(3303.386mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.467mil < 10mil) Between Pad U1-12(3284.685mil,3330mil) on Bottom Layer And Track (3276.811mil,3357.362mil)(3303.386mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.467mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.453mil < 10mil) Between Pad U1-12(3284.685mil,3330mil) on Bottom Layer And Track (3298.465mil,3334.173mil)(3318.386mil,3334.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.369mil < 10mil) Between Pad U1-18(3314.213mil,3202.047mil) on Bottom Layer And Track (3318.386mil,3168.346mil)(3318.386mil,3188.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.453mil < 10mil) Between Pad U1-19(3284.685mil,3172.52mil) on Bottom Layer And Track (3298.465mil,3168.346mil)(3318.386mil,3168.346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.1mil < 10mil) Between Pad U1-7(3186.26mil,3330mil) on Bottom Layer And Track (3152.559mil,3334.173mil)(3172.48mil,3334.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.791mil < 10mil) Between Pad U1-9(3225.63mil,3330mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3226.614mil,3402.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.791mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.791mil < 10mil) Between Pad U1-9(3225.63mil,3330mil) on Bottom Layer And Track (3226.614mil,3357.362mil)(3253.189mil,3357.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.791mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Pad U3-1(3377.795mil,3121.732mil) on Top Layer And Track (3381.732mil,3088.268mil)(3381.732mil,3107.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.879mil < 10mil) Between Pad U3-12(3377.795mil,3338.268mil) on Top Layer And Track (3381.732mil,3352.047mil)(3381.732mil,3371.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.453mil < 10mil) Between Pad U3-13(3348.268mil,3367.795mil) on Top Layer And Track (3362.047mil,3371.732mil)(3381.732mil,3371.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.1mil < 10mil) Between Pad U3-24(3131.732mil,3367.795mil) on Top Layer And Track (3098.268mil,3371.732mil)(3117.953mil,3371.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.879mil < 10mil) Between Pad U3-36(3102.205mil,3121.732mil) on Top Layer And Track (3098.268mil,3088.268mil)(3098.268mil,3107.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.1mil < 10mil) Between Pad U3-37(3131.732mil,3092.205mil) on Top Layer And Track (3098.268mil,3088.268mil)(3117.953mil,3088.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-49(3240mil,3230mil) on Top Layer And Text "U3" (3237mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U4-5(3740mil,3317.638mil) on Top Layer And Track (3720.512mil,3364.882mil)(3909.488mil,3364.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.037mil < 10mil) Between Pad U4-6(3790mil,3317.638mil) on Top Layer And Text "M1" (3810mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U4-6(3790mil,3317.638mil) on Top Layer And Track (3720.512mil,3364.882mil)(3909.488mil,3364.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mil < 10mil) Between Pad U4-7(3840mil,3317.638mil) on Top Layer And Text "M1" (3810mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U4-7(3840mil,3317.638mil) on Top Layer And Track (3720.512mil,3364.882mil)(3909.488mil,3364.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mil < 10mil) Between Pad U4-8(3890mil,3317.638mil) on Top Layer And Text "M1" (3810mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U4-8(3890mil,3317.638mil) on Top Layer And Track (3720.512mil,3364.882mil)(3909.488mil,3364.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U5-3(3765mil,3311.682mil) on Bottom Layer And Track (3695.512mil,3358.926mil)(3884.488mil,3358.926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U5-4(3715mil,3311.682mil) on Bottom Layer And Track (3695.512mil,3358.926mil)(3884.488mil,3358.926mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.739mil < 10mil) Between Pad U5-5(3715mil,3516.406mil) on Bottom Layer And Track (3695.512mil,3469.162mil)(3884.488mil,3469.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.739mil < 10mil) Between Pad U5-6(3765mil,3516.406mil) on Bottom Layer And Track (3695.512mil,3469.162mil)(3884.488mil,3469.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.739mil < 10mil) Between Pad U5-7(3815mil,3516.406mil) on Bottom Layer And Track (3695.512mil,3469.162mil)(3884.488mil,3469.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.739mil < 10mil) Between Pad U5-8(3865mil,3516.406mil) on Bottom Layer And Track (3695.512mil,3469.162mil)(3884.488mil,3469.162mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V1-1(3540.551mil,3757.205mil) on Top Layer And Track (3318.11mil,3704.055mil)(3581.89mil,3704.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V1-2(3450mil,3757.205mil) on Top Layer And Track (3318.11mil,3704.055mil)(3581.89mil,3704.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V1-3(3359.449mil,3757.205mil) on Top Layer And Track (3318.11mil,3704.055mil)(3581.89mil,3704.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V1-4(3450mil,3532.795mil) on Top Layer And Track (3318.11mil,3585.945mil)(3581.89mil,3585.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.923mil < 10mil) Between Pad V1-4(3450mil,3532.795mil) on Top Layer And Track (3332.362mil,3488.386mil)(3377.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.923mil < 10mil) Between Pad V1-4(3450mil,3532.795mil) on Top Layer And Track (3377.638mil,3461.811mil)(3377.638mil,3488.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad WD1-2(2835mil,3245.551mil) on Bottom Layer And Track (2775mil,3255mil)(2795mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad WD1-2(2835mil,3245.551mil) on Bottom Layer And Track (2781.85mil,3220mil)(2795mil,3220mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.051mil < 10mil) Between Pad WD1-2(2835mil,3245.551mil) on Bottom Layer And Track (2782.5mil,3020mil)(2782.5mil,3840mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad WD1-2(2835mil,3245.551mil) on Bottom Layer And Track (2875mil,3220mil)(2888.15mil,3220mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.551mil < 10mil) Between Pad WD1-2(2835mil,3245.551mil) on Bottom Layer And Track (2875mil,3255mil)(2895mil,3255mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3437.014mil,3253.419mil)(3443.432mil,3253.419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3475mil,3140mil)(3475mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3480.472mil,3277.362mil)(3498.189mil,3277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3490mil,3140mil)(3490mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3490mil,3170mil)(3510mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3510mil,3140mil)(3510mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3521.811mil,3277.362mil)(3539.528mil,3277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3525mil,3140mil)(3525mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.016mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3540mil,3155mil)(3540mil,3175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.337mil < 10mil) Between Pad Y1-1(3500mil,3223.898mil) on Top Layer And Track (3556.581mil,3253.419mil)(3562.998mil,3253.419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3437.014mil,3056.568mil)(3443.445mil,3056.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3460mil,3135mil)(3460mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3460mil,3140mil)(3460mil,3155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3475mil,3140mil)(3475mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3490mil,3140mil)(3490mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3490mil,3140mil)(3510mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3510mil,3140mil)(3510mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3525mil,3140mil)(3525mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad Y1-2(3500mil,3086.102mil) on Top Layer And Track (3556.568mil,3056.568mil)(3562.998mil,3056.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
Rule Violations :381

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (5mil < 10mil) Between Arc (2890mil,3835mil) on Bottom Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (0mil < 10mil) Between Board Edge And Text "SWD" (2970mil,3010mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0mil < 10mil) Between Board Edge And Text "UART" (2975mil,3790mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2770mil,3011.457mil)(2770mil,3286.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2770mil,3011.457mil)(2968.465mil,3011.457mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2770mil,3286.181mil)(2968.465mil,3286.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.905mil,3577.244mil)(2771.905mil,3851.968mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.905mil,3577.244mil)(2970.37mil,3577.244mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.905mil,3851.968mil)(2970.37mil,3851.968mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.968mil,3313.858mil)(3008.189mil,3313.858mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.968mil,3313.859mil)(2771.968mil,3546.141mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2771.968mil,3546.142mil)(3008.189mil,3546.142mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775.314mil,3415.63mil)(2895mil,3415.63mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775.314mil,3444.37mil)(2895mil,3444.37mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3048.701mil)(2775mil,3255mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3048.701mil)(2791.496mil,3048.701mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3255mil)(2795mil,3255mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3593.701mil)(2775mil,3800mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3593.701mil)(2791.496mil,3593.701mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2775mil,3800mil)(2795mil,3800mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (1.851mil < 10mil) Between Board Edge And Track (2781.85mil,3220mil)(2795mil,3220mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (1.851mil < 10mil) Between Board Edge And Track (2781.85mil,3765mil)(2795mil,3765mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2782.5mil,3020mil)(2782.5mil,3840mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2782.5mil,3020mil)(4050mil,3020mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2782.5mil,3840mil)(4050mil,3840mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2790mil,3011.457mil)(2790mil,3286.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2791.905mil,3577.244mil)(2791.905mil,3851.968mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2968.465mil,3011.457mil)(2968.465mil,3286.181mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (2970.37mil,3577.244mil)(2970.37mil,3851.968mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3645.668mil,3674.843mil)(3645.668mil,3852.008mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3645.668mil,3852.008mil)(4059.055mil,3852.008mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3645.669mil,3714.213mil)(4059.055mil,3714.213mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3649.724mil,3012.992mil)(3649.724mil,3012.992mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3649.724mil,3012.992mil)(3649.724mil,3190.157mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3649.724mil,3012.992mil)(4063.111mil,3012.992mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (3649.724mil,3150.787mil)(4063.11mil,3150.787mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4029.527mil,3674.843mil)(4059.055mil,3674.843mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4033.583mil,3190.157mil)(4063.111mil,3190.157mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4050mil,3020mil)(4050mil,3840mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4059.055mil,3674.843mil)(4059.055mil,3852.008mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4059.055mil,3852.008mil)(4059.056mil,3852.008mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 10mil) Between Board Edge And Track (4063.111mil,3012.992mil)(4063.111mil,3190.157mil) on Top Overlay 
Rule Violations :42

Processing Rule : Board Clearance Constraint (Gap=0mil) (OnLayer('PWR'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=50mil) (InNetClass('flash'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=5mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03