\chapter*{Abreviaturas}
%\addcontentsline{toc}{chapter}{Abbreviations}
\chaptermark{ABREVIATURAS E SÍMBOLOS}

\begin{flushleft}
\begin{longtable}{l p{0.8\linewidth}}
ARC       & \textit{Audio Return Channel}                                                                         \\
BER       & \textit{Bit Error Rate}                                                                           \\
CDR       & \textit{Clock Data Recovery}                                                                          \\
CEC       & \textit{Consumer Electronics Control}                                                                 \\
CML       & \textit{Current mode logic }                                                                          \\
CMOS      & \textit{Complementary metal-oxide-semiconductor }                                                     \\
DDC       & \textit{Display Data Channel  }                                                                       \\
DFE       & \textit{Decision Feedback Equalizer}                                                                  \\
DRP       & \textit{Dynamic Reconfiguration Port}                                                                 \\
DVD       & \textit{Digital Video Disc}                                                                           \\
DVI       & \textit{Digital Video Interface}                                                                      \\
EDID      & \textit{Extended Display Identification Channel}                                                      \\
EEPROM    & \textit{Electrically erasable programmable read-only memory}                                          \\
EMI       & \textit{Electromagnetic interference }                                                                \\
FEUP      & Faculdade de Engenharia da Universidade do Porto                                             \\
FF        & \textit{Flip-Flop }                                                                                   \\
FIFO      & \textit{First-In First-Out}                                                                           \\
FMC       & \textit{FPGA Mezzanine Cards}                                                                         \\
FPGA      & \textit{Field-Programmable Gate Array}                                                                \\
GT        & \textit{Gigabit Transceiver}                                                                          \\
HBP       & \textit{Horizontal Back Porch}                                                                        \\
HDCP      & \textit{High-bandwith Digital Content Protection }                                                    \\
HDMI      & \textit{High Definition Multimedia Interface}                                                         \\
HDTV      & \textit{High-Definition television}                                                                   \\
HEC       & \textit{HDMI Ethernet Channel }                                                                       \\
HFP       & \textit{Horizontal Front Porch}                                                                       \\
HPC       & \textit{High Pin Count}                                                                               \\
HRES      & \textit{Horizontal Resolution}                                                                        \\
HSW       & \textit{Horizontal Sync Width }                                                                       \\
I/O       & I\textit{nput/Output }                                                                                \\
I2S       & I\textit{nter-IC Sound }                                                                              \\
iBrow     & \textit{Innovative ultra-BROadband ubiquitous Wireless communications through terahertz transceivers} \\
ILA       & \textit{Integrated Logic Analyzer}                                                                    \\
INESC-TEC & Instituto de Nacional de Engenharia de Sistema e Computadores Tecnologias e Ciências         \\
IP        & \textit{Intellectual property  }                                                                      \\
JTAG      & \textit{Joint Test Action Group}                                                                      \\
LOC       & Localização na FPGA                                                                          \\
LPC       & \textit{Low Pin Coun}t                                                                                \\
LPM       & \textit{Low Power Mode }                                                                              \\
LRCLK     & \textit{Left/Right Clock}                                                                             \\
LUT       & \textit{LookUp Table }                                                                                \\
LVDS      & \textit{Low-Voltage Differential Signaling }                                                          \\
LVPELC    & \textit{Low-Voltage Pseudo Emitter-Coupled Logic}                                                     \\
MIMO      & \textit{Multiple Input Multiple Output }                                                              \\
PCS       & \textit{Physical Coding Sublayer}                                                                     \\
PISO      & \textit{Parallel-Input Serial-Output }                                                                \\
PLL       & \textit{Phase-Locked Loop}                                                                            \\
PMA       & \textit{Physical Medium Attachment Sublayer }                                                         \\
PRBS      & \textit{Pseudo Random Bit Sequence}                                                                   \\
PROM      & \textit{Programmable read-only memory}                                                                   \\
QAM       & \textit{Quadrature Amplitude Modulation}                                                              \\
RFI       & \textit{Radio-Frequency interference }                                                                \\
RGB       & \textit{Red Green Blue }                                                                              \\
RTD       & \textit{Resonant Tunneling Diode }                                                                    \\
SCLK      & \textit{Serial Clock }                                                                                \\
SIPO      & \textit{Serial-Input Parallel-Output    }                                                             \\
SMA       &\textit{SubMiniature version A }                                                                      \\
SOP       & \textit{Start of Packet}                                                                              \\
SPDIF     & \textit{Sony/Philips Digital Interface Format }                                                       \\
TCO       & Tempo de \textit{clock-to-output }                                                                    \\
TH        & Tempo de \textit{Hold }                                                                               \\
TMDS      & \textit{Transition- Minimized Differential Signaling}                                                 \\
TSU       & Tempo de \textit{Setup}                                                                               \\
USB       & \textit{Universal Serial Bus}                                                                         \\
VBP       & \textit{Vertical Back Porch}                                                                          \\
VFP       & \textit{Vertical Front Porch}                                                                         \\
VRES      & \textit{Vertical Resolution }                                                                         \\
VSW       & \textit{Vertical Sync Width}                                                                         
\end{longtable}
\end{flushleft}

