{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492463829778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492463829779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 15:17:09 2017 " "Processing started: Mon Apr 17 15:17:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492463829779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463829779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_6 -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463829779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492463830169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492463830170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-wrapper_arch " "Found design unit 1: wrapper-wrapper_arch" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838368 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463838368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad1939.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad1939.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939-behavioral " "Found design unit 1: AD1939-behavioral" {  } { { "AD1939.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/AD1939.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838370 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939 " "Found entity 1: AD1939" {  } { { "AD1939.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/AD1939.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463838370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838372 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492463838372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463838372 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk wrapper.vhd(188) " "VHDL Association List error at wrapper.vhd(188): formal \"clk\" does not exist" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1492463838372 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_SPI_CLK wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_SPI_CLK\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838372 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_SPI_CLK wrapper.vhd(68) " "HDL error at wrapper.vhd(68): see declaration for object \"AD1939_SPI_CLK\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 68 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"reset\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset wrapper.vhd(69) " "HDL error at wrapper.vhd(69): see declaration for object \"reset\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 69 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_SPI_COUT wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_SPI_COUT\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_SPI_COUT wrapper.vhd(80) " "HDL error at wrapper.vhd(80): see declaration for object \"AD1939_SPI_COUT\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 80 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_ADC_SDATA1 wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_ADC_SDATA1\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_ADC_SDATA1 wrapper.vhd(87) " "HDL error at wrapper.vhd(87): see declaration for object \"AD1939_ADC_SDATA1\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 87 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_ADC_SDATA2 wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_ADC_SDATA2\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_ADC_SDATA2 wrapper.vhd(88) " "HDL error at wrapper.vhd(88): see declaration for object \"AD1939_ADC_SDATA2\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 88 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_ADC_BCLK wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_ADC_BCLK\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_ADC_BCLK wrapper.vhd(89) " "HDL error at wrapper.vhd(89): see declaration for object \"AD1939_ADC_BCLK\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 89 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_ADC_LRCLK wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_ADC_LRCLK\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_ADC_LRCLK wrapper.vhd(90) " "HDL error at wrapper.vhd(90): see declaration for object \"AD1939_ADC_LRCLK\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 90 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_Reg_Addr wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_Reg_Addr\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_Reg_Addr wrapper.vhd(102) " "HDL error at wrapper.vhd(102): see declaration for object \"AD1939_Reg_Addr\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 102 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "AD1939_Reg_Write_Data wrapper.vhd(188) " "VHDL error at wrapper.vhd(188): formal port or parameter \"AD1939_Reg_Write_Data\" must have actual or default value" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "AD1939_Reg_Write_Data wrapper.vhd(103) " "HDL error at wrapper.vhd(103): see declaration for object \"AD1939_Reg_Write_Data\"" {  } { { "wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/EELE466-master/lab_6/wrapper.vhd" 103 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492463838373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492463838460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 17 15:17:18 2017 " "Processing ended: Mon Apr 17 15:17:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492463838460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492463838460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492463838460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492463838460 ""}
