Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 23:09:44 2023
| Host         : LAPTOP-HI3NIN6K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4 -file C:/Users/User/Desktop/FIR/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (266)
5. checking no_input_delay (94)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 116 register/latch pins with no clock driven by root clock pin: axis_clk (HIGH)

EN_read_reg/C
EN_sread_reg/C
EN_swrite_reg/C
arready_temp_reg/C
awready_temp_reg/C
counts_temp_reg[0]/C
counts_temp_reg[1]/C
counts_temp_reg[2]/C
counts_temp_reg[3]/C
data_Di_temp_reg[0]/C
data_Di_temp_reg[10]/C
data_Di_temp_reg[11]/C
data_Di_temp_reg[12]/C
data_Di_temp_reg[13]/C
data_Di_temp_reg[14]/C
data_Di_temp_reg[15]/C
data_Di_temp_reg[16]/C
data_Di_temp_reg[17]/C
data_Di_temp_reg[18]/C
data_Di_temp_reg[19]/C
data_Di_temp_reg[1]/C
data_Di_temp_reg[20]/C
data_Di_temp_reg[21]/C
data_Di_temp_reg[22]/C
data_Di_temp_reg[23]/C
data_Di_temp_reg[24]/C
data_Di_temp_reg[25]/C
data_Di_temp_reg[26]/C
data_Di_temp_reg[27]/C
data_Di_temp_reg[28]/C
data_Di_temp_reg[29]/C
data_Di_temp_reg[2]/C
data_Di_temp_reg[30]/C
data_Di_temp_reg[31]/C
data_Di_temp_reg[3]/C
data_Di_temp_reg[4]/C
data_Di_temp_reg[5]/C
data_Di_temp_reg[6]/C
data_Di_temp_reg[7]/C
data_Di_temp_reg[8]/C
data_Di_temp_reg[9]/C
data_WE_temp_reg[3]/C
data_wa_temp_reg[10]/C
data_wa_temp_reg[11]/C
data_wa_temp_reg[2]/C
data_wa_temp_reg[3]/C
data_wa_temp_reg[4]/C
data_wa_temp_reg[5]/C
data_wa_temp_reg[6]/C
data_wa_temp_reg[7]/C
data_wa_temp_reg[8]/C
data_wa_temp_reg[9]/C
ftap_valid_temp_reg/C
rvalid_temp_reg/C
sm_tvalid_temp_reg/C
spre_temp_reg/C
sread_valid_temp_reg/C
ss_tready_temp_reg/C
tRA_lite_reg[0]/C
tRA_lite_reg[10]/C
tRA_lite_reg[11]/C
tRA_lite_reg[1]/C
tRA_lite_reg[2]/C
tRA_lite_reg[3]/C
tRA_lite_reg[4]/C
tRA_lite_reg[5]/C
tRA_lite_reg[6]/C
tRA_lite_reg[7]/C
tRA_lite_reg[8]/C
tRA_lite_reg[9]/C
tap_Di_temp_reg[0]/C
tap_Di_temp_reg[10]/C
tap_Di_temp_reg[11]/C
tap_Di_temp_reg[12]/C
tap_Di_temp_reg[13]/C
tap_Di_temp_reg[14]/C
tap_Di_temp_reg[15]/C
tap_Di_temp_reg[16]/C
tap_Di_temp_reg[17]/C
tap_Di_temp_reg[18]/C
tap_Di_temp_reg[19]/C
tap_Di_temp_reg[1]/C
tap_Di_temp_reg[20]/C
tap_Di_temp_reg[21]/C
tap_Di_temp_reg[22]/C
tap_Di_temp_reg[23]/C
tap_Di_temp_reg[24]/C
tap_Di_temp_reg[25]/C
tap_Di_temp_reg[26]/C
tap_Di_temp_reg[27]/C
tap_Di_temp_reg[28]/C
tap_Di_temp_reg[29]/C
tap_Di_temp_reg[2]/C
tap_Di_temp_reg[30]/C
tap_Di_temp_reg[31]/C
tap_Di_temp_reg[3]/C
tap_Di_temp_reg[4]/C
tap_Di_temp_reg[5]/C
tap_Di_temp_reg[6]/C
tap_Di_temp_reg[7]/C
tap_Di_temp_reg[8]/C
tap_Di_temp_reg[9]/C
tap_EN_read_reg/C
tap_wa_temp_reg[0]/C
tap_wa_temp_reg[10]/C
tap_wa_temp_reg[11]/C
tap_wa_temp_reg[1]/C
tap_wa_temp_reg[2]/C
tap_wa_temp_reg[3]/C
tap_wa_temp_reg[4]/C
tap_wa_temp_reg[5]/C
tap_wa_temp_reg[6]/C
tap_wa_temp_reg[7]/C
tap_wa_temp_reg[8]/C
tap_wa_temp_reg[9]/C
wready_temp_reg/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (266)
--------------------------------------------------
 There are 266 pins that are not constrained for maximum delay. (HIGH)

EN_read_reg/D
EN_sread_reg/D
EN_sread_reg/R
EN_swrite_reg/D
arready_temp_reg/D
arready_temp_reg/R
awready_temp_reg/D
counts_temp_reg[0]/D
counts_temp_reg[1]/D
counts_temp_reg[1]/R
counts_temp_reg[2]/D
counts_temp_reg[3]/D
counts_temp_reg[3]/R
data_Di_temp_reg[0]/CE
data_Di_temp_reg[0]/D
data_Di_temp_reg[0]/R
data_Di_temp_reg[10]/CE
data_Di_temp_reg[10]/D
data_Di_temp_reg[10]/R
data_Di_temp_reg[11]/CE
data_Di_temp_reg[11]/D
data_Di_temp_reg[11]/R
data_Di_temp_reg[12]/CE
data_Di_temp_reg[12]/D
data_Di_temp_reg[12]/R
data_Di_temp_reg[13]/CE
data_Di_temp_reg[13]/D
data_Di_temp_reg[13]/R
data_Di_temp_reg[14]/CE
data_Di_temp_reg[14]/D
data_Di_temp_reg[14]/R
data_Di_temp_reg[15]/CE
data_Di_temp_reg[15]/D
data_Di_temp_reg[15]/R
data_Di_temp_reg[16]/CE
data_Di_temp_reg[16]/D
data_Di_temp_reg[16]/R
data_Di_temp_reg[17]/CE
data_Di_temp_reg[17]/D
data_Di_temp_reg[17]/R
data_Di_temp_reg[18]/CE
data_Di_temp_reg[18]/D
data_Di_temp_reg[18]/R
data_Di_temp_reg[19]/CE
data_Di_temp_reg[19]/D
data_Di_temp_reg[19]/R
data_Di_temp_reg[1]/CE
data_Di_temp_reg[1]/D
data_Di_temp_reg[1]/R
data_Di_temp_reg[20]/CE
data_Di_temp_reg[20]/D
data_Di_temp_reg[20]/R
data_Di_temp_reg[21]/CE
data_Di_temp_reg[21]/D
data_Di_temp_reg[21]/R
data_Di_temp_reg[22]/CE
data_Di_temp_reg[22]/D
data_Di_temp_reg[22]/R
data_Di_temp_reg[23]/CE
data_Di_temp_reg[23]/D
data_Di_temp_reg[23]/R
data_Di_temp_reg[24]/CE
data_Di_temp_reg[24]/D
data_Di_temp_reg[24]/R
data_Di_temp_reg[25]/CE
data_Di_temp_reg[25]/D
data_Di_temp_reg[25]/R
data_Di_temp_reg[26]/CE
data_Di_temp_reg[26]/D
data_Di_temp_reg[26]/R
data_Di_temp_reg[27]/CE
data_Di_temp_reg[27]/D
data_Di_temp_reg[27]/R
data_Di_temp_reg[28]/CE
data_Di_temp_reg[28]/D
data_Di_temp_reg[28]/R
data_Di_temp_reg[29]/CE
data_Di_temp_reg[29]/D
data_Di_temp_reg[29]/R
data_Di_temp_reg[2]/CE
data_Di_temp_reg[2]/D
data_Di_temp_reg[2]/R
data_Di_temp_reg[30]/CE
data_Di_temp_reg[30]/D
data_Di_temp_reg[30]/R
data_Di_temp_reg[31]/CE
data_Di_temp_reg[31]/D
data_Di_temp_reg[31]/R
data_Di_temp_reg[3]/CE
data_Di_temp_reg[3]/D
data_Di_temp_reg[3]/R
data_Di_temp_reg[4]/CE
data_Di_temp_reg[4]/D
data_Di_temp_reg[4]/R
data_Di_temp_reg[5]/CE
data_Di_temp_reg[5]/D
data_Di_temp_reg[5]/R
data_Di_temp_reg[6]/CE
data_Di_temp_reg[6]/D
data_Di_temp_reg[6]/R
data_Di_temp_reg[7]/CE
data_Di_temp_reg[7]/D
data_Di_temp_reg[7]/R
data_Di_temp_reg[8]/CE
data_Di_temp_reg[8]/D
data_Di_temp_reg[8]/R
data_Di_temp_reg[9]/CE
data_Di_temp_reg[9]/D
data_Di_temp_reg[9]/R
data_WE_temp_reg[3]/CE
data_WE_temp_reg[3]/D
data_WE_temp_reg[3]/S
data_wa_temp_reg[10]/CE
data_wa_temp_reg[10]/D
data_wa_temp_reg[10]/R
data_wa_temp_reg[11]/CE
data_wa_temp_reg[11]/D
data_wa_temp_reg[11]/R
data_wa_temp_reg[2]/CE
data_wa_temp_reg[2]/D
data_wa_temp_reg[2]/R
data_wa_temp_reg[3]/CE
data_wa_temp_reg[3]/D
data_wa_temp_reg[3]/R
data_wa_temp_reg[4]/CE
data_wa_temp_reg[4]/D
data_wa_temp_reg[4]/R
data_wa_temp_reg[5]/CE
data_wa_temp_reg[5]/D
data_wa_temp_reg[5]/R
data_wa_temp_reg[6]/CE
data_wa_temp_reg[6]/D
data_wa_temp_reg[6]/R
data_wa_temp_reg[7]/CE
data_wa_temp_reg[7]/D
data_wa_temp_reg[7]/R
data_wa_temp_reg[8]/CE
data_wa_temp_reg[8]/D
data_wa_temp_reg[8]/R
data_wa_temp_reg[9]/CE
data_wa_temp_reg[9]/D
data_wa_temp_reg[9]/R
ftap_valid_temp_reg/R
rvalid_temp_reg/D
rvalid_temp_reg/R
sm_tvalid_temp_reg/D
spre_temp_reg/D
sread_valid_temp_reg/D
sread_valid_temp_reg/R
ss_tready_temp_reg/D
ss_tready_temp_reg/R
tRA_lite_reg[0]/CE
tRA_lite_reg[0]/D
tRA_lite_reg[10]/CE
tRA_lite_reg[10]/D
tRA_lite_reg[11]/CE
tRA_lite_reg[11]/D
tRA_lite_reg[1]/CE
tRA_lite_reg[1]/D
tRA_lite_reg[2]/CE
tRA_lite_reg[2]/D
tRA_lite_reg[3]/CE
tRA_lite_reg[3]/D
tRA_lite_reg[4]/CE
tRA_lite_reg[4]/D
tRA_lite_reg[5]/CE
tRA_lite_reg[5]/D
tRA_lite_reg[6]/CE
tRA_lite_reg[6]/D
tRA_lite_reg[7]/CE
tRA_lite_reg[7]/D
tRA_lite_reg[8]/CE
tRA_lite_reg[8]/D
tRA_lite_reg[9]/CE
tRA_lite_reg[9]/D
tap_Di_temp_reg[0]/CE
tap_Di_temp_reg[0]/D
tap_Di_temp_reg[10]/CE
tap_Di_temp_reg[10]/D
tap_Di_temp_reg[11]/CE
tap_Di_temp_reg[11]/D
tap_Di_temp_reg[12]/CE
tap_Di_temp_reg[12]/D
tap_Di_temp_reg[13]/CE
tap_Di_temp_reg[13]/D
tap_Di_temp_reg[14]/CE
tap_Di_temp_reg[14]/D
tap_Di_temp_reg[15]/CE
tap_Di_temp_reg[15]/D
tap_Di_temp_reg[16]/CE
tap_Di_temp_reg[16]/D
tap_Di_temp_reg[17]/CE
tap_Di_temp_reg[17]/D
tap_Di_temp_reg[18]/CE
tap_Di_temp_reg[18]/D
tap_Di_temp_reg[19]/CE
tap_Di_temp_reg[19]/D
tap_Di_temp_reg[1]/CE
tap_Di_temp_reg[1]/D
tap_Di_temp_reg[20]/CE
tap_Di_temp_reg[20]/D
tap_Di_temp_reg[21]/CE
tap_Di_temp_reg[21]/D
tap_Di_temp_reg[22]/CE
tap_Di_temp_reg[22]/D
tap_Di_temp_reg[23]/CE
tap_Di_temp_reg[23]/D
tap_Di_temp_reg[24]/CE
tap_Di_temp_reg[24]/D
tap_Di_temp_reg[25]/CE
tap_Di_temp_reg[25]/D
tap_Di_temp_reg[26]/CE
tap_Di_temp_reg[26]/D
tap_Di_temp_reg[27]/CE
tap_Di_temp_reg[27]/D
tap_Di_temp_reg[28]/CE
tap_Di_temp_reg[28]/D
tap_Di_temp_reg[29]/CE
tap_Di_temp_reg[29]/D
tap_Di_temp_reg[2]/CE
tap_Di_temp_reg[2]/D
tap_Di_temp_reg[30]/CE
tap_Di_temp_reg[30]/D
tap_Di_temp_reg[31]/CE
tap_Di_temp_reg[31]/D
tap_Di_temp_reg[3]/CE
tap_Di_temp_reg[3]/D
tap_Di_temp_reg[4]/CE
tap_Di_temp_reg[4]/D
tap_Di_temp_reg[5]/CE
tap_Di_temp_reg[5]/D
tap_Di_temp_reg[6]/CE
tap_Di_temp_reg[6]/D
tap_Di_temp_reg[7]/CE
tap_Di_temp_reg[7]/D
tap_Di_temp_reg[8]/CE
tap_Di_temp_reg[8]/D
tap_Di_temp_reg[9]/CE
tap_Di_temp_reg[9]/D
tap_EN_read_reg/D
tap_wa_temp_reg[0]/CE
tap_wa_temp_reg[0]/D
tap_wa_temp_reg[10]/CE
tap_wa_temp_reg[10]/D
tap_wa_temp_reg[11]/CE
tap_wa_temp_reg[11]/D
tap_wa_temp_reg[1]/CE
tap_wa_temp_reg[1]/D
tap_wa_temp_reg[2]/CE
tap_wa_temp_reg[2]/D
tap_wa_temp_reg[3]/CE
tap_wa_temp_reg[3]/D
tap_wa_temp_reg[4]/CE
tap_wa_temp_reg[4]/D
tap_wa_temp_reg[5]/CE
tap_wa_temp_reg[5]/D
tap_wa_temp_reg[6]/CE
tap_wa_temp_reg[6]/D
tap_wa_temp_reg[7]/CE
tap_wa_temp_reg[7]/D
tap_wa_temp_reg[8]/CE
tap_wa_temp_reg[8]/D
tap_wa_temp_reg[9]/CE
tap_wa_temp_reg[9]/D
wready_temp_reg/D
wready_temp_reg/R

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (94)
-------------------------------
 There are 94 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rvalid
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  364          inf        0.000                      0                  364           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=15, unplaced)        0.800     1.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.330    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_sread_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.147ns (47.400%)  route 0.163ns (52.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  EN_sread_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  EN_sread_reg/Q
                         net (fo=15, unplaced)        0.163     0.310    tap_EN_sread
                         FDRE                                         r  EN_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvalid_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rvalid_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  rvalid_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 f  rvalid_temp_reg/Q
                         net (fo=3, unplaced)         0.139     0.286    rvalid_OBUF
                                                                      f  rvalid_temp_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     0.387 r  rvalid_temp_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    rvalid_temp_i_1_n_0
                         FDRE                                         r  rvalid_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wready_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            wready_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  wready_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 f  wready_temp_reg/Q
                         net (fo=5, unplaced)         0.143     0.290    wready_OBUF
                                                                      f  wready_temp_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     0.391 r  wready_temp_i_2/O
                         net (fo=1, unplaced)         0.000     0.391    wready_temp0
                         FDRE                                         r  wready_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sread_valid_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN_sread_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  sread_valid_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  sread_valid_temp_reg/Q
                         net (fo=15, unplaced)        0.153     0.300    sread_valid_temp_reg_n_0
                                                                      r  EN_sread_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     0.398 r  EN_sread_i_1/O
                         net (fo=1, unplaced)         0.000     0.398    EN_sread_i_1_n_0
                         FDRE                                         r  EN_sread_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sread_valid_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sread_valid_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  sread_valid_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  sread_valid_temp_reg/Q
                         net (fo=15, unplaced)        0.153     0.300    sread_valid_temp_reg_n_0
                                                                      r  sread_valid_temp_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     0.398 r  sread_valid_temp_i_1/O
                         net (fo=1, unplaced)         0.000     0.398    sread_valid_temp_i_1_n_0
                         FDRE                                         r  sread_valid_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arready_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tap_EN_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.245ns (61.426%)  route 0.154ns (38.574%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  arready_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  arready_temp_reg/Q
                         net (fo=16, unplaced)        0.154     0.301    arready_OBUF
                                                                      r  tap_EN_read_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.399 r  tap_EN_read_i_1/O
                         net (fo=1, unplaced)         0.000     0.399    tap_EN_read_i_1_n_0
                         FDRE                                         r  tap_EN_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sread_valid_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_tready_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  sread_valid_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 f  sread_valid_temp_reg/Q
                         net (fo=15, unplaced)        0.153     0.300    sread_valid_temp_reg_n_0
                                                                      f  ss_tready_temp_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     0.401 r  ss_tready_temp_i_1/O
                         net (fo=1, unplaced)         0.000     0.401    ss_tready_temp_i_1_n_0
                         FDRE                                         r  ss_tready_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tvalid_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm_tvalid_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  sm_tvalid_temp_reg/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  sm_tvalid_temp_reg/Q
                         net (fo=6, unplaced)         0.212     0.359    sm_tvalid_OBUF
                                                                      r  sm_tvalid_temp_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.457 r  sm_tvalid_temp_i_1/O
                         net (fo=1, unplaced)         0.000     0.457    sm_tvalid_temp_i_1_n_0
                         FDRE                                         r  sm_tvalid_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_wa_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_wa_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.262ns (55.027%)  route 0.214ns (44.973%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  data_wa_temp_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 f  data_wa_temp_reg[2]/Q
                         net (fo=2, unplaced)         0.214     0.361    data_wa_temp_reg[2]
                                                                      f  data_wa_temp[2]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  data_wa_temp[2]_i_5/O
                         net (fo=1, unplaced)         0.000     0.406    data_wa_temp[2]_i_5_n_0
                                                                      r  data_wa_temp_reg[2]_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.476 r  data_wa_temp_reg[2]_i_3/O[0]
                         net (fo=1, unplaced)         0.000     0.476    data_wa_temp_reg[2]_i_3_n_7
                         FDRE                                         r  data_wa_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_wa_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_wa_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  data_wa_temp_reg[5]/C
                         FDRE (Prop_fdre_C_Q)         0.147     0.147 r  data_wa_temp_reg[5]/Q
                         net (fo=2, unplaced)         0.228     0.375    data_wa_temp_reg[5]
                                                                      r  data_wa_temp_reg[2]_i_3/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.484 r  data_wa_temp_reg[2]_i_3/O[3]
                         net (fo=1, unplaced)         0.000     0.484    data_wa_temp_reg[2]_i_3_n_4
                         FDRE                                         r  data_wa_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------





