Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Fri Dec  5 14:35:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.5968%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
song_start                              |                     input
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          21.452 ns |         46.616 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{led_shifter1/rgb_shifted_i107/SP   led_shifter1/rgb_shifted_i106/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i117/SP   led_shifter1/rgb_shifted_i116/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i118/SP   led_shifter1/rgb_shifted_i119/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i123/SP   led_shifter1/rgb_shifted_i122/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i125/SP   led_shifter1/rgb_shifted_i124/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i127/SP   led_shifter1/rgb_shifted_i126/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i129/SP   led_shifter1/rgb_shifted_i128/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i137/SP   led_shifter1/rgb_shifted_i136/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i141/SP   led_shifter1/rgb_shifted_i140/SP}              
                                         |   20.215 ns 
{led_shifter1/rgb_shifted_i143/SP   led_shifter1/rgb_shifted_i142/SP}              
                                         |   20.215 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i107/SP   led_shifter1/rgb_shifted_i106/SP}  (SLICE_R21C15A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i107/SP   led_shifter1/rgb_shifted_i106/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i107/CK   led_shifter1/rgb_shifted_i106/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i117/SP   led_shifter1/rgb_shifted_i116/SP}  (SLICE_R15C12A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i117/SP   led_shifter1/rgb_shifted_i116/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i117/CK   led_shifter1/rgb_shifted_i116/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i118/SP   led_shifter1/rgb_shifted_i119/SP}  (SLICE_R15C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i118/SP   led_shifter1/rgb_shifted_i119/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i118/CK   led_shifter1/rgb_shifted_i119/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i123/SP   led_shifter1/rgb_shifted_i122/SP}  (SLICE_R18C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i123/SP   led_shifter1/rgb_shifted_i122/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i123/CK   led_shifter1/rgb_shifted_i122/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i125/SP   led_shifter1/rgb_shifted_i124/SP}  (SLICE_R19C10D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i125/SP   led_shifter1/rgb_shifted_i124/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i125/CK   led_shifter1/rgb_shifted_i124/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i127/SP   led_shifter1/rgb_shifted_i126/SP}  (SLICE_R22C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i127/SP   led_shifter1/rgb_shifted_i126/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i127/CK   led_shifter1/rgb_shifted_i126/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i129/SP   led_shifter1/rgb_shifted_i128/SP}  (SLICE_R21C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i129/SP   led_shifter1/rgb_shifted_i128/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i129/CK   led_shifter1/rgb_shifted_i128/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i137/SP   led_shifter1/rgb_shifted_i136/SP}  (SLICE_R17C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i137/SP   led_shifter1/rgb_shifted_i136/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i137/CK   led_shifter1/rgb_shifted_i136/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i141/SP   led_shifter1/rgb_shifted_i140/SP}  (SLICE_R15C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i141/SP   led_shifter1/rgb_shifted_i140/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i141/CK   led_shifter1/rgb_shifted_i140/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/state_i3/Q  (SLICE_R14C24A)
Path End         : {led_shifter1/rgb_shifted_i143/SP   led_shifter1/rgb_shifted_i142/SP}  (SLICE_R14C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 20.214 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                  5.499  220     
led_shifter1/state_i3/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_shifter1/state_i3/CK->led_shifter1/state_i3/Q
                                          SLICE_R14C24A      CLK_TO_Q1_DELAY     1.388                  6.887  15      
led_shifter1/state[2]                                        NET DELAY           5.115                 12.002  15      
led_shifter1/i2032_4_lut/D->led_shifter1/i2032_4_lut/Z
                                          SLICE_R14C7A       A1_TO_F1_DELAY      0.449                 12.451  3       
led_shifter1/n2108                                           NET DELAY           4.521                 16.972  3       
led_shifter1/i20_4_lut/B->led_shifter1/i20_4_lut/Z
                                          SLICE_R14C30B      D1_TO_F1_DELAY      0.476                 17.448  2       
led_shifter1/n9                                              NET DELAY           0.304                 17.752  2       
led_shifter1.i3064_2_lut_4_lut/D->led_shifter1.i3064_2_lut_4_lut/Z
                                          SLICE_R14C30C      C0_TO_F0_DELAY      0.449                 18.201  72      
led_shifter1/n1372                                           NET DELAY           8.552                 26.753  72      
{led_shifter1/rgb_shifted_i143/SP   led_shifter1/rgb_shifted_i142/SP}
                                                             ENDPOINT            0.000                 26.753  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  220     
led_shifter1/delay_counter/clk                               NET DELAY           5.499                 47.165  220     
{led_shifter1/rgb_shifted_i143/CK   led_shifter1/rgb_shifted_i142/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(26.752)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   20.214  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_shifter1/rgb_shifted_i125/D          |    1.743 ns 
led_shifter1/rgb_shifted_i124/D          |    1.743 ns 
led_shifter1/rgb_shifted_i127/D          |    1.743 ns 
led_shifter1/rgb_shifted_i126/D          |    1.743 ns 
led_shifter1/rgb_shifted_i129/D          |    1.743 ns 
led_shifter1/rgb_shifted_i128/D          |    1.743 ns 
led_shifter1/rgb_shifted_i141/D          |    1.743 ns 
led_shifter1/rgb_shifted_i140/D          |    1.743 ns 
led_shifter1/rgb_shifted_i142/D          |    1.743 ns 
led_shifter1/state_i1/D                  |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_shifter1/rgb_shifted_i101/Q  (SLICE_R18C10C)
Path End         : led_shifter1/rgb_shifted_i125/D  (SLICE_R19C10D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i100/CK   led_shifter1/rgb_shifted_i101/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i101/CK->led_shifter1/rgb_shifted_i101/Q
                                          SLICE_R18C10C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[101]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_74/D0->led_shifter1.SLICE_74/F0
                                          SLICE_R19C10D      D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[101].sig_009.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i125/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i125/CK   led_shifter1/rgb_shifted_i124/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i100/Q  (SLICE_R18C10C)
Path End         : led_shifter1/rgb_shifted_i124/D  (SLICE_R19C10D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i100/CK   led_shifter1/rgb_shifted_i101/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i100/CK->led_shifter1/rgb_shifted_i100/Q
                                          SLICE_R18C10C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[100]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_74/D1->led_shifter1.SLICE_74/F1
                                          SLICE_R19C10D      D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[100].sig_010.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i124/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i125/CK   led_shifter1/rgb_shifted_i124/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i103/Q  (SLICE_R22C11B)
Path End         : led_shifter1/rgb_shifted_i127/D  (SLICE_R22C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i103/CK   led_shifter1/rgb_shifted_i102/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i103/CK->led_shifter1/rgb_shifted_i103/Q
                                          SLICE_R22C11B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[103]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_72/D0->led_shifter1.SLICE_72/F0
                                          SLICE_R22C11A      D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[103].sig_007.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i127/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i127/CK   led_shifter1/rgb_shifted_i126/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i102/Q  (SLICE_R22C11B)
Path End         : led_shifter1/rgb_shifted_i126/D  (SLICE_R22C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i103/CK   led_shifter1/rgb_shifted_i102/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i102/CK->led_shifter1/rgb_shifted_i102/Q
                                          SLICE_R22C11B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[102]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_72/D1->led_shifter1.SLICE_72/F1
                                          SLICE_R22C11A      D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[102].sig_008.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i126/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i127/CK   led_shifter1/rgb_shifted_i126/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i105/Q  (SLICE_R21C13B)
Path End         : led_shifter1/rgb_shifted_i129/D  (SLICE_R21C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i105/CK   led_shifter1/rgb_shifted_i104/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i105/CK->led_shifter1/rgb_shifted_i105/Q
                                          SLICE_R21C13B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[105]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_70/D0->led_shifter1.SLICE_70/F0
                                          SLICE_R21C13A      D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[105].sig_005.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i129/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i129/CK   led_shifter1/rgb_shifted_i128/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i104/Q  (SLICE_R21C13B)
Path End         : led_shifter1/rgb_shifted_i128/D  (SLICE_R21C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i105/CK   led_shifter1/rgb_shifted_i104/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i104/CK->led_shifter1/rgb_shifted_i104/Q
                                          SLICE_R21C13B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[104]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_70/D1->led_shifter1.SLICE_70/F1
                                          SLICE_R21C13A      D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[104].sig_006.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i128/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i129/CK   led_shifter1/rgb_shifted_i128/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i117/Q  (SLICE_R15C12A)
Path End         : led_shifter1/rgb_shifted_i141/D  (SLICE_R15C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i117/CK   led_shifter1/rgb_shifted_i116/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i117/CK->led_shifter1/rgb_shifted_i117/Q
                                          SLICE_R15C12A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[117]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_67/D0->led_shifter1.SLICE_67/F0
                                          SLICE_R15C12D      D0_TO_F0_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[117].sig_002.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i141/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i141/CK   led_shifter1/rgb_shifted_i140/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i116/Q  (SLICE_R15C12A)
Path End         : led_shifter1/rgb_shifted_i140/D  (SLICE_R15C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i117/CK   led_shifter1/rgb_shifted_i116/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i116/CK->led_shifter1/rgb_shifted_i116/Q
                                          SLICE_R15C12A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[116]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_67/D1->led_shifter1.SLICE_67/F1
                                          SLICE_R15C12D      D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[116].sig_142.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i140/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i141/CK   led_shifter1/rgb_shifted_i140/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/rgb_shifted_i118/Q  (SLICE_R15C11B)
Path End         : led_shifter1/rgb_shifted_i142/D  (SLICE_R14C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i118/CK   led_shifter1/rgb_shifted_i119/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/rgb_shifted_i118/CK->led_shifter1/rgb_shifted_i118/Q
                                          SLICE_R15C11B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_shifter1/single_led/rgb_shifted[118]                     NET DELAY        0.712                  4.575  2       
led_shifter1.SLICE_64/D1->led_shifter1.SLICE_64/F1
                                          SLICE_R14C11A      D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1.rgb_shifted[118].sig_001.FeedThruLUT
                                                             NET DELAY        0.000                  4.827  1       
led_shifter1/rgb_shifted_i142/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/rgb_shifted_i143/CK   led_shifter1/rgb_shifted_i142/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_shifter1/delay_counter/counted/Q  (SLICE_R13C7D)
Path End         : led_shifter1/state_i1/D  (SLICE_R14C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
led_shifter1/delay_counter/counted/CK                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_shifter1/delay_counter/counted/CK->led_shifter1/delay_counter/counted/Q
                                          SLICE_R13C7D       CLK_TO_Q1_DELAY  0.779                  3.863  4       
led_shifter1/delay_counter/delay_done                        NET DELAY        0.712                  4.575  4       
led_shifter1/state_0__I_0_2_4_lut/A->led_shifter1/state_0__I_0_2_4_lut/Z
                                          SLICE_R14C7C       D1_TO_F1_DELAY   0.252                  4.827  1       
led_shifter1/nextstate[0]                                    NET DELAY        0.000                  4.827  1       
led_shifter1/state_i1/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  221     
led_shifter1/delay_counter/clk                               NET DELAY        3.084                  3.084  221     
{led_shifter1/state_i2/CK   led_shifter1/state_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



