Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: MultiCycleProccessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultiCycleProccessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultiCycleProccessor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MultiCycleProccessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\SignExtend.v" into library work
Parsing module <SignExtend>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ShiftRegisterEnable.v" into library work
Parsing module <ShiftRegisterEnable>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ShiftRegister.v" into library work
Parsing module <ShiftRegister>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Shifter2.v" into library work
Parsing module <Shifter2>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Shifte2New.v" into library work
Parsing module <Shifte2New>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux4Fivebit.v" into library work
Parsing module <Mux4Fivebit>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux4.v" into library work
Parsing module <Mux4>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux2.v" into library work
Parsing module <Mux2>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Memory.v" into library work
Parsing module <Memory>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" into library work
Parsing module <DataPath>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v" into library work
Parsing module <MultiCycleProccessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MultiCycleProccessor>.

Elaborating module <Controller>.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 91: Signal <INTD> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 93: Signal <NMIFlag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 111: Signal <INTFlag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 117: Signal <INTFlag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 126: Signal <INTFlag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 135: Signal <INTFlag> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v" Line 290: Signal <funct> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v" Line 37: Size mismatch in connection of port <MemtoReg>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v" Line 38: Size mismatch in connection of port <RegDst>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <DataPath>.
WARNING:HDLCompiler:872 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 49: Using initial value of thirtyOne since it is never assigned
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 57: Signal <instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 58: Signal <instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <Mux2>.

Elaborating module <Memory>.
"\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Memory.v" Line 40. $display Address is :
"\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Memory.v" Line 41. $display  $Address

Elaborating module <ShiftRegisterEnable>.

Elaborating module <ShiftRegister>.

Elaborating module <Mux4Fivebit>.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 87: Size mismatch in connection of port <D>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <Mux4>.

Elaborating module <SignExtend>.

Elaborating module <Shifter2>.

Elaborating module <RegFile>.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 96: Size mismatch in connection of port <wEnable>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v" Line 101: Size mismatch in connection of port <control>. Formal port size is 1-bit while actual signal size is 2-bit.

Elaborating module <ALU>.

Elaborating module <Shifte2New>.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v" Line 40: Size mismatch in connection of port <aluSrcA>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v" Line 41: Size mismatch in connection of port <memToReg>. Formal port size is 2-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MultiCycleProccessor>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\MultiCycleProccessor.v".
    Summary:
	no macro.
Unit <MultiCycleProccessor> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Controller.v".
        fetch = 0
        decode = 1
        memAddr = 2
        memRead = 3
        memWriteBack = 4
        memWrite = 5
        execute = 6
        aluWriteBack = 7
        branch = 8
        jump = 9
        addIExecute = 10
        addIwriteBack = 11
        preFetch = 12
        interrupt = 13
        sw = 6'b101011
        lw = 6'b100011
        beq = 6'b000100
        jumps = 6'b000010
        rType = 6'b000000
        iType1 = 6'b001100
        iType2 = 6'b001101
        iType3 = 6'b001110
        iType4 = 6'b001111
    Found 5-bit register for signal <state>.
    Found 16x6-bit Read Only RAM for signal <_n0751>
WARNING:Xst:737 - Found 1-bit latch for signal <NMIFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <isInterrupted>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <INA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluSrcA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lorD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IRWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluSrcB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluSrcB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluOp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aluOp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pcWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSource<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSource<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <isBranch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <aluControl<1>> created at line 286
    Found 1-bit tristate buffer for signal <aluControl<0>> created at line 286
WARNING:Xst:737 - Found 1-bit latch for signal <INTFlag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred  26 Latch(s).
	inferred  85 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <Controller> synthesized.

Synthesizing Unit <DataPath>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\DataPath.v".
WARNING:Xst:647 - Input <aluSrcA<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regWrite<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pcOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DataPath> synthesized.

Synthesizing Unit <Mux2>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux2.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Memory.v".
WARNING:Xst:647 - Input <Address<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   1 RAM(s).
Unit <Memory> synthesized.

Synthesizing Unit <ShiftRegisterEnable>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ShiftRegisterEnable.v".
    Found 32-bit register for signal <dataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ShiftRegisterEnable> synthesized.

Synthesizing Unit <ShiftRegister>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ShiftRegister.v".
    Found 32-bit register for signal <dataOut>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ShiftRegister> synthesized.

Synthesizing Unit <Mux4Fivebit>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux4Fivebit.v".
    Found 5-bit 4-to-1 multiplexer for signal <out> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4Fivebit> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Mux4.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\SignExtend.v".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

Synthesizing Unit <Shifter2>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Shifter2.v".
WARNING:Xst:647 - Input <in<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Shifter2> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\RegFile.v".
    Found 32x32-bit dual-port RAM <Mram_regData> for signal <regData>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\ALU.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_4_OUT> created at line 37.
    Found 32-bit adder for signal <a[31]_b[31]_add_2_OUT> created at line 36.
    Found 32-bit 4-to-1 multiplexer for signal <result> created at line 33.
    Found 32-bit comparator equal for signal <zFlag> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Shifte2New>.
    Related source file is "\\vboxsvr\sharedwithvm\Memari_Project\MemariProject\Shifte2New.v".
    Summary:
	no macro.
Unit <Shifte2New> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port RAM                           : 1
 16x6-bit single-port Read Only RAM                    : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 7
 32-bit register                                       : 6
 5-bit register                                        : 1
# Latches                                              : 26
 1-bit latch                                           : 26
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 84
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 3
 5-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <nextstate_4> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_4> has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Controller>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0751> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Controller> synthesized (advanced).

Synthesizing (advanced) Unit <DataPath>.
INFO:Xst:3226 - The RAM <regFile/Mram_regData> will be implemented as a BLOCK RAM, absorbing the following register(s): <aDataReg/dataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regWrite<0>>   | high     |
    |     addrA          | connected to signal <dstAdr>        |          |
    |     diA            | connected to signal <writeRegData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <instr<25:21>>  |          |
    |     doB            | connected to signal <aData2>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <regFile/Mram_regData1> will be implemented as a BLOCK RAM, absorbing the following register(s): <bDataReg/dataOut>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regWrite<0>>   | high     |
    |     addrA          | connected to signal <dstAdr>        |          |
    |     diA            | connected to signal <writeRegData>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <instr<20:16>>  |          |
    |     doB            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataPath> synthesized (advanced).

Synthesizing (advanced) Unit <Memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeEnable>   | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <writeData>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port distributed RAM               : 1
 16x6-bit single-port distributed Read Only RAM        : 1
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 133
 Flip-Flops                                            : 133
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 84
 1-bit 4-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 2
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <nextstate_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_4> has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit Controller: 2 internal tristates are replaced by logic (pull-up yes): aluControl<0>, aluControl<1>.

Optimizing unit <MultiCycleProccessor> ...

Optimizing unit <Controller> ...

Optimizing unit <DataPath> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <controller/MemtoReg_1> of sequential type is unconnected in block <MultiCycleProccessor>.
WARNING:Xst:2677 - Node <controller/RegDst_1> of sequential type is unconnected in block <MultiCycleProccessor>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MultiCycleProccessor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MultiCycleProccessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 472
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT3                        : 47
#      LUT4                        : 82
#      LUT5                        : 58
#      LUT6                        : 193
#      MUXCY                       : 44
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 155
#      FD                          : 68
#      FDE                         : 64
#      LD                          : 19
#      LDE                         : 2
#      LDP                         : 2
# RAMS                             : 130
#      RAM256X1S                   : 128
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             154  out of  126800     0%  
 Number of Slice LUTs:                  896  out of  63400     1%  
    Number used as Logic:               384  out of  63400     0%  
    Number used as Memory:              512  out of  19000     2%  
       Number used as RAM:              512

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    903
   Number with an unused Flip Flop:     749  out of    903    82%  
   Number with an unused LUT:             7  out of    903     0%  
   Number of fully used LUT-FF pairs:   147  out of    903    16%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    210     2%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)          | Load  |
-------------------------------------------------------------------------------------------+--------------------------------+-------+
controller/state[4]_GND_2_o_Select_103_o(controller/Mmux_state[4]_GND_2_o_Select_103_o11:O)| NONE(*)(controller/MemtoReg_0) | 1     |
controller/_n0646(controller/_n06461:O)                                                    | NONE(*)(controller/PCSource_1) | 2     |
controller/_n0536(controller/_n05361:O)                                                    | NONE(*)(controller/aluOp_0)    | 5     |
controller/state[4]_GND_2_o_Select_99_o(controller/Mmux_state[4]_GND_2_o_Select_99_o11:O)  | NONE(*)(controller/RegDst_0)   | 1     |
clk                                                                                        | BUFGP                          | 262   |
controller/state[4]_GND_2_o_Select_89_o(controller/Mmux_state[4]_GND_2_o_Select_89_o12:O)  | NONE(*)(controller/nextstate_2)| 4     |
controller/_n0795(controller/_n07951:O)                                                    | NONE(*)(controller/INA)        | 2     |
controller/_n0678(controller/_n06781:O)                                                    | NONE(*)(controller/RegWrite)   | 1     |
controller/_n0675(controller/_n06751:O)                                                    | NONE(*)(controller/lorD)       | 1     |
controller/_n0677(controller/_n06771:O)                                                    | NONE(*)(controller/pcWrite)    | 1     |
controller/Mmux__n037121(controller/Mram__n0751411:O)                                      | NONE(*)(controller/IRWrite)    | 1     |
controller/_n0679(controller/_n06791:O)                                                    | NONE(*)(controller/MemWrite)   | 1     |
controller/Mram__n07512(controller/Mram__n075121:O)                                        | NONE(*)(controller/isBranch)   | 1     |
N1                                                                                         | NONE(controller/NMIFlag)       | 2     |
-------------------------------------------------------------------------------------------+--------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.573ns (Maximum Frequency: 218.656MHz)
   Minimum input arrival time before clock: 1.168ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller/state[4]_GND_2_o_Select_103_o'
  Clock period: 1.055ns (frequency: 947.664MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.055ns (Levels of Logic = 1)
  Source:            controller/MemtoReg_0 (LATCH)
  Destination:       controller/MemtoReg_0 (LATCH)
  Source Clock:      controller/state[4]_GND_2_o_Select_103_o falling
  Destination Clock: controller/state[4]_GND_2_o_Select_103_o falling

  Data Path: controller/MemtoReg_0 to controller/MemtoReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.472   0.486  controller/MemtoReg_0 (controller/MemtoReg_0)
     LUT5:I3->O            1   0.097   0.000  controller/Mmux__n070611 (controller/_n0706)
     LD:D                     -0.028          controller/MemtoReg_0
    ----------------------------------------
    Total                      1.055ns (0.569ns logic, 0.486ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller/state[4]_GND_2_o_Select_99_o'
  Clock period: 0.971ns (frequency: 1029.442MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.971ns (Levels of Logic = 1)
  Source:            controller/RegDst_0 (LATCH)
  Destination:       controller/RegDst_0 (LATCH)
  Source Clock:      controller/state[4]_GND_2_o_Select_99_o falling
  Destination Clock: controller/state[4]_GND_2_o_Select_99_o falling

  Data Path: controller/RegDst_0 to controller/RegDst_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.472   0.402  controller/RegDst_0 (controller/RegDst_0)
     LUT6:I4->O            1   0.097   0.000  controller/Mmux__n045211 (controller/_n0452)
     LD:D                     -0.028          controller/RegDst_0
    ----------------------------------------
    Total                      0.971ns (0.569ns logic, 0.402ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.573ns (frequency: 218.656MHz)
  Total number of paths / destination ports: 25915 / 1524
-------------------------------------------------------------------------
Delay:               4.573ns (Levels of Logic = 37)
  Source:            dataPath/instructionReg/dataOut_1 (FF)
  Destination:       dataPath/pcOut_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dataPath/instructionReg/dataOut_1 to dataPath/pcOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.361   0.739  dataPath/instructionReg/dataOut_1 (dataPath/instructionReg/dataOut_1)
     LUT6:I1->O            1   0.097   0.000  controller/aluControl<0>LogicTrst1_1_F (N126)
     MUXF7:I0->O           4   0.277   0.293  controller/aluControl<0>LogicTrst1_1 (controller/aluControl<0>LogicTrst1)
     MUXF7:S->O            1   0.335   0.556  dataPath/srcBMux/Mmux_out110_SW2 (N79)
     LUT6:I2->O            1   0.097   0.000  dataPath/mainAlu/Mmux_result2_rs_lut<0> (dataPath/mainAlu/Mmux_result2_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<0> (dataPath/mainAlu/Mmux_result2_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<1> (dataPath/mainAlu/Mmux_result2_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<2> (dataPath/mainAlu/Mmux_result2_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<3> (dataPath/mainAlu/Mmux_result2_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<4> (dataPath/mainAlu/Mmux_result2_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<5> (dataPath/mainAlu/Mmux_result2_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<6> (dataPath/mainAlu/Mmux_result2_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<7> (dataPath/mainAlu/Mmux_result2_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<8> (dataPath/mainAlu/Mmux_result2_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<9> (dataPath/mainAlu/Mmux_result2_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<10> (dataPath/mainAlu/Mmux_result2_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<11> (dataPath/mainAlu/Mmux_result2_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<12> (dataPath/mainAlu/Mmux_result2_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<13> (dataPath/mainAlu/Mmux_result2_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<14> (dataPath/mainAlu/Mmux_result2_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<15> (dataPath/mainAlu/Mmux_result2_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<16> (dataPath/mainAlu/Mmux_result2_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<17> (dataPath/mainAlu/Mmux_result2_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<18> (dataPath/mainAlu/Mmux_result2_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<19> (dataPath/mainAlu/Mmux_result2_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<20> (dataPath/mainAlu/Mmux_result2_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<21> (dataPath/mainAlu/Mmux_result2_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<22> (dataPath/mainAlu/Mmux_result2_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<23> (dataPath/mainAlu/Mmux_result2_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<24> (dataPath/mainAlu/Mmux_result2_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<25> (dataPath/mainAlu/Mmux_result2_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<26> (dataPath/mainAlu/Mmux_result2_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<27> (dataPath/mainAlu/Mmux_result2_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<28> (dataPath/mainAlu/Mmux_result2_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<29> (dataPath/mainAlu/Mmux_result2_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  dataPath/mainAlu/Mmux_result2_rs_cy<30> (dataPath/mainAlu/Mmux_result2_rs_cy<30>)
     XORCY:CI->O           2   0.370   0.299  dataPath/mainAlu/Mmux_result2_rs_xor<31> (dataPath/mainAlu/Mmux_result2_split<31>)
     LUT5:I4->O            1   0.097   0.000  dataPath/mainAlu/Mmux_result3251 (dataPath/aluResult<31>)
     FD:D                      0.008          dataPath/aluOutReg/dataOut_31
    ----------------------------------------
    Total                      4.573ns (2.685ns logic, 1.888ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/state[4]_GND_2_o_Select_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.100ns (Levels of Logic = 3)
  Source:            INTD (PAD)
  Destination:       controller/MemtoReg_0 (LATCH)
  Destination Clock: controller/state[4]_GND_2_o_Select_103_o falling

  Data Path: INTD to controller/MemtoReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  INTD_IBUF (INTD_IBUF)
     LUT3:I1->O            2   0.097   0.515  controller/Mmux__n04521111 (controller/Mmux__n0452111)
     LUT5:I2->O            1   0.097   0.000  controller/Mmux__n070611 (controller/_n0706)
     LD:D                     -0.028          controller/MemtoReg_0
    ----------------------------------------
    Total                      1.100ns (0.195ns logic, 0.905ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/state[4]_GND_2_o_Select_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.100ns (Levels of Logic = 3)
  Source:            INTD (PAD)
  Destination:       controller/RegDst_0 (LATCH)
  Destination Clock: controller/state[4]_GND_2_o_Select_99_o falling

  Data Path: INTD to controller/RegDst_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  INTD_IBUF (INTD_IBUF)
     LUT3:I1->O            2   0.097   0.515  controller/Mmux__n04521111 (controller/Mmux__n0452111)
     LUT6:I3->O            1   0.097   0.000  controller/Mmux__n045211 (controller/_n0452)
     LD:D                     -0.028          controller/RegDst_0
    ----------------------------------------
    Total                      1.100ns (0.195ns logic, 0.905ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/state[4]_GND_2_o_Select_89_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.168ns (Levels of Logic = 3)
  Source:            INTD (PAD)
  Destination:       controller/nextstate_2 (LATCH)
  Destination Clock: controller/state[4]_GND_2_o_Select_89_o falling

  Data Path: INTD to controller/nextstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  INTD_IBUF (INTD_IBUF)
     LUT3:I1->O            7   0.097   0.584  controller/Mmux_GND_2_o_GND_2_o_MUX_109_o11 (controller/GND_2_o_GND_2_o_MUX_109_o)
     LUT6:I2->O            1   0.097   0.000  controller/Mmux__n0317223 (controller/_n0344)
     LD:D                     -0.028          controller/nextstate_2
    ----------------------------------------
    Total                      1.168ns (0.195ns logic, 0.973ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller/_n0795'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.889ns (Levels of Logic = 2)
  Source:            INTD (PAD)
  Destination:       controller/INA (LATCH)
  Destination Clock: controller/_n0795 falling

  Data Path: INTD to controller/INA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  INTD_IBUF (INTD_IBUF)
     LUT3:I1->O            7   0.097   0.307  controller/Mmux_GND_2_o_GND_2_o_MUX_109_o11 (controller/GND_2_o_GND_2_o_MUX_109_o)
     LDE:GE                    0.095          controller/INA
    ----------------------------------------
    Total                      0.889ns (0.193ns logic, 0.696ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.629ns (Levels of Logic = 1)
  Source:            NMI (PAD)
  Destination:       controller/NMIFlag (LATCH)
  Destination Clock: N1 falling

  Data Path: NMI to controller/NMIFlag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  NMI_IBUF (NMI_IBUF)
     LDP:PRE                   0.349          controller/NMIFlag
    ----------------------------------------
    Total                      0.629ns (0.350ns logic, 0.279ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller/_n0795'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            controller/INA (LATCH)
  Destination:       INA (PAD)
  Source Clock:      controller/_n0795 falling

  Data Path: controller/INA to INA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.472   0.279  controller/INA (controller/INA)
     OBUF:I->O                 0.000          INA_OBUF (INA)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
clk                                     |    4.573|         |         |         |
controller/Mmux__n037121                |         |    0.953|         |         |
controller/Mram__n07512                 |         |    1.960|         |         |
controller/_n0536                       |         |    4.661|         |         |
controller/_n0646                       |         |    1.983|         |         |
controller/_n0675                       |         |    2.876|         |         |
controller/_n0677                       |         |    1.937|         |         |
controller/_n0678                       |         |    0.909|         |         |
controller/_n0679                       |         |    2.070|         |         |
controller/_n0795                       |         |    4.117|         |         |
controller/state[4]_GND_2_o_Select_103_o|         |    1.668|         |         |
controller/state[4]_GND_2_o_Select_89_o |         |    0.759|         |         |
controller/state[4]_GND_2_o_Select_99_o |         |    1.829|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/Mmux__n037121
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.120|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/Mram__n07512
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.120|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0536
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.121|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0646
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.121|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0675
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.120|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0677
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.121|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0678
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.120|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0679
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.120|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/_n0795
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N1             |         |         |    1.492|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/state[4]_GND_2_o_Select_103_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
N1                                      |         |         |    1.487|         |
clk                                     |         |         |    1.688|         |
controller/state[4]_GND_2_o_Select_103_o|         |         |    1.055|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/state[4]_GND_2_o_Select_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N1             |         |         |    1.771|         |
clk            |         |         |    2.220|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller/state[4]_GND_2_o_Select_99_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
N1                                     |         |         |    1.487|         |
clk                                    |         |         |    1.688|         |
controller/state[4]_GND_2_o_Select_99_o|         |         |    0.971|         |
---------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.39 secs
 
--> 

Total memory usage is 233764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :    6 (   0 filtered)

