<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/audio_output_audio_0.v"
   type="VERILOG"
   library="audio_0" />
 <file path="simulation/audio_output.v" type="VERILOG" />
 <topLevel name="audio_output" />
 <deviceFamily name="cyclonev" />
</simPackage>
