Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Jan 29 14:38:04 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  84          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (58)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (58)
--------------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.836        0.000                      0                 1393        0.048        0.000                      0                 1393        4.427        0.000                       0                   529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.836        0.000                      0                 1393        0.048        0.000                      0                 1393        4.427        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.854ns (73.158%)  route 2.148ns (26.842%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.432     8.083    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.854ns (73.177%)  route 2.146ns (26.823%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.430     8.081    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[12]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.854ns (73.177%)  route 2.146ns (26.823%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.430     8.081    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X4Y29          FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[2]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 5.854ns (73.309%)  route 2.131ns (26.691%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.181     1.262 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.300    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_35
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.520 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.558    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_35
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     1.778 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[3]
                         net (fo=1, routed)           0.038     1.816    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_35
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.036 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.074    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_35
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.294 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.332    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_35
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.552 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.590    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_35
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.220     2.810 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[3]
                         net (fo=1, routed)           0.038     2.848    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_35
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.120     2.968 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[3]
                         net (fo=5, routed)           0.778     3.746    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[3]
    DSP48E2_X0Y12        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     3.941 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     3.941    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     4.033 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     4.033    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     4.770 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     4.770    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<35>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     4.829 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<35>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     5.528 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.528    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.687 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.703    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     6.401 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.401    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     6.542 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     6.950    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     7.191 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.219    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.365 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.220     7.584    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     7.650 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_1/O
                         net (fo=24, routed)          0.416     8.066    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X3Y30          FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  1.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23/Q
                         net (fo=1, routed)           0.063     0.114    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_23_n_3
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y25         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_24
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_34/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_34/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_34/Q
                         net (fo=1, routed)           0.064     0.115    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_34_n_3
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y25         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_r_35
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y26         FDSE                                         r  bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[3]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/D[3]
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X11Y25         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y25         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y27         FDSE                                         r  bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/conv_i362_reg_1219_reg[14]/Q
                         net (fo=1, routed)           0.065     0.117    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/D[14]
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X11Y28         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y28         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/divisor0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln41_reg_1304_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_2_reg_264_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/add_ln41_reg_1304_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln41_reg_1304_reg[0]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/add_ln41_reg_1304[0]
    SLICE_X7Y36          FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_264_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y36          FDRE                                         r  bd_0_i/hls_inst/inst/i_2_reg_264_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y36          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_2_reg_264_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln33_reg_1269_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_1_reg_241_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y34          FDRE                                         r  bd_0_i/hls_inst/inst/add_ln33_reg_1269_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln33_reg_1269_reg[3]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/add_ln33_reg_1269[3]
    SLICE_X6Y34          FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_241_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y34          FDRE                                         r  bd_0_i/hls_inst/inst/i_1_reg_241_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y34          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_1_reg_241_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_136_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[3]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/add_ln11_reg_1188[3]
    SLICE_X12Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_136_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_136_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X12Y35         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_fu_136_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_136_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln11_reg_1188_reg[7]/Q
                         net (fo=1, routed)           0.065     0.116    bd_0_i/hls_inst/inst/add_ln11_reg_1188[7]
    SLICE_X11Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_136_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_136_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y35         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/i_fu_136_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/ap_clk
    SLICE_X6Y29          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[17]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp[17]
    SLICE_X6Y29          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.111 r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp[18]_i_1/O
                         net (fo=1, routed)           0.006     0.117    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp[18]_i_1_n_3
    SLICE_X6Y29          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.018     0.018    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/ap_clk
    SLICE_X6Y29          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y29          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/dividend_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln15_reg_1209_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_1_reg_207_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln15_reg_1209_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/add_ln15_reg_1209_reg[4]/Q
                         net (fo=1, routed)           0.066     0.117    bd_0_i/hls_inst/inst/add_ln15_reg_1209[4]
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_207_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_207_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y38         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/j_1_reg_207_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y1   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y7   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y2   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y3   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y4   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y5   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y6   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y7   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y5   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]_srl9___ap_CS_fsm_reg_r_39/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]_srl9___ap_CS_fsm_reg_r_39/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[38]_srl6___ap_CS_fsm_reg_r_36/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[38]_srl6___ap_CS_fsm_reg_r_36/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[37]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]_srl9___ap_CS_fsm_reg_r_39/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y33  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[46]_srl9___ap_CS_fsm_reg_r_39/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[32]_srl32___ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[38]_srl6___ap_CS_fsm_reg_r_36/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y25  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[38]_srl6___ap_CS_fsm_reg_r_36/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         5.000       4.457      RAMB36_X0Y0   bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.064ns  (logic 0.064ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X12Y35         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     0.064 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.064    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X12Y35         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.379ns  (logic 0.757ns (54.880%)  route 0.622ns (45.120%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.288     0.914 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[6]
                         net (fo=2, routed)           0.277     1.191    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[12]
    SLICE_X10Y36         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.384 r  bd_0_i/hls_inst/inst/A_address0[12]_INST_0/O
                         net (fo=0)                   0.030     1.414    A_address0[12]
                                                                      r  A_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_140_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.451ns (34.423%)  route 0.859ns (65.577%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y38          FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_140_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/j_fu_140_reg[5]/Q
                         net (fo=4, routed)           0.315     0.445    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_1_0[5]
    SLICE_X8Y38          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     0.623 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.281     0.904    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_2_n_3
    SLICE_X8Y38          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.233     1.237    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2_n_4
    SLICE_X8Y35          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.317 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.030     1.347    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_140_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 0.451ns (34.423%)  route 0.859ns (65.577%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.037     0.037    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y38          FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_140_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/j_fu_140_reg[5]/Q
                         net (fo=4, routed)           0.315     0.445    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_1_0[5]
    SLICE_X8Y38          LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     0.623 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.281     0.904    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_2_n_3
    SLICE_X8Y38          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_ready_INST_0_i_1/O
                         net (fo=6, routed)           0.233     1.237    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2_n_4
    SLICE_X8Y35          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     1.317 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.030     1.347    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.294ns  (logic 0.733ns (56.630%)  route 0.561ns (43.370%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.264     0.890 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[4]
                         net (fo=2, routed)           0.216     1.106    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[10]
    SLICE_X11Y35         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     1.299 r  bd_0_i/hls_inst/inst/A_address0[10]_INST_0/O
                         net (fo=0)                   0.030     1.329    A_address0[10]
                                                                      r  A_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.194ns  (logic 0.680ns (56.934%)  route 0.514ns (43.066%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.305     0.931 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[5]
                         net (fo=2, routed)           0.199     1.130    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[11]
    SLICE_X10Y36         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.229 r  bd_0_i/hls_inst/inst/A_address0[11]_INST_0/O
                         net (fo=0)                   0.000     1.229    A_address0[11]
                                                                      r  A_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.664ns (56.734%)  route 0.506ns (43.266%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.306     0.932 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[7]
                         net (fo=2, routed)           0.146     1.078    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[13]
    SLICE_X9Y34          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     1.160 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0/O
                         net (fo=0)                   0.045     1.205    A_address0[13]
                                                                      r  A_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_s_reg_1193_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.090ns  (logic 0.314ns (28.803%)  route 0.776ns (71.197%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.036     0.036    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_s_reg_1193_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/tmp_s_reg_1193_reg[7]/Q
                         net (fo=2, routed)           0.414     0.549    bd_0_i/hls_inst/inst/tmp_s_reg_1193[7]
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.152     0.701 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[3]
                         net (fo=1, routed)           0.362     1.063    bd_0_i/hls_inst/inst/add_ln16_2_fu_337_p2[9]
    SLICE_X11Y35         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     1.126 r  bd_0_i/hls_inst/inst/A_address0[9]_INST_0/O
                         net (fo=0)                   0.000     1.126    A_address0[9]
                                                                      r  A_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.079ns  (logic 0.533ns (49.381%)  route 0.546ns (50.619%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.174     0.800 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.199     0.999    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[8]
    SLICE_X10Y36         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     1.082 r  bd_0_i/hls_inst/inst/A_address0[8]_INST_0/O
                         net (fo=0)                   0.032     1.114    A_address0[8]
                                                                      r  A_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.064ns  (logic 0.502ns (47.164%)  route 0.562ns (52.836%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.035     0.035    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y37         FDRE                                         r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/j_2_reg_230_reg[6]/Q
                         net (fo=3, routed)           0.301     0.433    bd_0_i/hls_inst/inst/j_2_reg_230_reg_n_3_[6]
    SLICE_X9Y35          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     0.612 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.014     0.626    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_3_n_3
    SLICE_X9Y35          CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.128     0.754 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.247     1.001    bd_0_i/hls_inst/inst/add_ln24_fu_501_p2[7]
    SLICE_X10Y36         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     1.099 r  bd_0_i/hls_inst/inst/A_address0[7]_INST_0/O
                         net (fo=0)                   0.000     1.099    A_address0[7]
                                                                      r  A_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_1_reg_207_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.043ns  (logic 0.451ns (43.225%)  route 0.592ns (56.775%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.036     0.036    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y38         FDRE                                         r  bd_0_i/hls_inst/inst/j_1_reg_207_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/j_1_reg_207_reg[6]/Q
                         net (fo=3, routed)           0.230     0.363    bd_0_i/hls_inst/inst/j_1_reg_207_reg_n_3_[6]
    SLICE_X10Y35         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.512 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.011     0.523    bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_4_n_3
    SLICE_X10Y35         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.069     0.592 r  bd_0_i/hls_inst/inst/A_address0[13]_INST_0_i_2/O[0]
                         net (fo=1, routed)           0.306     0.898    bd_0_i/hls_inst/inst/add_ln16_2_fu_337_p2[6]
    SLICE_X9Y37          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     1.034 r  bd_0_i/hls_inst/inst/A_address0[6]_INST_0/O
                         net (fo=0)                   0.045     1.079    A_address0[6]
                                                                      r  A_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y34          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[18]/Q
                         net (fo=0)                   0.000     0.051    C_d0[18]
                                                                      r  C_d0[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y34          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[20]/Q
                         net (fo=0)                   0.000     0.051    C_d0[20]
                                                                      r  C_d0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/Q
                         net (fo=0)                   0.000     0.051    C_d0[8]
                                                                      r  C_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[0]/Q
                         net (fo=0)                   0.000     0.051    C_address0[0]
                                                                      r  C_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[13]/Q
                         net (fo=0)                   0.000     0.051    C_address0[13]
                                                                      r  C_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y36          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[5]/Q
                         net (fo=0)                   0.000     0.051    C_address0[5]
                                                                      r  C_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[6]/Q
                         net (fo=0)                   0.000     0.051    C_address0[6]
                                                                      r  C_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[7]/Q
                         net (fo=0)                   0.000     0.051    C_address0[7]
                                                                      r  C_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/zext_ln42_1_reg_1309_reg[8]/Q
                         net (fo=0)                   0.000     0.051    C_address0[8]
                                                                      r  C_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/Q
                         net (fo=0)                   0.000     0.051    C_d0[0]
                                                                      r  C_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 3.213ns (76.625%)  route 0.980ns (23.375%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.254     3.958    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y30          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     4.135 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[4]_i_1/O
                         net (fo=1, routed)           0.058     4.193    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_22
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[4]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 3.210ns (76.565%)  route 0.982ns (23.435%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.256     3.960    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y30          LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     4.134 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[0]_i_1/O
                         net (fo=1, routed)           0.058     4.192    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_26
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 3.238ns (77.350%)  route 0.948ns (22.650%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.254     3.958    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y30          LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     4.160 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[5]_i_1/O
                         net (fo=1, routed)           0.026     4.186    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_21
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 3.229ns (77.332%)  route 0.946ns (22.668%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.256     3.960    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y30          LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     4.153 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[1]_i_1/O
                         net (fo=1, routed)           0.022     4.175    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_25
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y30          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 3.098ns (75.324%)  route 1.015ns (24.676%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.264     3.969    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X4Y29          LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.031 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[6]_i_1/O
                         net (fo=1, routed)           0.082     4.113    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_20
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 3.098ns (75.398%)  route 1.011ns (24.602%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.265     3.970    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X4Y29          LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.032 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[8]_i_1/O
                         net (fo=1, routed)           0.077     4.109    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_18
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[8]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 3.185ns (77.539%)  route 0.923ns (22.461%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.194     3.899    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y31          LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.048 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[14]_i_1/O
                         net (fo=1, routed)           0.060     4.108    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_12
    SLICE_X3Y31          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.025     0.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y31          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[14]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 3.118ns (76.256%)  route 0.971ns (23.744%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.264     3.969    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X4Y29          LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     4.051 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[7]_i_1/O
                         net (fo=1, routed)           0.038     4.089    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_19
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 3.120ns (76.304%)  route 0.969ns (23.696%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.265     3.970    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X4Y29          LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084     4.054 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[9]_i_1/O
                         net (fo=1, routed)           0.035     4.089    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_17
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[9]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 3.200ns (78.343%)  route 0.885ns (21.657%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y12        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X0Y12        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X0Y12        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X0Y12        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X0Y12        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y12        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
    DSP48E2_X0Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.408     3.009    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[8]
    SLICE_X4Y31          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.250 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.278    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
    SLICE_X4Y32          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.424 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.217     3.641    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
    SLICE_X4Y33          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     3.705 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, routed)          0.194     3.899    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
    SLICE_X3Y31          LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.164     4.063 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[15]_i_1/O
                         net (fo=1, routed)           0.022     4.085    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_11
    SLICE_X3Y31          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.025     0.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X3Y31          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[7] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[7]
    SLICE_X6Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.018     0.018    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[23]/C

Slack:                    inf
  Source:                 A_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[20] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[20]
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[36]/C

Slack:                    inf
  Source:                 A_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[22] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[22]
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[38]/C

Slack:                    inf
  Source:                 A_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[1] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[1]
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[17]/C

Slack:                    inf
  Source:                 A_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[2] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[2]
    SLICE_X6Y31          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y31          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[18]/C

Slack:                    inf
  Source:                 A_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[5] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[5]
    SLICE_X5Y29          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X5Y29          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[21]/C

Slack:                    inf
  Source:                 A_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[8] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[8]
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[24]/C

Slack:                    inf
  Source:                 A_q0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[10] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[10]
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[26]/C

Slack:                    inf
  Source:                 A_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[11] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[11]
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[27]/C

Slack:                    inf
  Source:                 A_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[12] (IN)
                         net (fo=4, unset)            0.008     0.008    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/A_q0[12]
    SLICE_X6Y31          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.019     0.019    bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/ap_clk
    SLICE_X6Y31          FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/dividend0_reg[28]/C





