-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Fri Jul 08 10:30:09 2016
-- Host        : TELOPS212 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Telops/FIR-00251-Output/IP/axi_fb_datamover/axi_fb_datamover_funcsim.vhdl
-- Design      : axi_fb_datamover
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k70tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_mm2s_dre is
  port (
    sig_dre2skid_wvalid : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_dre2skid_wlast : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_input_accept59_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_mm2s_dre;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_mm2s_dre is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : STD_LOGIC;
  signal \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\ : STD_LOGIC;
  signal n_0_sig_dre_tvalid_i_i_1 : STD_LOGIC;
  signal n_0_sig_dre_tvalid_i_i_3 : STD_LOGIC;
  signal n_0_sig_dre_tvalid_i_i_4 : STD_LOGIC;
  signal n_0_sig_flush_db1_i_1 : STD_LOGIC;
  signal n_0_sig_flush_db1_i_2 : STD_LOGIC;
  signal n_0_sig_flush_db2_i_1 : STD_LOGIC;
  signal n_0_sig_tlast_out_i_1 : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in19_in : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in39_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal sig_advance_pipe_data58_out : STD_LOGIC;
  signal \sig_delay_mux_bus[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^sig_dre2skid_wlast\ : STD_LOGIC;
  signal \^sig_dre2skid_wvalid\ : STD_LOGIC;
  signal sig_enable_input_rdy : STD_LOGIC;
  signal \sig_final_mux_bus[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal \^sig_input_accept59_out\ : STD_LOGIC;
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of sig_flush_db1_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of sig_flush_db2_i_1 : label is "soft_lutpair29";
begin
  O1 <= \^o1\;
  O3(8 downto 0) <= \^o3\(8 downto 0);
  O4(8 downto 0) <= \^o4\(8 downto 0);
  O5(8 downto 0) <= \^o5\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  sig_dre2skid_wlast <= \^sig_dre2skid_wlast\;
  sig_dre2skid_wvalid <= \^sig_dre2skid_wvalid\;
  sig_flush_db1 <= \^sig_flush_db1\;
  sig_input_accept59_out <= \^sig_input_accept59_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010100000000"
    )
    port map (
      I0 => I1,
      I1 => sig_flush_db2,
      I2 => \^sig_flush_db1\,
      I3 => sig_skid2dre_wready,
      I4 => \^sig_dre2skid_wvalid\,
      I5 => sig_enable_input_rdy,
      O => \^sig_input_accept59_out\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(0),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(0),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(1),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(1),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(2),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(2),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(3),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(3),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(4),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(4),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(5),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(5),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(6),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(6),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(7),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(7),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => p_0_in31_in,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      O => p_0_in39_in
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => p_0_in39_in,
      I1 => sig_advance_pipe_data58_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I5 => p_0_in31_in,
      O => p_40_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(9),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A200A2A2A2A2"
    )
    port map (
      I0 => sig_enable_input_rdy,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => sig_flush_db2,
      I4 => \^sig_flush_db1\,
      I5 => I1,
      O => sig_advance_pipe_data58_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(0),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(1),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(2),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(3),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(4),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(5),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(6),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(7),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => p_0_in39_in,
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(8),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_40_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(9),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(0),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      O => \sig_delay_mux_bus[1]\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(1),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      O => \sig_delay_mux_bus[1]\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(2),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      O => \sig_delay_mux_bus[1]\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(3),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      O => \sig_delay_mux_bus[1]\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(4),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      O => \sig_delay_mux_bus[1]\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(5),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      O => \sig_delay_mux_bus[1]\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(6),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      O => \sig_delay_mux_bus[1]\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      O => \sig_delay_mux_bus[1]\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in31_in,
      O => p_0_in35_in
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in31_in,
      I3 => sig_advance_pipe_data58_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => p_0_in31_in,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      O => p_36_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => \sig_delay_mux_bus[1]\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(0),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(1),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(2),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(3),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(4),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(5),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(6),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(7),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => p_0_in35_in,
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(8),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_36_out,
      D => \sig_delay_mux_bus[1]\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(9),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => p_0_in31_in,
      I1 => sig_advance_pipe_data58_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in31_in,
      I1 => sig_advance_pipe_data58_out,
      O => p_32_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(0),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(1),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(2),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(3),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(4),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(5),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(6),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(7),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => p_0_in31_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(8),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_32_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(9),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0045FFFF"
    )
    port map (
      I0 => I1,
      I1 => sig_skid2dre_wready,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => DOBDO(12),
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3B3B3BFBFB3BF"
    )
    port map (
      I0 => \^sig_input_accept59_out\,
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => DOBDO(12),
      I3 => \^sig_dre2skid_wvalid\,
      I4 => sig_skid2dre_wready,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC08080"
    )
    port map (
      I0 => \^sig_input_accept59_out\,
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => DOBDO(12),
      I3 => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_2\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44C400C0"
    )
    port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_skid2dre_wready,
      I4 => I1,
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_2\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002FFF00002000"
    )
    port map (
      I0 => I5,
      I1 => DOBDO(13),
      I2 => DOBDO(12),
      I3 => \^sig_input_accept59_out\,
      I4 => I6,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(9),
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(0),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(1),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(2),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(3),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(4),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(5),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(6),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_2\,
      D => DOADO(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(7),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\,
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\,
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(9),
      R => \<const0>\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F7F7F4F7F"
    )
    port map (
      I0 => \^o1\,
      I1 => DOBDO(13),
      I2 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => sig_skid2dre_wready,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => DOBDO(13),
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I1 => DOBDO(13),
      I2 => I5,
      I3 => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(9),
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(0),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(1),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(10),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(2),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(11),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(3),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(12),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(4),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(13),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(5),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(14),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(6),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2\,
      D => DOADO(15),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(7),
      R => I7
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\,
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\,
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(9),
      R => \<const0>\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0045FFFF"
    )
    port map (
      I0 => I1,
      I1 => sig_skid2dre_wready,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => DOBDO(14),
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333337F7F737F"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => DOBDO(14),
      I3 => \^sig_dre2skid_wvalid\,
      I4 => sig_skid2dre_wready,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => \^sig_flush_db1\,
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I1 => DOBDO(14),
      I2 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
    port map (
      I0 => DOBDO(16),
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\,
      I2 => I1,
      I3 => DOBDO(15),
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
    port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_skid2dre_wready,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => DOBDO(14),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOADO(16),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(0),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOADO(17),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(1),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOADO(18),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(2),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOADO(19),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(3),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOBDO(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(4),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOBDO(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(5),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOBDO(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(6),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2\,
      D => DOBDO(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(7),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\,
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\,
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      R => \<const0>\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1011FFFF"
    )
    port map (
      I0 => DOBDO(15),
      I1 => I1,
      I2 => sig_skid2dre_wready,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333377773333FF3F"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_skid2dre_wready,
      I4 => I1,
      I5 => DOBDO(15),
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => DOBDO(15),
      I1 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      I3 => p_0_in31_in,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
    port map (
      I0 => DOBDO(16),
      I1 => DOBDO(15),
      I2 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_3\,
      I3 => I1,
      I4 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(4),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(5),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(6),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(7),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(8),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(9),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(10),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2\,
      D => DOBDO(11),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\,
      Q => p_0_in31_in,
      R => \<const0>\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\,
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      R => \<const0>\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I4,
      I1 => p_8_out,
      I2 => \^sig_input_accept59_out\,
      I3 => sig_shift_case_reg(0),
      O => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F10C0E"
    )
    port map (
      I0 => \^q\(8),
      I1 => \^o3\(8),
      I2 => \^o4\(8),
      I3 => \^o5\(8),
      I4 => I2(0),
      O => O2
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I3,
      I1 => p_8_out,
      I2 => \^sig_input_accept59_out\,
      I3 => sig_shift_case_reg(1),
      O => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3FCFD0F0C0302"
    )
    port map (
      I0 => \^q\(8),
      I1 => \^o3\(8),
      I2 => \^o4\(8),
      I3 => \^o5\(8),
      I4 => I2(0),
      I5 => I2(1),
      O => O6
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\,
      Q => sig_shift_case_reg(0),
      R => SR(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\,
      Q => sig_shift_case_reg(1),
      R => SR(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(0),
      O => \sig_final_mux_bus[0]\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(1),
      O => \sig_final_mux_bus[0]\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(2),
      O => \sig_final_mux_bus[0]\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(3),
      O => \sig_final_mux_bus[0]\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(4),
      O => \sig_final_mux_bus[0]\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(5),
      O => \sig_final_mux_bus[0]\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(6),
      O => \sig_final_mux_bus[0]\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(7),
      O => \sig_final_mux_bus[0]\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47000000FFFFFFFF"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I1 => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(8),
      I3 => \^sig_dre2skid_wvalid\,
      I4 => sig_skid2dre_wready,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      O => p_28_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(8),
      O => p_0_in27_in
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_shift_case_reg(1),
      I1 => sig_shift_case_reg(0),
      O => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(0),
      Q => \^q\(0),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(1),
      Q => \^q\(1),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(2),
      Q => \^q\(2),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(3),
      Q => \^q\(3),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(4),
      Q => \^q\(4),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(5),
      Q => \^q\(5),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(6),
      Q => \^q\(6),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => \sig_final_mux_bus[0]\(7),
      Q => \^q\(7),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_28_out,
      D => p_0_in27_in,
      Q => \^q\(8),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(0),
      O => \sig_final_mux_bus[1]\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(1),
      O => \sig_final_mux_bus[1]\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(2),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(2),
      O => \sig_final_mux_bus[1]\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(3),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(3),
      O => \sig_final_mux_bus[1]\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(4),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(4),
      O => \sig_final_mux_bus[1]\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(5),
      O => \sig_final_mux_bus[1]\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(6),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(6),
      O => \sig_final_mux_bus[1]\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(7),
      O => \sig_final_mux_bus[1]\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => p_0_in23_in,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAAA88A0000088"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(8),
      O => p_24_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      O => p_0_in23_in
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(0),
      Q => \^o5\(0),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(1),
      Q => \^o5\(1),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(2),
      Q => \^o5\(2),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(3),
      Q => \^o5\(3),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(4),
      Q => \^o5\(4),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(5),
      Q => \^o5\(5),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(6),
      Q => \^o5\(6),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => \sig_final_mux_bus[1]\(7),
      Q => \^o5\(7),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_24_out,
      D => p_0_in23_in,
      Q => \^o5\(8),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(0),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(0),
      O => \sig_final_mux_bus[2]\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(1),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(1),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(1),
      O => \sig_final_mux_bus[2]\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(2),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(2),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(2),
      O => \sig_final_mux_bus[2]\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(3),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(3),
      O => \sig_final_mux_bus[2]\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(4),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(4),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(4),
      O => \sig_final_mux_bus[2]\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(5),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(5),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(5),
      O => \sig_final_mux_bus[2]\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(6),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(6),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(6),
      O => \sig_final_mux_bus[2]\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(7),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(7),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(7),
      O => \sig_final_mux_bus[2]\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => p_0_in19_in,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => p_0_in19_in,
      O => p_20_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(8),
      O => p_0_in19_in
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(0),
      Q => \^o3\(0),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(1),
      Q => \^o3\(1),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(2),
      Q => \^o3\(2),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(3),
      Q => \^o3\(3),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(4),
      Q => \^o3\(4),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(5),
      Q => \^o3\(5),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(6),
      Q => \^o3\(6),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => \sig_final_mux_bus[2]\(7),
      Q => \^o3\(7),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_20_out,
      D => p_0_in19_in,
      Q => \^o3\(8),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(0),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(1),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(2),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(3),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(4),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(4),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(5),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(6),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(7),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => p_0_in17_in,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_advance_pipe_data58_out,
      I1 => p_0_in17_in,
      O => p_16_out
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(8),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(8),
      I4 => sig_shift_case_reg(0),
      I5 => p_0_in31_in,
      O => p_0_in17_in
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(0),
      Q => \^o4\(0),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(1),
      Q => \^o4\(1),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(2),
      Q => \^o4\(2),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(3),
      Q => \^o4\(3),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(4),
      Q => \^o4\(4),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(5),
      Q => \^o4\(5),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(6),
      Q => \^o4\(6),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(7),
      Q => \^o4\(7),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => p_16_out,
      D => p_0_in17_in,
      Q => \^o4\(8),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF5D"
    )
    port map (
      I0 => sig_enable_input_rdy,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => sig_skid2dre_wready,
      I3 => \^sig_flush_db1\,
      I4 => sig_flush_db2,
      O => \^o1\
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E000F00000"
    )
    port map (
      I0 => p_0_in17_in,
      I1 => sig_final_mux_has_tlast,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_skid2dre_wready,
      I4 => \^sig_dre2skid_wvalid\,
      I5 => sig_advance_pipe_data58_out,
      O => n_0_sig_dre_tvalid_i_i_1
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBB80"
    )
    port map (
      I0 => sig_shift_case_reg(1),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]\(9),
      I4 => n_0_sig_dre_tvalid_i_i_3,
      I5 => n_0_sig_dre_tvalid_i_i_4,
      O => sig_final_mux_has_tlast
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222BBB8"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]\(9),
      I1 => sig_shift_case_reg(1),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]\(9),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]\(9),
      O => n_0_sig_dre_tvalid_i_i_3
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCE0"
    )
    port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]\(9),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => n_0_sig_dre_tvalid_i_i_4
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_dre_tvalid_i_i_1,
      Q => \^sig_dre2skid_wvalid\,
      R => \<const0>\
    );
sig_enable_input_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \<const1>\,
      Q => sig_enable_input_rdy,
      R => SR(0)
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
    port map (
      I0 => \^sig_flush_db1\,
      I1 => \^sig_input_accept59_out\,
      I2 => DOBDO(16),
      I3 => I1,
      I4 => DOBDO(17),
      I5 => n_0_sig_flush_db1_i_2,
      O => n_0_sig_flush_db1_i_1
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => \^sig_dre2skid_wvalid\,
      I1 => sig_skid2dre_wready,
      I2 => sig_flush_db2,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_flush_db1_i_2
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_flush_db1_i_1,
      Q => \^sig_flush_db1\,
      R => \<const0>\
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C00808"
    )
    port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_flush_db2,
      I3 => sig_skid2dre_wready,
      I4 => \^sig_dre2skid_wvalid\,
      O => n_0_sig_flush_db2_i_1
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_flush_db2_i_1,
      Q => sig_flush_db2,
      R => \<const0>\
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(8),
      I1 => sig_sstrb_stop_mask(0),
      O => D(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o5\(8),
      I1 => sig_sstrb_stop_mask(1),
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o3\(8),
      I1 => sig_sstrb_stop_mask(2),
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o4\(8),
      I1 => sig_sstrb_stop_mask(3),
      O => D(3)
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
    port map (
      I0 => \^sig_dre2skid_wlast\,
      I1 => sig_final_mux_has_tlast,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_skid2dre_wready,
      I4 => \^sig_dre2skid_wvalid\,
      I5 => sig_advance_pipe_data58_out,
      O => n_0_sig_tlast_out_i_1
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_tlast_out_i_1,
      Q => \^sig_dre2skid_wlast\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_mssai_skid_buf is
  port (
    dre2skid_wready : out STD_LOGIC;
    sig_strm_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_mssa_index : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db2 : in STD_LOGIC;
    sig_err_underflow_reg : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_tlast_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_mssai_skid_buf;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_mssai_skid_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\ : STD_LOGIC;
  signal \n_0_sig_last_reg_out_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__2\ : STD_LOGIC;
  signal \n_0_sig_mssa_index_reg_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_mssa_index_reg_out[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__2\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal \^sig_mssa_index\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mssa_index_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_set_tlast_error : STD_LOGIC;
  signal sig_strb_reg_out0 : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__2\ : label is "soft_lutpair146";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[0]_i_1\ : label is "soft_lutpair146";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute keep of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute keep of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute keep of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_mssa_index(1 downto 0) <= \^sig_mssa_index\(1 downto 0);
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_tlast_error_reg,
      I2 => sig_set_tlast_error,
      O => O3
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000020"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      I1 => \out\(0),
      I2 => I8,
      I3 => I9,
      I4 => \^o2\,
      I5 => I1,
      O => sig_set_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_strm_tlast\,
      I1 => \out\(1),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
    port map (
      I0 => sig_m_valid_out,
      I1 => sig_err_underflow_reg,
      I2 => sig_eop_halt_xfer,
      I3 => sig_rd_empty,
      O => \^o2\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => dre2skid_wready
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => sig_strm_tvalid
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(0),
      I1 => I11(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(10),
      I1 => I11(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(11),
      I1 => I11(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(12),
      I1 => I11(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(13),
      I1 => I11(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(14),
      I1 => I11(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(15),
      I1 => I11(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(16),
      I1 => I11(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(17),
      I1 => I11(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(18),
      I1 => I11(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(19),
      I1 => I11(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(1),
      I1 => I11(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(20),
      I1 => I11(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(21),
      I1 => I11(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(22),
      I1 => I11(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(23),
      I1 => I11(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(24),
      I1 => I11(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(25),
      I1 => I11(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(26),
      I1 => I11(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(27),
      I1 => I11(27),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(28),
      I1 => I11(28),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(29),
      I1 => I11(29),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(2),
      I1 => I11(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(30),
      I1 => I11(30),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => \^o2\,
      I2 => I9,
      I3 => sig_flush_db1,
      I4 => sig_flush_db2,
      I5 => \out\(0),
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(31),
      I1 => I11(31),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_s_ready_out,
      I1 => p_0_in2_in,
      O => E(0)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(3),
      I1 => I11(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(4),
      I1 => I11(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(5),
      I1 => I11(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(6),
      I1 => I11(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(7),
      I1 => I11(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(8),
      I1 => I11(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => sig_data_skid_reg(9),
      I1 => I11(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => O8(0),
      R => \<const0>\
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => O8(10),
      R => \<const0>\
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => O8(11),
      R => \<const0>\
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => O8(12),
      R => \<const0>\
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => O8(13),
      R => \<const0>\
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => O8(14),
      R => \<const0>\
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => O8(15),
      R => \<const0>\
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => O8(16),
      R => \<const0>\
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => O8(17),
      R => \<const0>\
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => O8(18),
      R => \<const0>\
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => O8(19),
      R => \<const0>\
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => O8(1),
      R => \<const0>\
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => O8(20),
      R => \<const0>\
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => O8(21),
      R => \<const0>\
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => O8(22),
      R => \<const0>\
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => O8(23),
      R => \<const0>\
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => O8(24),
      R => \<const0>\
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => O8(25),
      R => \<const0>\
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => O8(26),
      R => \<const0>\
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => O8(27),
      R => \<const0>\
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => O8(28),
      R => \<const0>\
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => O8(29),
      R => \<const0>\
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => O8(2),
      R => \<const0>\
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => O8(30),
      R => \<const0>\
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => O8(31),
      R => \<const0>\
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => O8(3),
      R => \<const0>\
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => O8(4),
      R => \<const0>\
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => O8(5),
      R => \<const0>\
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => O8(6),
      R => \<const0>\
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => O8(7),
      R => \<const0>\
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => O8(8),
      R => \<const0>\
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => O8(9),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(0),
      Q => sig_data_skid_reg(0),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(10),
      Q => sig_data_skid_reg(10),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(11),
      Q => sig_data_skid_reg(11),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(12),
      Q => sig_data_skid_reg(12),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(13),
      Q => sig_data_skid_reg(13),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(14),
      Q => sig_data_skid_reg(14),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(15),
      Q => sig_data_skid_reg(15),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(16),
      Q => sig_data_skid_reg(16),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(17),
      Q => sig_data_skid_reg(17),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(18),
      Q => sig_data_skid_reg(18),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(19),
      Q => sig_data_skid_reg(19),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(1),
      Q => sig_data_skid_reg(1),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(20),
      Q => sig_data_skid_reg(20),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(21),
      Q => sig_data_skid_reg(21),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(22),
      Q => sig_data_skid_reg(22),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(23),
      Q => sig_data_skid_reg(23),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(24),
      Q => sig_data_skid_reg(24),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(25),
      Q => sig_data_skid_reg(25),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(26),
      Q => sig_data_skid_reg(26),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(27),
      Q => sig_data_skid_reg(27),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(28),
      Q => sig_data_skid_reg(28),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(29),
      Q => sig_data_skid_reg(29),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(2),
      Q => sig_data_skid_reg(2),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(30),
      Q => sig_data_skid_reg(30),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(31),
      Q => sig_data_skid_reg(31),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(3),
      Q => sig_data_skid_reg(3),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(4),
      Q => sig_data_skid_reg(4),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(5),
      Q => sig_data_skid_reg(5),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(6),
      Q => sig_data_skid_reg(6),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(7),
      Q => sig_data_skid_reg(7),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(8),
      Q => sig_data_skid_reg(8),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I11(9),
      Q => sig_data_skid_reg(9),
      R => \<const0>\
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
    port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_data_reg_out_en,
      I2 => sig_last_skid_reg,
      I3 => sig_s_ready_dup4,
      I4 => sig_slast_with_stop,
      I5 => sig_strb_reg_out0,
      O => \n_0_sig_last_reg_out_i_1__2\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_last_reg_out_i_1__2\,
      Q => \^sig_strm_tlast\,
      R => \<const0>\
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111101011101"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_strb_reg_out0,
      I2 => sig_data_reg_out_en,
      I3 => sig_m_valid_dup,
      I4 => sig_s_ready_dup,
      I5 => skid2dre_wvalid,
      O => \n_0_sig_m_valid_dup_i_1__2\
    );
\sig_m_valid_dup_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_strb_reg_out0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__2\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^sig_mssa_index\(0),
      I1 => sig_data_reg_out_en,
      I2 => sig_mssa_index_out(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^o1\,
      O => \n_0_sig_mssa_index_reg_out[0]_i_1\
    );
\sig_mssa_index_reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"848484B4B4B484B4"
    )
    port map (
      I0 => sig_strb_skid_mux_out(2),
      I1 => sig_strb_skid_mux_out(1),
      I2 => sig_strb_skid_mux_out(3),
      I3 => sig_strb_skid_reg(0),
      I4 => sig_s_ready_dup3,
      I5 => Q(0),
      O => sig_mssa_index_out(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^sig_mssa_index\(1),
      I1 => sig_data_reg_out_en,
      I2 => sig_mssa_index_out(1),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^o1\,
      O => \n_0_sig_mssa_index_reg_out[1]_i_1\
    );
\sig_mssa_index_reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0151ABFB0000"
    )
    port map (
      I0 => sig_strb_skid_mux_out(1),
      I1 => sig_strb_skid_reg(0),
      I2 => sig_s_ready_dup3,
      I3 => Q(0),
      I4 => sig_strb_skid_mux_out(2),
      I5 => sig_strb_skid_mux_out(3),
      O => sig_mssa_index_out(1)
    );
\sig_mssa_index_reg_out[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(1),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_mssa_index_reg_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(2),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_mssa_index_reg_out[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(3),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mssa_index_reg_out[0]_i_1\,
      Q => \^sig_mssa_index\(0),
      R => \<const0>\
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mssa_index_reg_out[1]_i_1\,
      Q => \^sig_mssa_index\(1),
      R => \<const0>\
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^o1\,
      R => \<const0>\
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFAABFAAFFFF"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_m_valid_dup,
      I2 => skid2dre_wvalid,
      I3 => sig_s_ready_dup,
      I4 => \out\(0),
      I5 => I7,
      O => \n_0_sig_s_ready_dup_i_1__2\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__2\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => Q(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => Q(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => Q(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => Q(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_pcc is
  port (
    sig_reset_reg : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 38 downto 0 );
    S5_out : out STD_LOGIC;
    S2_out : out STD_LOGIC;
    S : out STD_LOGIC;
    O1 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    addr_i_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_wr_fifo_1 : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_pcc;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_pcc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_7\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[16]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[17]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[18]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[20]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[21]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_11 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\ : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_cmd2dre_valid_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_2 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_2 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_drr_reg : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair41";
  attribute counter : integer;
  attribute counter of \sig_addr_cntr_im0_msh_reg[0]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[10]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[11]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[12]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[13]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[14]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[15]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[1]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[2]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[3]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[4]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[5]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[6]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[7]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[8]\ : label is 21;
  attribute counter of \sig_addr_cntr_im0_msh_reg[9]\ : label is 21;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_1\ : label is "soft_lutpair40";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of sig_brst_cnt_eq_zero_ireg1_i_1 : label is true;
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_6__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_cmd2dre_valid_i_2__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of sig_first_xfer_im0_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_sm_halt_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sig_sm_ld_calc2_reg_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sig_sm_ld_calc3_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[1]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[2]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair46";
begin
  Din(38 downto 0) <= \^din\(38 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_reset_reg <= \^sig_reset_reg\;
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => I2,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      I4 => sig_rd_empty,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => I3,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      I4 => sig_rd_empty,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_calc_error_pushed,
      I3 => sig_rd_empty,
      O => S
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => I5(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => I5(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => I5(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => I5(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => I5(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => I5(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => I5(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I2 => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      O => \^din\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \^din\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \^din\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \^din\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \^din\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^din\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^din\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^din\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^din\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^din\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^din\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^din\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^din\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^din\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^din\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^din\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^din\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^din\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^din\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^din\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^din\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^din\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_input_drr_reg,
      O => O2(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^din\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^din\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^din\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^din\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^din\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^din\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^din\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^din\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^din\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^din\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^din\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^din\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^din\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^din\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^din\(37),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^din\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^din\(38),
      I1 => sig_last_xfer_valid_im1,
      O => I5(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => I5(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_mstr2sf_eof,
      I1 => sig_last_xfer_valid_im1,
      O => I5(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => I5(11)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mm2s_dbg_data[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      O => mm2s_dbg_data(0)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0\,
      I2 => \^sig_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_aligned_ireg1_i_1,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => \<const0>\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in,
      I3 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(38),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(47),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(46),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(45),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_6\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555555545555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_rd_empty,
      I2 => \^din\(38),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => Dout(44),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(59),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(58),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_3\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(57),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_4\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(56),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(51),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(50),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_3\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(49),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_4\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(48),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(55),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(54),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_3\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(53),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_4\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(52),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[0]_i_4\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[0]_i_5\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[0]_i_6\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[12]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[12]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[4]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[4]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[8]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[8]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      I2 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(28),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(38),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(39),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(40),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(41),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(42),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(38),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(43),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(29),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(30),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(31),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(32),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(33),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(34),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(35),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(36),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(37),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AAA2AAABFFFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088A"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808800000000"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101000"
    )
    port map (
      I0 => \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\,
      I1 => n_0_sig_brst_cnt_eq_one_ireg1_i_3,
      I2 => n_0_sig_brst_cnt_eq_one_ireg1_i_4,
      I3 => \^sig_reset_reg\,
      I4 => sig_sm_ld_calc1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\
    );
\sig_brst_cnt_eq_one_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[21]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\
    );
sig_brst_cnt_eq_one_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[14]\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_3
    );
sig_brst_cnt_eq_one_ireg1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_4
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => \<const0>\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_push_input_reg12_out,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[0]_i_1\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(10),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(10),
      O => \n_0_sig_btt_cntr_im0[10]_i_1\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(11),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_1\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(12),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(12),
      O => \n_0_sig_btt_cntr_im0[12]_i_1\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(13),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(13),
      O => \n_0_sig_btt_cntr_im0[13]_i_1\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(14),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(14),
      O => \n_0_sig_btt_cntr_im0[14]_i_1\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(15),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_1\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[15]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_3\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[14]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_4\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[13]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_5\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(16),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(16),
      O => \n_0_sig_btt_cntr_im0[16]_i_1\
    );
\sig_btt_cntr_im0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(17),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(17),
      O => \n_0_sig_btt_cntr_im0[17]_i_1\
    );
\sig_btt_cntr_im0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(18),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(18),
      O => \n_0_sig_btt_cntr_im0[18]_i_1\
    );
\sig_btt_cntr_im0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(19),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(19),
      O => \n_0_sig_btt_cntr_im0[19]_i_1\
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_3\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[18]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_4\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[17]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_5\
    );
\sig_btt_cntr_im0[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(1),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(1),
      O => \n_0_sig_btt_cntr_im0[1]_i_1\
    );
\sig_btt_cntr_im0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(20),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(20),
      O => \n_0_sig_btt_cntr_im0[20]_i_1\
    );
\sig_btt_cntr_im0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(21),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(21),
      O => \n_0_sig_btt_cntr_im0[21]_i_1\
    );
\sig_btt_cntr_im0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(38),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_btt_cntr_im0[22]_i_1\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(22),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(22),
      O => \n_0_sig_btt_cntr_im0[22]_i_2\
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_4\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_5\
    );
\sig_btt_cntr_im0[22]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(2),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(2),
      O => \n_0_sig_btt_cntr_im0[2]_i_1\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(3),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_1\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(4),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(4),
      O => \n_0_sig_btt_cntr_im0[4]_i_1\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(5),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(5),
      O => \n_0_sig_btt_cntr_im0[5]_i_1\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(6),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(6),
      O => \n_0_sig_btt_cntr_im0[6]_i_1\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(7),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_1\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(8),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(8),
      O => \n_0_sig_btt_cntr_im0[8]_i_1\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(9),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(38),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(9),
      O => \n_0_sig_btt_cntr_im0[9]_i_1\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[0]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[10]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[11]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[8]\,
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[12]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[13]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[14]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[15]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[15]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[15]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[14]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[13]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[12]\,
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[16]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[16]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[17]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[17]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[18]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[18]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[19]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[19]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[19]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[18]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[17]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[16]\,
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[1]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[20]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[20]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[21]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[21]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[22]_i_2\,
      Q => \n_0_sig_btt_cntr_im0_reg[22]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[21]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[20]\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[2]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[3]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 1) => sig_btt_cntr_im00(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[4]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[5]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[6]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[7]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[8]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[9]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^sig_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_2,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0\,
      I2 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      I3 => n_0_sig_btt_eq_b2mbaa_ireg1_i_3,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F99F9F9F9FF6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_2
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_3
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99FF9F99FF69F9F"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I4 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999699"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(6),
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I3 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
\sig_btt_eq_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000156A856A80001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_i_3,
      I5 => \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_3
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010055555755"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I5 => sig_mbaa_addr_cntr_slice_im0(6),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000EF007363EF"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FE005756FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
\sig_btt_lt_b2mbaa_ireg1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555655AAAAA8AA"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I5 => sig_mbaa_addr_cntr_slice_im0(6),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000459A259A20004"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I3 => sig_mbaa_addr_cntr_slice_im0(4),
      I4 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_10,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(4),
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I5 => sig_mbaa_addr_cntr_slice_im0(6),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      R => \^sig_reset_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^din\(38),
      I4 => \^sig_reset_reg\,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_calc_error_pushed_i_1,
      Q => sig_calc_error_pushed,
      R => \<const0>\
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_rd_empty,
      I2 => \^din\(38),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      O => O1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^din\(38),
      R => \<const0>\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => \<const0>\
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_1,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => \<const0>\
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF880F88"
    )
    port map (
      I0 => \n_0_sig_cmd2dre_valid_i_2__0\,
      I1 => sig_first_xfer_im0,
      I2 => sig_inhibit_rdy_n,
      I3 => \^sig_mstr2sf_cmd_valid\,
      I4 => I6,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
\sig_cmd2dre_valid_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => \n_0_sig_cmd2dre_valid_i_2__0\
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => \<const0>\
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg12_out,
      I2 => n_0_sig_first_xfer_im0_i_2,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD08"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => I4,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_wr_fifo,
      I4 => \^sig_mstr2sf_cmd_valid\,
      I5 => sig_wr_fifo_0,
      O => n_0_sig_first_xfer_im0_i_2
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => \<const0>\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(23),
      Q => \^din\(37),
      R => sig_input_cache_type_reg0
    );
sig_input_drr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(27),
      Q => sig_input_drr_reg,
      R => sig_input_cache_type_reg0
    );
\sig_input_dsa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(24),
      Q => O2(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_dsa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(25),
      Q => O2(1),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(26),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_input_reg_empty,
      I2 => \^sig_reset_reg\,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_reg_empty_i_1,
      Q => sig_input_reg_empty,
      R => \<const0>\
    );
\sig_input_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => \^sig_reset_reg\,
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => \^din\(38),
      I3 => sig_rd_empty,
      O => sig_push_input_reg12_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(60),
      Q => I5(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(61),
      Q => I5(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(62),
      Q => I5(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(63),
      Q => I5(3),
      R => sig_input_cache_type_reg0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => \<const0>\
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => n_0_sig_first_xfer_im0_i_2,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => sig_ld_xfer_reg_tmp,
      R => \<const0>\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^sig_reset_reg\,
      R => \<const0>\
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101000"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => n_0_sig_no_btt_residue_ireg1_i_2,
      I3 => \^sig_reset_reg\,
      I4 => sig_sm_ld_calc1_reg,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => \^sig_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[5]\,
      O => n_0_sig_no_btt_residue_ireg1_i_2
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_no_btt_residue_ireg1_i_1,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => \<const0>\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => \^sig_reset_reg\,
      O => n_0_sig_parent_done_i_1
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_parent_done_i_1,
      Q => sig_parent_done,
      R => \<const0>\
    );
\sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0530003F053FFFF"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[0]_i_2\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_parent_done,
      O => \n_0_sig_pcc_sm_state[0]_i_2\
    );
\sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE3E00000"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_push_input_reg12_out,
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[1]_i_2\,
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3005500"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      O => \n_0_sig_pcc_sm_state[1]_i_2\
    );
\sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^sig_reset_reg\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^sig_reset_reg\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2 downto 0) => sig_mbaa_addr_cntr_slice_im0(6 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      R => \^sig_reset_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_reset_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008803000088"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_parent_done,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_reset_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_parent_done,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FECE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I2 => sig_sm_ld_calc2_reg,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I4 => \^sig_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I5 => \n_0_sig_strbgen_bytes_ireg2[2]_i_3\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\
    );
\sig_strbgen_bytes_ireg2[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33330050"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_3\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => \<const0>\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \<const1>\,
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
    port map (
      I0 => n_0_sig_xfer_len_eq_0_ireg3_i_2,
      I1 => \^din\(34),
      I2 => \^din\(36),
      I3 => \^sig_reset_reg\,
      I4 => sig_sm_ld_calc3_reg,
      I5 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I5 => \^sig_reset_reg\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => \<const0>\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_reset_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => \<const0>\
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FA7FF8"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(0),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7A78F8"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_bytes_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1\,
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_pcc__parameterized0\ is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Din : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S5_out : out STD_LOGIC;
    S2_out : out STD_LOGIC;
    S : out STD_LOGIC;
    O1 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_9_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    O4 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    addr_i_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wr_fifo_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \axi_fb_datamoveraxi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_pcc__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^o2\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \n_0_sig_addr_aligned_ireg1_i_1__0\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_12 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_13 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_14 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_15 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_16 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_calc_error_pushed_i_1__0\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal \n_0_sig_first_xfer_im0_i_2__0\ : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal \n_0_sig_no_btt_residue_ireg1_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_no_btt_residue_ireg1_i_2__0\ : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_parent_done_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s2mm_wr_len[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_4\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_5\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_3 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_27_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_9_out\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_predict_addr_lsh_im2__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[22]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[23]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[25]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[27]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[30]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[5]_INST_0\ : label is "soft_lutpair111";
  attribute counter : integer;
  attribute counter of \sig_addr_cntr_im0_msh_reg[0]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[10]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[11]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[12]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[13]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[14]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[15]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[1]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[2]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[3]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[4]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[5]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[6]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[7]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[8]\ : label is 17;
  attribute counter of \sig_addr_cntr_im0_msh_reg[9]\ : label is 17;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[7]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_6 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_14 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of sig_cmd2dre_valid_i_2 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_no_btt_residue_ireg1_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[0]_i_2__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_s2mm_wr_len[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_s2mm_wr_len[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_s2mm_wr_len[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_s2mm_wr_len[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_s2mm_wr_len[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_sm_halt_reg_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_sm_ld_calc2_reg_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_sm_ld_calc3_reg_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_sm_pop_input_reg_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[1]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[2]_i_3__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[2]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of sig_xfer_len_eq_0_ireg3_i_3 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair101";
begin
  Din(27 downto 0) <= \^din\(27 downto 0);
  O2(18 downto 0) <= \^o2\(18 downto 0);
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_27_out(0) <= \^p_27_out\(0);
  p_9_out <= \^p_9_out\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
\FIFO_Full_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O4
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => I2,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      I4 => sig_rd_empty,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => I3,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      I4 => sig_rd_empty,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
    port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_calc_error_pushed,
      I3 => sig_rd_empty,
      O => S
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \^o2\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \^o2\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \^o2\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^din\(27),
      I1 => sig_last_xfer_valid_im1,
      O => \^din\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => O3(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => O3(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => O3(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => O3(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => O3(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => O3(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => O3(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => \^o2\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => O3(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => O3(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => O3(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => O3(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => O3(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => O3(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => O3(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => O3(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => O3(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => O3(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => O3(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => O3(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => O3(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => O3(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => O3(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => O3(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => O3(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => O3(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => O3(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => O3(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => O3(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => O3(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => O3(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^din\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^p_27_out\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^din\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => \^o2\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => \^o2\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => \^o2\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => \^o2\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \^o2\(13)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\s2mm_dbg_data[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(1)
    );
\s2mm_dbg_data[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FFFF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I4 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(2)
    );
\s2mm_dbg_data[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I5 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(3)
    );
\s2mm_dbg_data[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\(7),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(4)
    );
\s2mm_dbg_data[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o2\(8),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(5)
    );
\s2mm_dbg_data[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\(9),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(6)
    );
\s2mm_dbg_data[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(7)
    );
\s2mm_dbg_data[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_calc_error_pushed,
      O => s2mm_dbg_data(0)
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003000AA"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => sig_mbaa_addr_cntr_slice_im0(7),
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => sig_sm_ld_calc1_reg,
      O => \n_0_sig_addr_aligned_ireg1_i_1__0\
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_aligned_ireg1_i_1__0\,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => \<const0>\
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => \n_0_sig_first_xfer_im0_i_2__0\,
      I2 => p_1_in,
      I3 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\
    );
\sig_addr_cntr_im0_msh[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(27),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\
    );
\sig_addr_cntr_im0_msh[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(44),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\
    );
\sig_addr_cntr_im0_msh[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(43),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\
    );
\sig_addr_cntr_im0_msh[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(42),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\
    );
\sig_addr_cntr_im0_msh[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557555555545555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_rd_empty,
      I2 => \^din\(27),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => Dout(41),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\
    );
\sig_addr_cntr_im0_msh[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(56),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\
    );
\sig_addr_cntr_im0_msh[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(55),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\
    );
\sig_addr_cntr_im0_msh[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(54),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\
    );
\sig_addr_cntr_im0_msh[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(53),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(48),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\
    );
\sig_addr_cntr_im0_msh[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(47),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\
    );
\sig_addr_cntr_im0_msh[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(46),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\
    );
\sig_addr_cntr_im0_msh[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(45),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(52),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\
    );
\sig_addr_cntr_im0_msh[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(51),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\
    );
\sig_addr_cntr_im0_msh[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(50),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\
    );
\sig_addr_cntr_im0_msh[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(49),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(2),
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(3),
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(4),
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^din\(5),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I2 => \^din\(6),
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^din\(7),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^din\(8),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \^din\(9),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      I2 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(25),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(35),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(36),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(37),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(38),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(39),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(27),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(40),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(26),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(27),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(28),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(29),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(30),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(31),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(32),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(33),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(34),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\,
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(25),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(35),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(36),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(37),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(38),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(39),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(40),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(41),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(42),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(43),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(44),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(26),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(45),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(46),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(47),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(48),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(49),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(50),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(51),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(52),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(53),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(54),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(27),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(55),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(56),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(28),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(29),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(30),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(31),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(32),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(33),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(34),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \^din\(2),
      O => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => \^din\(3),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80807F7"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(4),
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AAA2AAABFFFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \^din\(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(5),
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777D888D888D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \^din\(6),
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(7),
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(8),
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202200000000"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      I1 => \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0445"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[6]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      I1 => n_0_sig_brst_cnt_eq_one_ireg1_i_2,
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\,
      I1 => \^sig_mmap_reset_reg\,
      I2 => \^din\(10),
      I3 => \^din\(14),
      I4 => \^din\(21),
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_2
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => \<const0>\
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      I1 => \^din\(10),
      I2 => \^din\(21),
      I3 => \^din\(14),
      I4 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_push_input_reg12_out,
      I2 => \^din\(2),
      I3 => sig_addr_cntr_incr_ireg2(0),
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(10),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(11),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr_im0[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(13),
      O => \n_0_sig_btt_cntr_im0[11]_i_3__0\
    );
\sig_btt_cntr_im0[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(12),
      O => \n_0_sig_btt_cntr_im0[11]_i_4__0\
    );
\sig_btt_cntr_im0[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_5__0\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(10),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(12),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(13),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(14),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(14),
      O => \p_1_in__0\(14)
    );
\sig_btt_cntr_im0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(15),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(15),
      O => \p_1_in__0\(15)
    );
\sig_btt_cntr_im0[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(17),
      O => \n_0_sig_btt_cntr_im0[15]_i_3__0\
    );
\sig_btt_cntr_im0[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(16),
      O => \n_0_sig_btt_cntr_im0[15]_i_4__0\
    );
\sig_btt_cntr_im0[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_5__0\
    );
\sig_btt_cntr_im0[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(14),
      O => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(16),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(16),
      O => \p_1_in__0\(16)
    );
\sig_btt_cntr_im0[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(17),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(17),
      O => \p_1_in__0\(17)
    );
\sig_btt_cntr_im0[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(18),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(18),
      O => \p_1_in__0\(18)
    );
\sig_btt_cntr_im0[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(19),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(19),
      O => \p_1_in__0\(19)
    );
\sig_btt_cntr_im0[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(21),
      O => \n_0_sig_btt_cntr_im0[19]_i_3__0\
    );
\sig_btt_cntr_im0[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(20),
      O => \n_0_sig_btt_cntr_im0[19]_i_4__0\
    );
\sig_btt_cntr_im0[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(19),
      O => \n_0_sig_btt_cntr_im0[19]_i_5__0\
    );
\sig_btt_cntr_im0[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(18),
      O => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(1),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr_im0[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(20),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(20),
      O => \p_1_in__0\(20)
    );
\sig_btt_cntr_im0[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(21),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(21),
      O => \p_1_in__0\(21)
    );
\sig_btt_cntr_im0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^din\(27),
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      O => \n_0_sig_btt_cntr_im0[22]_i_1__0\
    );
\sig_btt_cntr_im0[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(22),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(22),
      O => \p_1_in__0\(22)
    );
\sig_btt_cntr_im0[22]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(24),
      O => \n_0_sig_btt_cntr_im0[22]_i_4__0\
    );
\sig_btt_cntr_im0[22]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(23),
      O => \n_0_sig_btt_cntr_im0[22]_i_5__0\
    );
\sig_btt_cntr_im0[22]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^din\(22),
      O => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(2),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(3),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr_im0[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(5),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3__0\
    );
\sig_btt_cntr_im0[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(4),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4__0\
    );
\sig_btt_cntr_im0[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(3),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5__0\
    );
\sig_btt_cntr_im0[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(2),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(4),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(5),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(6),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(7),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr_im0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(9),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3__0\
    );
\sig_btt_cntr_im0[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(8),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4__0\
    );
\sig_btt_cntr_im0[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(7),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5__0\
    );
\sig_btt_cntr_im0[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^din\(6),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(8),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => Dout(9),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => \^din\(27),
      I4 => sig_rd_empty,
      I5 => sig_btt_cntr_im00(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(0),
      Q => \^din\(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(10),
      Q => \^din\(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(11),
      Q => \^din\(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(13 downto 10),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(12),
      Q => \^din\(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(13),
      Q => \^din\(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(14),
      Q => \^din\(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(15),
      Q => \^din\(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(17 downto 14),
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(16),
      Q => \^din\(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(17),
      Q => \^din\(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(18),
      Q => \^din\(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(19),
      Q => \^din\(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(21 downto 18),
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(1),
      Q => \^din\(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(20),
      Q => \^din\(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(21),
      Q => \^din\(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(22),
      Q => \^din\(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => \^din\(23 downto 22),
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(2),
      Q => \^din\(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(3),
      Q => \^din\(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CYINIT => \<const1>\,
      DI(3 downto 0) => \^din\(5 downto 2),
      O(3 downto 1) => sig_btt_cntr_im00(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(4),
      Q => \^din\(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(5),
      Q => \^din\(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(6),
      Q => \^din\(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(7),
      Q => \^din\(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^din\(9 downto 6),
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(8),
      Q => \^din\(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(9),
      Q => \^din\(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => sig_btt_eq_b2mbaa_im01,
      I1 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\,
      I2 => \^din\(14),
      I3 => \^din\(21),
      I4 => \^din\(10),
      I5 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0092"
    )
    port map (
      I0 => \^din\(9),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I2 => sig_mbaa_addr_cntr_slice_im0(7),
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_15,
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111011100001"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      I1 => n_0_sig_btt_eq_b2mbaa_ireg1_i_7,
      I2 => n_0_sig_btt_lt_b2mbaa_ireg1_i_14,
      I3 => sig_mbaa_addr_cntr_slice_im0(4),
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => \^din\(7),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006600060000009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^din\(4),
      I2 => \^din\(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \^din\(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \^din\(5),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \^din\(6),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_7
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_btt_eq_b2mbaa_im01,
      CO(1) => n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\,
      S(1) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\,
      S(0) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660066006606009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^din\(7),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \^din\(6),
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\,
      I5 => n_0_sig_btt_lt_b2mbaa_ireg1_i_16,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414142828282841"
    )
    port map (
      I0 => \^din\(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \^din\(5),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\
    );
sig_btt_lt_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^din\(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \^din\(2),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_12
    );
sig_btt_lt_b2mbaa_ireg1_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^din\(20),
      I1 => \^din\(19),
      I2 => \^din\(11),
      I3 => \^din\(12),
      I4 => \^din\(15),
      I5 => \^din\(16),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_13
    );
sig_btt_lt_b2mbaa_ireg1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_14
    );
sig_btt_lt_b2mbaa_ireg1_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE00010001FFFE"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\,
      I1 => n_0_sig_btt_lt_b2mbaa_ireg1_i_16,
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => sig_mbaa_addr_cntr_slice_im0(4),
      I4 => \^din\(8),
      I5 => sig_mbaa_addr_cntr_slice_im0(6),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_15
    );
sig_btt_lt_b2mbaa_ireg1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_16
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\,
      I2 => \^din\(14),
      I3 => \^din\(21),
      I4 => \^din\(10),
      I5 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      O => sig_btt_lt_b2mbaa_im0
    );
\sig_btt_lt_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^din\(17),
      I1 => \^din\(13),
      I2 => \^din\(22),
      I3 => \^din\(18),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^din\(23),
      I1 => \^din\(24),
      I2 => n_0_sig_btt_lt_b2mbaa_ireg1_i_13,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BBF2B2B"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I1 => sig_mbaa_addr_cntr_slice_im0(7),
      I2 => \^din\(9),
      I3 => \^din\(8),
      I4 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03171730"
    )
    port map (
      I0 => \^din\(6),
      I1 => \^din\(7),
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => sig_mbaa_addr_cntr_slice_im0(4),
      I4 => n_0_sig_btt_lt_b2mbaa_ireg1_i_14,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317031703171730"
    )
    port map (
      I0 => \^din\(4),
      I1 => \^din\(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \^din\(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \^din\(2),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
\sig_btt_lt_b2mbaa_ireg1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0092"
    )
    port map (
      I0 => \^din\(9),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I2 => sig_mbaa_addr_cntr_slice_im0(7),
      I3 => n_0_sig_btt_lt_b2mbaa_ireg1_i_15,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CO(1) => \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CO(0) => \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\,
      DI(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\,
      DI(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\,
      S(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\,
      S(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_12
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\,
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I1 => sig_mbaa_addr_cntr_slice_im0(7),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\,
      I1 => sig_mbaa_addr_cntr_slice_im0(7),
      O => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_2\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_2\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[8]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^din\(27),
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_calc_error_pushed_i_1__0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_calc_error_pushed_i_1__0\,
      Q => sig_calc_error_pushed,
      R => \<const0>\
    );
\sig_calc_error_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_rd_empty,
      I2 => \^din\(27),
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      O => O1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^din\(27),
      R => \<const0>\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^p_22_out\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_0,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^p_22_out\,
      R => \<const0>\
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^p_11_out\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_1,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^p_11_out\,
      R => \<const0>\
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F808F8F8"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => \^p_9_out\,
      I3 => I5,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => \^p_9_out\,
      R => \<const0>\
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \^din\(2),
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A6A9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => \^din\(3),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg12_out,
      I2 => \n_0_sig_first_xfer_im0_i_2__0\,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
\sig_first_xfer_im0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F322F222F3"
    )
    port map (
      I0 => \^p_9_out\,
      I1 => sig_wr_fifo,
      I2 => \^p_22_out\,
      I3 => sig_wr_fifo_0,
      I4 => \^p_11_out\,
      I5 => I4,
      O => \n_0_sig_first_xfer_im0_i_2__0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => \<const0>\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(23),
      Q => \^p_27_out\(0),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(24),
      Q => \^din\(25),
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_input_reg_empty,
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_reg_empty_i_1,
      Q => sig_input_reg_empty,
      R => \<const0>\
    );
\sig_input_tag_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => \^sig_mmap_reset_reg\,
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => \^din\(27),
      I3 => sig_rd_empty,
      O => sig_push_input_reg12_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(57),
      Q => \^o2\(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(58),
      Q => \^o2\(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(59),
      Q => \^o2\(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg12_out,
      D => Dout(60),
      Q => \^o2\(3),
      R => sig_input_cache_type_reg0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => \<const0>\
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
    port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => sig_ld_xfer_reg_tmp,
      R => \<const0>\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => \^sig_mmap_reset_reg\,
      R => \<const0>\
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
    port map (
      I0 => \^din\(2),
      I1 => \^din\(3),
      I2 => \^din\(4),
      I3 => \n_0_sig_no_btt_residue_ireg1_i_2__0\,
      I4 => sig_no_btt_residue_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => \n_0_sig_no_btt_residue_ireg1_i_1__0\
    );
\sig_no_btt_residue_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^din\(6),
      I1 => \^din\(7),
      I2 => \^din\(5),
      I3 => \^sig_mmap_reset_reg\,
      I4 => \^din\(9),
      I5 => \^din\(8),
      O => \n_0_sig_no_btt_residue_ireg1_i_2__0\
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc1_reg,
      O => sig_no_btt_residue_ireg1
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_no_btt_residue_ireg1_i_1__0\,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => \<const0>\
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_parent_done_i_1__0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_parent_done_i_1__0\,
      Q => sig_parent_done,
      R => \<const0>\
    );
\sig_pcc_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A30003F0A3FFFF"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[0]_i_2__0\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_parent_done,
      O => \n_0_sig_pcc_sm_state[0]_i_2__0\
    );
\sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD3D00000"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_push_input_reg12_out,
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[1]_i_2__0\,
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3005500"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      O => \n_0_sig_pcc_sm_state[1]_i_2__0\
    );
\sig_pcc_sm_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(7 downto 4),
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_predict_addr_lsh_im2__0\(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_s2mm_wr_len[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \^o2\(4)
    );
\sig_s2mm_wr_len[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \^o2\(5)
    );
\sig_s2mm_wr_len[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \^o2\(6)
    );
\sig_s2mm_wr_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \^o2\(7)
    );
\sig_s2mm_wr_len[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      I1 => \n_0_sig_s2mm_wr_len[5]_i_2\,
      O => \^o2\(8)
    );
\sig_s2mm_wr_len[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      I2 => \n_0_sig_s2mm_wr_len[5]_i_2\,
      O => \^o2\(9)
    );
\sig_s2mm_wr_len[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      O => \n_0_sig_s2mm_wr_len[5]_i_2\
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008803000088"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(2),
      I5 => sig_parent_done,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc3_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_parent_done,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \^din\(2),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \^din\(3),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CEFE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I2 => sig_sm_ld_calc2_reg,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\,
      I2 => \n_0_sig_strbgen_bytes_ireg2[2]_i_4\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      I5 => \n_0_sig_strbgen_bytes_ireg2[2]_i_5\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\
    );
\sig_strbgen_bytes_ireg2[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
    port map (
      I0 => \^din\(4),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_3__0\
    );
\sig_strbgen_bytes_ireg2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003005350F3F0F3F"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      I1 => \^din\(7),
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \^din\(6),
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I5 => sig_first_xfer_im0,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_4\
    );
\sig_strbgen_bytes_ireg2[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33330050"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]\,
      I1 => \^din\(9),
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[8]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_5\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => \<const0>\
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \<const1>\,
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_len_eq_0_ireg3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04040400"
    )
    port map (
      I0 => \^o2\(8),
      I1 => \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\,
      I2 => \^o2\(9),
      I3 => \^sig_mmap_reset_reg\,
      I4 => sig_sm_ld_calc3_reg,
      I5 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\
    );
\sig_xfer_len_eq_0_ireg3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I3 => n_0_sig_xfer_len_eq_0_ireg3_i_3,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I5 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\
    );
sig_xfer_len_eq_0_ireg3_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_3
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => \<const0>\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => \<const0>\
    );
\sig_xfer_strt_strb_ireg3[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FA7FF8"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(0),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7A78F8"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => sig_strbgen_bytes_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[1]_i_1__0\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[2]_i_1__0\,
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_strt_strb_ireg3[3]_i_1__0\,
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_rd_status_cntl;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \^sig_rd_sts_decerr_reg0\ : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mm2s_dbg_data[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[15]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[16]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[17]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[18]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[19]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[21]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_1 : label is "soft_lutpair3";
begin
  sig_rd_sts_decerr_reg0 <= \^sig_rd_sts_decerr_reg0\;
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status(7 downto 0) <= \^sig_rsc2stat_status\(7 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\mm2s_dbg_data[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(0),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(1)
    );
\mm2s_dbg_data[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_rsc2stat_status\(1),
      O => mm2s_dbg_data(2)
    );
\mm2s_dbg_data[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_rsc2stat_status\(2),
      O => mm2s_dbg_data(3)
    );
\mm2s_dbg_data[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_rsc2stat_status\(3),
      O => mm2s_dbg_data(4)
    );
\mm2s_dbg_data[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(4),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(5)
    );
\mm2s_dbg_data[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(5),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(6)
    );
\mm2s_dbg_data[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(6),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(7)
    );
\mm2s_dbg_data[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(7),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(8)
    );
\mm2s_dbg_data[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(9)
    );
\mm2s_dbg_data[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(0)
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(5),
      I1 => sig_data2rsc_decerr,
      O => \^sig_rd_sts_decerr_reg0\
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => \^sig_rd_sts_decerr_reg0\,
      Q => \^sig_rsc2stat_status\(5),
      R => I1
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rsc2stat_status\(4),
      R => I1
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^sig_rsc2stat_status\(7),
      S => I1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => I2,
      Q => \^sig_rsc2data_ready\,
      S => I1
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => I1
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(6),
      R => I1
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => Q(0),
      Q => \^sig_rsc2stat_status\(0),
      R => I1
    );
\sig_rd_sts_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => Q(1),
      Q => \^sig_rsc2stat_status\(1),
      R => I1
    );
\sig_rd_sts_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => Q(2),
      Q => \^sig_rsc2stat_status\(2),
      R => I1
    );
\sig_rd_sts_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => Q(3),
      Q => \^sig_rsc2stat_status\(3),
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aresetn : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg : in STD_LOGIC;
    sig_halt_reg_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    sig_mvalid_stop : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_reset;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_halt_cmplt_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_h_halt_reg_i_1__0\ : STD_LOGIC;
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_rst2all_stop_request : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s2mm_dbg_data[0]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[1]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[2]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[3]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_halt_reg_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_halt_reg_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_mvalid_stop_reg_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_s_h_halt_reg_i_1__0\ : label is "soft_lutpair89";
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\s2mm_dbg_data[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(0)
    );
\s2mm_dbg_data[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => s2mm_dbg_data(1)
    );
\s2mm_dbg_data[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => s2mm_dbg_data(2)
    );
\s2mm_dbg_data[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => s2mm_dbg_data(3)
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => m_axi_s2mm_aresetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => \<const0>\
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => \^s2mm_halt_cmplt\,
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      O => \n_0_sig_halt_cmplt_i_1__0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_halt_cmplt_i_1__0\,
      Q => \^s2mm_halt_cmplt\,
      R => \<const0>\
    );
\sig_halt_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_halt_reg,
      I2 => sig_rst2all_stop_request,
      O => O1
    );
\sig_halt_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_halt_reg_0,
      I2 => sig_rst2all_stop_request,
      O => O2
    );
\sig_mvalid_stop_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_mvalid_stop,
      O => O3
    );
\sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_rst2all_stop_request,
      I2 => s2mm_halt,
      O => \n_0_sig_s_h_halt_reg_i_1__0\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_h_halt_reg_i_1__0\,
      Q => sig_rst2all_stop_request,
      R => \<const0>\
    );
sig_wr_xfer_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_reset_9 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    m_axi_mm2s_aresetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoveraxi_datamover_reset_9 : entity is "axi_datamover_reset";
end axi_fb_datamoveraxi_datamover_reset_9;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_reset_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal n_0_sig_s_h_halt_reg_i_1 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mm2s_dbg_data[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sig_s_h_halt_reg_i_1 : label is "soft_lutpair0";
begin
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mm2s_dbg_data[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(0)
    );
\mm2s_dbg_data[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => mm2s_dbg_data(1)
    );
\mm2s_dbg_data[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => mm2s_dbg_data(2)
    );
\mm2s_dbg_data[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => mm2s_dbg_data(3)
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => m_axi_mm2s_aresetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => \<const0>\
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => \^mm2s_halt_cmplt\,
      I2 => I1,
      O => n_0_sig_halt_cmplt_i_1
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^mm2s_halt_cmplt\,
      R => \<const0>\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_s_h_halt_reg,
      O => O1
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => SR(0)
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_s_h_halt_reg,
      I2 => mm2s_halt,
      O => n_0_sig_s_h_halt_reg_i_1
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_h_halt_reg_i_1,
      Q => sig_s_h_halt_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_s2mm_dre is
  port (
    sig_flush_db1 : out STD_LOGIC;
    sig_flush_db2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 14 downto 0 );
    O2 : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    sig_dre2ibtt_tdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    addr_i_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_eop_sent_reg0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_8_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_flush_db1031_out : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_s2mm_dre;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_s2mm_dre is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dibdi\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\ : STD_LOGIC;
  signal \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : STD_LOGIC;
  signal \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\ : STD_LOGIC;
  signal n_0_sig_dre_halted_i_1 : STD_LOGIC;
  signal \n_0_sig_dre_tvalid_i_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dre_tvalid_i_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_dre_tvalid_i_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_flush_db1_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_flush_db2_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_tlast_out_i_1__0\ : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in38_in : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal sig_advance_pipe_data57_out : STD_LOGIC;
  signal sig_cntl_accept : STD_LOGIC;
  signal \sig_delay_mux_bus[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_dre_halted : STD_LOGIC;
  signal \sig_final_mux_bus[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal \^sig_flush_db2\ : STD_LOGIC;
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of sig_eop_sent_reg_i_1 : label is "soft_lutpair154";
begin
  DIBDI(14 downto 0) <= \^dibdi\(14 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_3_out <= \^p_3_out\;
  sig_flush_db1 <= \^sig_flush_db1\;
  sig_flush_db2 <= \^sig_flush_db2\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => p_0_in,
      O => \^p_3_out\
    );
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(3),
      I2 => addr_i_p1(2),
      I3 => sig_eop_sent_reg0,
      I4 => addr_i_p1(0),
      I5 => addr_i_p1(4),
      O => O5
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(0),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(0),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(1),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(1),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(2),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(2),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(3),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(3),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(4),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(4),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(5),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(5),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(6),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(6),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(7),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(7),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => p_0_in30_in,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      O => p_0_in38_in
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => p_0_in38_in,
      I1 => sig_advance_pipe_data57_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I5 => p_0_in30_in,
      O => p_39_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(9),
      O => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00EF00EF"
    )
    port map (
      I0 => \^sig_flush_db2\,
      I1 => \^sig_flush_db1\,
      I2 => I1,
      I3 => sig_dre_halted,
      I4 => p_0_in,
      I5 => \^o1\,
      O => sig_advance_pipe_data57_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(0),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(1),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(2),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(3),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(4),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(5),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(6),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(7),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => p_0_in38_in,
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(8),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \GEN_MUXFARM_32.I_MUX4_1_DLY_B4/Y\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(9),
      R => \n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(0),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      O => \sig_delay_mux_bus[1]_3\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(1),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      O => \sig_delay_mux_bus[1]_3\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(2),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      O => \sig_delay_mux_bus[1]_3\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(3),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      O => \sig_delay_mux_bus[1]_3\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(4),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      O => \sig_delay_mux_bus[1]_3\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(5),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      O => \sig_delay_mux_bus[1]_3\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(6),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      O => \sig_delay_mux_bus[1]_3\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(7),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      O => \sig_delay_mux_bus[1]_3\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in30_in,
      O => p_0_in34_in
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I1 => sig_shift_case_reg(0),
      I2 => p_0_in30_in,
      I3 => sig_advance_pipe_data57_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => p_0_in30_in,
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      O => p_35_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      I1 => sig_shift_case_reg(0),
      I2 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => \sig_delay_mux_bus[1]_3\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(0),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(1),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(2),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(3),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(4),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(5),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(6),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(7),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => p_0_in34_in,
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(8),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_3\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(9),
      R => \n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => p_0_in30_in,
      I1 => sig_advance_pipe_data57_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in30_in,
      I1 => sig_advance_pipe_data57_out,
      O => p_31_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(0),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(1),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(2),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(3),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(4),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(5),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(6),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(7),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => p_0_in30_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(8),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(9),
      R => \n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF88080000"
    )
    port map (
      I0 => \out\(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db1\,
      I3 => \^o2\,
      I4 => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30FF31FF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^sig_flush_db1\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \out\(0),
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF333333FF7F"
    )
    port map (
      I0 => \out\(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db2\,
      I3 => \^sig_flush_db1\,
      I4 => \^o2\,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(0),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(1),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(2),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(3),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(4),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(5),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(6),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I6(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(7),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\,
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0\,
      D => I7,
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(9),
      R => \n_0_GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30FF31FF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^sig_flush_db1\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \out\(1),
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FF333333FF7F"
    )
    port map (
      I0 => \out\(1),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db2\,
      I3 => \^sig_flush_db1\,
      I4 => \^o2\,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF88080000"
    )
    port map (
      I0 => \out\(1),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db1\,
      I3 => \^o2\,
      I4 => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\,
      I1 => \out\(3),
      I2 => sig_flush_db1031_out,
      I3 => \out\(2),
      I4 => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(9),
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080808"
    )
    port map (
      I0 => \out\(1),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db1\,
      I3 => \^o1\,
      I4 => p_0_in,
      I5 => sig_dre_halted,
      O => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(0),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(1),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(10),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(2),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(11),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(3),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(12),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(4),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(13),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(5),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(14),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(6),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_2__0\,
      D => I6(15),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(7),
      R => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\,
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\,
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(9),
      R => \<const0>\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0DFFFF"
    )
    port map (
      I0 => \out\(2),
      I1 => \^sig_flush_db1\,
      I2 => \^o2\,
      I3 => I1,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F555F575F575F57"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => I1,
      I2 => \^o2\,
      I3 => \^sig_flush_db1\,
      I4 => \^sig_flush_db2\,
      I5 => \out\(2),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF88080000"
    )
    port map (
      I0 => \out\(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db1\,
      I3 => \^o2\,
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0\,
      I1 => \out\(2),
      I2 => sig_flush_db1031_out,
      I3 => \out\(3),
      I4 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
    port map (
      I0 => sig_dre_halted,
      I1 => p_0_in,
      I2 => \^o1\,
      I3 => \^sig_flush_db1\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(16),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(0),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(17),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(1),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(18),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(2),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(19),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(3),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(20),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(4),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(21),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(5),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(22),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(6),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_2__0\,
      D => I6(23),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(7),
      R => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\,
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      R => \<const0>\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\,
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      R => \<const0>\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3031FFFF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^sig_flush_db1\,
      I3 => \out\(3),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FF555555FF7F"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \out\(3),
      I2 => \^sig_flush_db2\,
      I3 => \^sig_flush_db1\,
      I4 => \^o2\,
      I5 => I1,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808FFFF88080000"
    )
    port map (
      I0 => \out\(3),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db1\,
      I3 => \^o2\,
      I4 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      I5 => p_0_in30_in,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
    port map (
      I0 => \n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0\,
      I1 => \out\(3),
      I2 => I1,
      I3 => \out\(5),
      I4 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(24),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(25),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(26),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(27),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(28),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(29),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(30),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_2__0\,
      D => I6(31),
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      R => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\,
      Q => p_0_in30_in,
      R => \<const0>\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\,
      Q => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      R => \<const0>\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
    port map (
      I0 => p_8_out(0),
      I1 => Dout(0),
      I2 => sig_cntl_accept,
      I3 => sig_shift_case_reg(0),
      O => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
    port map (
      I0 => p_8_out(0),
      I1 => Dout(0),
      I2 => Dout(1),
      I3 => p_8_out(1),
      I4 => sig_cntl_accept,
      I5 => sig_shift_case_reg(1),
      O => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => \^sig_flush_db2\,
      I2 => \^o1\,
      I3 => p_0_in,
      I4 => sig_dre_halted,
      O => sig_cntl_accept
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\,
      Q => sig_shift_case_reg(0),
      R => sig_stream_rst
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\,
      Q => sig_shift_case_reg(1),
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_flush_db2\,
      I1 => \^sig_flush_db1\,
      O => O4
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(0),
      O => \sig_final_mux_bus[0]_0\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(1),
      O => \sig_final_mux_bus[0]_0\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(2),
      O => \sig_final_mux_bus[0]_0\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(3),
      O => \sig_final_mux_bus[0]_0\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(4),
      O => \sig_final_mux_bus[0]_0\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(5),
      O => \sig_final_mux_bus[0]_0\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(6),
      O => \sig_final_mux_bus[0]_0\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FD0000FFFFFFFF"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(8),
      I4 => \^p_3_out\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      O => p_27_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(7),
      O => \sig_final_mux_bus[0]_0\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(0),
      Q => sig_dre2ibtt_tdata(0),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(1),
      Q => sig_dre2ibtt_tdata(1),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(2),
      Q => sig_dre2ibtt_tdata(2),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(3),
      Q => sig_dre2ibtt_tdata(3),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(4),
      Q => sig_dre2ibtt_tdata(4),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(5),
      Q => sig_dre2ibtt_tdata(5),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(6),
      Q => sig_dre2ibtt_tdata(6),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_0\(7),
      Q => sig_dre2ibtt_tdata(7),
      R => \n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(0),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(0),
      O => \sig_final_mux_bus[1]_1\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(1),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(1),
      O => \sig_final_mux_bus[1]_1\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(2),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(2),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(2),
      O => \sig_final_mux_bus[1]_1\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(3),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(3),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(3),
      O => \sig_final_mux_bus[1]_1\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(4),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(4),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(4),
      O => \sig_final_mux_bus[1]_1\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(5),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(5),
      O => \sig_final_mux_bus[1]_1\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(6),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(6),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(6),
      O => \sig_final_mux_bus[1]_1\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4\,
      I1 => \^o1\,
      I2 => p_0_in,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAAA88A0000088"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(8),
      O => p_23_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(7),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(7),
      O => \sig_final_mux_bus[1]_1\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      O => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(0),
      Q => sig_dre2ibtt_tdata(8),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(1),
      Q => sig_dre2ibtt_tdata(9),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(2),
      Q => sig_dre2ibtt_tdata(10),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(3),
      Q => sig_dre2ibtt_tdata(11),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(4),
      Q => sig_dre2ibtt_tdata(12),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(5),
      Q => sig_dre2ibtt_tdata(13),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(6),
      Q => sig_dre2ibtt_tdata(14),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_1\(7),
      Q => sig_dre2ibtt_tdata(15),
      R => \n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(0),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(0),
      O => \sig_final_mux_bus[2]_2\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(1),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(1),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(1),
      O => \sig_final_mux_bus[2]_2\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(2),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(2),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(2),
      O => \sig_final_mux_bus[2]_2\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(3),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(3),
      O => \sig_final_mux_bus[2]_2\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(4),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(4),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(4),
      O => \sig_final_mux_bus[2]_2\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(5),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(5),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(5),
      O => \sig_final_mux_bus[2]_2\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(6),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(6),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(6),
      O => \sig_final_mux_bus[2]_2\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4\,
      I1 => \^o1\,
      I2 => p_0_in,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4\,
      O => p_19_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(7),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(7),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(7),
      O => \sig_final_mux_bus[2]_2\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(8),
      O => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(0),
      Q => sig_dre2ibtt_tdata(16),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(1),
      Q => \^dibdi\(0),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(2),
      Q => \^dibdi\(1),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(3),
      Q => \^dibdi\(2),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(4),
      Q => \^dibdi\(3),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(5),
      Q => \^dibdi\(4),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(6),
      Q => \^dibdi\(5),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_2\(7),
      Q => \^dibdi\(6),
      R => \n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(0),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(1),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(1),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(2),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(2),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(3),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(3),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(4),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(4),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(5),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(5),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(6),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(6),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\,
      I1 => \^o1\,
      I2 => p_0_in,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_advance_pipe_data57_out,
      I1 => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\,
      O => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(7),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(7),
      I4 => sig_shift_case_reg(0),
      I5 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\,
      O => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(8),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(8),
      I4 => sig_shift_case_reg(0),
      I5 => p_0_in30_in,
      O => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(0),
      Q => \^dibdi\(7),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(1),
      Q => sig_dre2ibtt_tdata(17),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(2),
      Q => \^dibdi\(8),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(3),
      Q => \^dibdi\(9),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(4),
      Q => \^dibdi\(10),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(5),
      Q => \^dibdi\(11),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(6),
      Q => \^dibdi\(12),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\,
      D => \GEN_MUXFARM_32.I_MUX4_1_PASS_B3/Y\(7),
      Q => \^dibdi\(13),
      R => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => I2,
      I1 => I1,
      I2 => \^sig_flush_db1\,
      I3 => \^sig_flush_db2\,
      I4 => \^o2\,
      O => O6
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => I3,
      I1 => I1,
      I2 => \^sig_flush_db1\,
      I3 => \^sig_flush_db2\,
      I4 => \^o2\,
      O => O7
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => I4,
      I1 => I1,
      I2 => \^sig_flush_db1\,
      I3 => \^sig_flush_db2\,
      I4 => \^o2\,
      O => O8
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => I5,
      I1 => I1,
      I2 => \^sig_flush_db1\,
      I3 => \^sig_flush_db2\,
      I4 => \^o2\,
      O => O9
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_dre_halted,
      I1 => p_0_in,
      I2 => \^o1\,
      O => \^o2\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => I1,
      I1 => sig_dre_halted,
      I2 => p_0_in,
      I3 => \^o1\,
      I4 => \^sig_flush_db1\,
      I5 => \^sig_flush_db2\,
      O => O11
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_btt_cntr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^sig_flush_db1\,
      I3 => \^sig_flush_db2\,
      I4 => \out\(4),
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O10
    );
\sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400404040"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => p_9_out_0,
      I2 => \^sig_flush_db2\,
      I3 => \^o1\,
      I4 => p_0_in,
      I5 => sig_dre_halted,
      O => O3
    );
sig_dre_halted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7377777773737373"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_dre_halted,
      I3 => p_0_in,
      I4 => \^o1\,
      I5 => \^sig_flush_db2\,
      O => n_0_sig_dre_halted_i_1
    );
sig_dre_halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_dre_halted_i_1,
      Q => sig_dre_halted,
      R => \<const0>\
    );
\sig_dre_tvalid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0F0000000"
    )
    port map (
      I0 => \n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\,
      I1 => sig_final_mux_has_tlast,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => p_0_in,
      I4 => \^o1\,
      I5 => sig_advance_pipe_data57_out,
      O => \n_0_sig_dre_tvalid_i_i_1__0\
    );
\sig_dre_tvalid_i_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_sig_dre_tvalid_i_i_3__0\,
      I1 => \n_0_sig_dre_tvalid_i_i_4__0\,
      O => sig_final_mux_has_tlast
    );
\sig_dre_tvalid_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEAAF0AA"
    )
    port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_6\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_9\(9),
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_5\(9),
      O => \n_0_sig_dre_tvalid_i_i_3__0\
    );
\sig_dre_tvalid_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEFCEEFCEEFCEE0"
    )
    port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_8\(9),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_7\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \n_0_GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_4\(9),
      O => \n_0_sig_dre_tvalid_i_i_4__0\
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_dre_tvalid_i_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \out\(4),
      I1 => \^sig_flush_db2\,
      I2 => \^sig_flush_db1\,
      I3 => \^o2\,
      I4 => I1,
      O => sig_eop_sent
    );
\sig_flush_db1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC000000CE00"
    )
    port map (
      I0 => \out\(5),
      I1 => \^sig_flush_db1\,
      I2 => I1,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^sig_flush_db2\,
      I5 => \^o2\,
      O => \n_0_sig_flush_db1_i_1__0\
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_flush_db1_i_1__0\,
      Q => \^sig_flush_db1\,
      R => \<const0>\
    );
\sig_flush_db2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0080808"
    )
    port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_flush_db2\,
      I3 => \^o1\,
      I4 => p_0_in,
      I5 => sig_dre_halted,
      O => \n_0_sig_flush_db2_i_1__0\
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_flush_db2_i_1__0\,
      Q => \^sig_flush_db2\,
      R => \<const0>\
    );
\sig_tlast_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0A000A0A0"
    )
    port map (
      I0 => \^dibdi\(14),
      I1 => sig_final_mux_has_tlast,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => p_0_in,
      I4 => \^o1\,
      I5 => sig_advance_pipe_data57_out,
      O => \n_0_sig_tlast_out_i_1__0\
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_tlast_out_i_1__0\,
      Q => \^dibdi\(14),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_skid2mm_buf is
  port (
    p_0_in3_in : out STD_LOGIC;
    sig_skid2data_wready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_skid2mm_buf;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_skid2mm_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__1\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_dup,
      O => p_0_in3_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => sig_skid2data_wready
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => m_axi_s2mm_wvalid
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => \<const0>\
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => \<const0>\
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => \<const0>\
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => \<const0>\
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => \<const0>\
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => \<const0>\
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => \<const0>\
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => \<const0>\
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => \<const0>\
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => \<const0>\
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => \<const0>\
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => \<const0>\
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => \<const0>\
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => \<const0>\
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => \<const0>\
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => \<const0>\
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => \<const0>\
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => \<const0>\
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => \<const0>\
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => \<const0>\
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => \<const0>\
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => \<const0>\
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => \<const0>\
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => \<const0>\
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => \<const0>\
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => \<const0>\
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => \<const0>\
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => \<const0>\
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => \<const0>\
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => \<const0>\
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => \<const0>\
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => \<const0>\
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_data2skid_wlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
    port map (
      I0 => I1,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_s2mm_wready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_1__0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__0\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => sig_reset_reg,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
    port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_reset_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => I1,
      O => \n_0_sig_s_ready_dup_i_1__1\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__1\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => I3(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => I2(3),
      Q => Q(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_skid_buf is
  port (
    p_0_in2_in : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    skid2dre_wvalid : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    dre2skid_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_data2skid_halt : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_skid_buf;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_skid_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_1__1\ : STD_LOGIC;
  signal \n_0_sig_m_valid_dup_i_2__1\ : STD_LOGIC;
  signal \n_0_sig_mvalid_stop_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_s_ready_dup_i_2__0\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_slast_with_stop_0 : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_dup,
      O => p_0_in2_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => s_axis_s2mm_tready
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => skid2dre_wvalid
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => s_axis_s2mm_tdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => Q(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => Q(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => Q(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => Q(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => Q(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => Q(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => Q(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => Q(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => Q(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => Q(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => Q(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => Q(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => Q(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => Q(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => Q(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => Q(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => Q(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => Q(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => Q(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => Q(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => Q(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => Q(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => Q(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => Q(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => sig_slast_with_stop,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => s_axis_s2mm_tlast,
      O => sig_slast_with_stop_0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop_0,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A2AAAA00AAAA"
    )
    port map (
      I0 => \n_0_sig_m_valid_dup_i_2__1\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => dre2skid_wready,
      O => \n_0_sig_m_valid_dup_i_1__1\
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BAFA"
    )
    port map (
      I0 => s_axis_s2mm_tvalid,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => dre2skid_wready,
      I4 => sig_data_reg_out0,
      I5 => sig_reset_reg,
      O => \n_0_sig_m_valid_dup_i_2__1\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_m_valid_dup_i_1__1\,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
\sig_mvalid_stop_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88888AA8888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_mvalid_stop,
      I2 => sig_data2skid_halt,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => dre2skid_wready,
      O => \n_0_sig_mvalid_stop_reg_i_1__0\
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mvalid_stop_reg_i_1__0\,
      Q => sig_mvalid_stop,
      R => \<const0>\
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => sig_reset_reg,
      R => \<const0>\
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
    port map (
      I0 => \n_0_sig_s_ready_dup_i_2__0\,
      I1 => \^sig_stop_request\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => \n_0_sig_s_ready_dup_i_1__0\
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
    port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => dre2skid_wready,
      I4 => sig_reset_reg,
      O => \n_0_sig_s_ready_dup_i_2__0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s_ready_dup_i_1__0\,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_stop_request\,
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^sig_sstrb_stop_mask\(0),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^sig_sstrb_stop_mask\(1),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^sig_sstrb_stop_mask\(2),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^sig_sstrb_stop_mask\(3),
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => O1(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => O1(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => O1(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => O1(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(1),
      I1 => s_axis_s2mm_tkeep(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(2),
      I1 => s_axis_s2mm_tkeep(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_sstrb_stop_mask\(3),
      I1 => s_axis_s2mm_tkeep(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_skid_buf_11 is
  port (
    sig_skid2dre_wready : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_stop_request : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wlast : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_data2skid_halt : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoveraxi_datamover_skid_buf_11 : entity is "axi_datamover_skid_buf";
end axi_fb_datamoveraxi_datamover_skid_buf_11;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_skid_buf_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_m_valid_dup_i_2 : STD_LOGIC;
  signal n_0_sig_mvalid_stop_reg_i_1 : STD_LOGIC;
  signal n_0_sig_s_ready_dup_i_1 : STD_LOGIC;
  signal n_0_sig_s_ready_dup_i_2 : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_stop_request\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
  sig_sstrb_stop_mask(3 downto 0) <= \^sig_sstrb_stop_mask\(3 downto 0);
  sig_stop_request <= \^sig_stop_request\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => sig_skid2dre_wready
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => m_axis_mm2s_tvalid
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O3(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O4(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(2),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(3),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(4),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(5),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(6),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(7),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(0),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(1),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(2),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(3),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(4),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(5),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(6),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O3(7),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(0),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(1),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(2),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(3),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(4),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(5),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(6),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O4(7),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => Q(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(0),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => O5(1),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => sig_dre2skid_wlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_stop_request\,
      I1 => sig_dre2skid_wlast,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A2AAAA00AAAA"
    )
    port map (
      I0 => n_0_sig_m_valid_dup_i_2,
      I1 => sig_halt_reg_dly2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => m_axis_mm2s_tready,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BAFA"
    )
    port map (
      I0 => sig_dre2skid_wvalid,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => m_axis_mm2s_tready,
      I4 => sig_data_reg_out0,
      I5 => sig_reset_reg,
      O => n_0_sig_m_valid_dup_i_2
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88888AA8888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_mvalid_stop,
      I2 => sig_data2skid_halt,
      I3 => sig_m_valid_dup,
      I4 => \^sig_stop_request\,
      I5 => m_axis_mm2s_tready,
      O => n_0_sig_mvalid_stop_reg_i_1
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_mvalid_stop_reg_i_1,
      Q => sig_mvalid_stop,
      R => \<const0>\
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
    port map (
      I0 => n_0_sig_s_ready_dup_i_2,
      I1 => \^sig_stop_request\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => n_0_sig_s_ready_dup_i_1
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
    port map (
      I0 => sig_dre2skid_wvalid,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axis_mm2s_tready,
      I4 => sig_reset_reg,
      O => n_0_sig_s_ready_dup_i_2
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_stop_request\,
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^sig_sstrb_stop_mask\(0),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^sig_sstrb_stop_mask\(1),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^sig_sstrb_stop_mask\(2),
      R => \<const0>\
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^sig_sstrb_stop_mask\(3),
      R => \<const0>\
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => Q(8),
      I1 => \^sig_sstrb_stop_mask\(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => O5(8),
      I1 => \^sig_sstrb_stop_mask\(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => O3(8),
      I1 => \^sig_sstrb_stop_mask\(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => O4(8),
      I1 => \^sig_sstrb_stop_mask\(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverblk_mem_gen_prim_wrapper is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamoverblk_mem_gen_prim_wrapper;

architecture STRUCTURE of axi_fb_datamoverblk_mem_gen_prim_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lsig_cmd_loaded : STD_LOGIC;
  signal \n_0_INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_2\ : STD_LOGIC;
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  DOBDO(6 downto 0) <= \^dobdo\(6 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14) => \<const0>\,
      ADDRARDADDR(13 downto 6) => Q(7 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13 downto 6) => I3(7 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => m_axi_mm2s_rdata(19 downto 15),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => m_axi_mm2s_rdata(14 downto 10),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 8) => m_axi_mm2s_rdata(9 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => m_axi_mm2s_rdata(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => DIBDI(6 downto 3),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 18) => DIBDI(2 downto 0),
      DIBDI(17 downto 16) => m_axi_mm2s_rdata(31 downto 30),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => m_axi_mm2s_rdata(29 downto 25),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => m_axi_mm2s_rdata(24 downto 20),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => p_2_out(19 downto 15),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => p_2_out(14 downto 10),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => p_2_out(9 downto 5),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => p_2_out(4 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^dobdo\(6 downto 3),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 18) => \^dobdo\(2 downto 0),
      DOBDO(17 downto 16) => p_2_out(31 downto 30),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => p_2_out(29 downto 25),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => p_2_out(24 downto 20),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => E(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => I2,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => SR(0),
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
    port map (
      I0 => \^dobdo\(4),
      I1 => I6,
      I2 => I5,
      I3 => hold_ff_q,
      I4 => \^dobdo\(3),
      I5 => \^dobdo\(2),
      O => O10
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF1011FFFF"
    )
    port map (
      I0 => \^dobdo\(1),
      I1 => I7,
      I2 => sig_skid2dre_wready,
      I3 => sig_dre2skid_wvalid,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_flush_db1,
      O => O9
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C8CCC000080CC"
    )
    port map (
      I0 => \^dobdo\(5),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_input_accept59_out,
      I3 => I6,
      I4 => sig_rd_empty,
      I5 => p_8_out,
      O => O6
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D100D1D1D100D100"
    )
    port map (
      I0 => Dout(0),
      I1 => \n_0_INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_2\,
      I2 => p_7_out,
      I3 => lsig_cmd_loaded,
      I4 => sig_input_accept59_out,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O4
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFFAAAAAAAA"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^dobdo\(5),
      I2 => I4,
      I3 => hold_ff_q,
      I4 => I5,
      I5 => I6,
      O => \n_0_INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_2\
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555D0000"
    )
    port map (
      I0 => I6,
      I1 => \^dobdo\(5),
      I2 => I4,
      I3 => I7,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_rd_empty,
      O => lsig_cmd_loaded
    );
\OMIT_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F000F0"
    )
    port map (
      I0 => sig_input_accept59_out,
      I1 => \^dobdo\(5),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_rd_empty,
      I4 => I6,
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
    port map (
      I0 => sig_input_accept59_out,
      I1 => \^dobdo\(5),
      I2 => I6,
      I3 => sig_rd_empty,
      O => O8
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \axi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
  signal \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 32 to 32 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => Q(8 downto 0),
      ADDRARDADDR(4) => \<const0>\,
      ADDRARDADDR(3) => \<const0>\,
      ADDRARDADDR(2) => \<const0>\,
      ADDRARDADDR(1) => \<const0>\,
      ADDRARDADDR(0) => \<const0>\,
      ADDRBWRADDR(13 downto 5) => I3(8 downto 0),
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CLKARDCLK => m_axi_s2mm_aclk,
      CLKBWRCLK => m_axi_s2mm_aclk,
      DIADI(15 downto 8) => sig_dre2ibtt_tdata(16 downto 9),
      DIADI(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      DIBDI(15 downto 14) => DIBDI(1 downto 0),
      DIBDI(13 downto 8) => sig_dre2ibtt_tdata(31 downto 26),
      DIBDI(7 downto 0) => sig_dre2ibtt_tdata(24 downto 17),
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => sig_dre2ibtt_tdata(8),
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => sig_dre2ibtt_tdata(25),
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15) => DOBDO(0),
      DOBDO(14) => sig_data_fifo_data_out(32),
      DOBDO(13 downto 8) => D(31 downto 26),
      DOBDO(7 downto 0) => D(24 downto 17),
      DOPADOP(1) => \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      DOPBDOP(0) => D(25),
      ENARDEN => I1,
      ENBWREN => p_3_out,
      REGCEAREGCE => I2,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => sig_stream_rst,
      RSTREGB => sig_stream_rst,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(3) => p_3_out,
      WEBWE(2) => p_3_out,
      WEBWE(1) => p_3_out,
      WEBWE(0) => p_3_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamovercntr_incr_decr_addn_f;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^addr_i_p1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  addr_i_p1(2 downto 0) <= \^addr_i_p1\(2 downto 0);
  sig_rd_empty <= \^sig_rd_empty\;
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(0),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => \^addr_i_p1\(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(1),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(2),
      Q => \^sig_rd_empty\,
      S => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\s2mm_dbg_data[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_0;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_0 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => addr_i_p1(2),
      O => O3
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^o2\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^o1\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => m_axis_s2mm_sts_tready,
      I1 => sig_rd_empty,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
m_axis_s2mm_sts_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_rd_empty,
      O => m_axis_s2mm_sts_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_12 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_12 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_12;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_12 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__11\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__11\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O4
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => sig_input_accept59_out,
      I1 => I3,
      I2 => \^o1\,
      O => E(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I2,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => I1,
      S(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__11\,
      S(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__11\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9999"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I3,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__11\
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA9999"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I3,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__11\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_18 is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_18 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_18;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_18 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^addr_i_p1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  addr_i_p1(2 downto 0) <= \^addr_i_p1\(2 downto 0);
  sig_rd_empty <= \^sig_rd_empty\;
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(0),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => \^addr_i_p1\(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(1),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(2),
      Q => \^sig_rd_empty\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\mm2s_dbg_data[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_22 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_22 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_22;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_22 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
FIFO_Full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => addr_i_p1(2),
      O => O3
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => m_axis_mm2s_sts_tready,
      I2 => \^o2\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => m_axis_mm2s_sts_tready,
      I2 => \^o1\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => m_axis_mm2s_sts_tready,
      I1 => sig_rd_empty,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
m_axis_mm2s_sts_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_rd_empty,
      O => m_axis_mm2s_sts_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_24 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_24 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_24;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_24 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9AAAAAAA"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_sf_allow_addr_req,
      I3 => mm2s_allow_addr_req,
      I4 => I2,
      I5 => \^o1\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9AAAAAAA"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_sf_allow_addr_req,
      I3 => mm2s_allow_addr_req,
      I4 => I2,
      I5 => \^o1\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
    port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => mm2s_allow_addr_req,
      I3 => I2,
      I4 => \^o1\,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => mm2s_allow_addr_req,
      I3 => sig_sf_allow_addr_req,
      I4 => sig_data2addr_stop_req,
      O => E(0)
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => mm2s_allow_addr_req,
      I3 => I2,
      I4 => \^o1\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_25 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    sig_push_dqual_reg19_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dqual_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I11 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    I13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_25 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_25;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_25 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^s0\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_7 : STD_LOGIC;
  signal \^sig_push_dqual_reg19_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_6 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_7 : label is "soft_lutpair8";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  S0 <= \^s0\;
  sig_push_dqual_reg19_out <= \^sig_push_dqual_reg19_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      I2 => m_axi_mm2s_rvalid,
      I3 => I13,
      O => \^o5\
    );
\FIFO_Full_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O6
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o2\,
      I1 => \^s0\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^s0\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^s0\,
      O => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_5,
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => sig_dqual_reg_empty,
      I4 => n_0_sig_next_cmd_cmplt_reg_i_7,
      I5 => I3,
      O => \^s0\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => Q(0),
      I1 => \^o3\,
      I2 => I2,
      I3 => Dout(0),
      O => D(0)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
    port map (
      I0 => \^s0\,
      I1 => I4,
      I2 => Q(2),
      I3 => Q(1),
      I4 => I5,
      O => E(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
    port map (
      I0 => I11,
      I1 => \^sig_push_dqual_reg19_out\,
      I2 => I8,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I9,
      I5 => \^s0\,
      O => O7
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088FFFF"
    )
    port map (
      I0 => m_axi_mm2s_rlast,
      I1 => I5,
      I2 => \^o3\,
      I3 => I2,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O8(0)
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => n_0_sig_next_cmd_cmplt_reg_i_5,
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => sig_dqual_reg_empty,
      I4 => n_0_sig_next_cmd_cmplt_reg_i_7,
      I5 => I3,
      O => \^sig_push_dqual_reg19_out\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I6,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_rd_empty,
      I4 => sig_next_calc_error_reg,
      I5 => I7,
      O => \^o3\
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
    port map (
      I0 => I10,
      I1 => sig_next_sequential_reg,
      I2 => sig_data_fifo_wr_cnt(0),
      I3 => I12,
      O => n_0_sig_next_cmd_cmplt_reg_i_5
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => \^o4\
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      I4 => sig_rd_empty,
      O => n_0_sig_next_cmd_cmplt_reg_i_7
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_4 is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_4 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_4;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_4 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O3
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o2\,
      I1 => S0,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => S0,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF80"
    )
    port map (
      I0 => sig_ok_to_post_wr_addr,
      I1 => sig_addr_reg_empty,
      I2 => s2mm_allow_addr_req,
      I3 => \^sig_rd_empty\,
      I4 => sig_halt_reg,
      I5 => sig_data2all_tlast_error,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_5 is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_5 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_5;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_5 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair161";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O8
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o3\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => \^o3\,
      O => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o5\,
      I2 => \^o6\,
      I3 => sig_dqual_reg_empty,
      I4 => I3,
      I5 => \^o7\,
      O => \^o3\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => sig_skid2data_wready,
      I1 => I11,
      I2 => sig_dqual_reg_full,
      I3 => sig_next_sequential_reg,
      I4 => I9,
      O => \^o4\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101111"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr2data_addr_posted,
      I4 => sig_addr_posted_cntr(0),
      O => \^o5\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000101"
    )
    port map (
      I0 => I4,
      I1 => hold_ff_q,
      I2 => I5,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => I6,
      O => \^o6\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \^o7\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovercntr_incr_decr_addn_f_6 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamovercntr_incr_decr_addn_f_6 : entity is "cntr_incr_decr_addn_f";
end axi_fb_datamovercntr_incr_decr_addn_f_6;

architecture STRUCTURE of axi_fb_datamovercntr_incr_decr_addn_f_6 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => addr_i_p1(2),
      O => O4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => I1,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_sm_ld_dre_cmd,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_sm_ld_dre_cmd,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_sm_ld_dre_cmd,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000808"
    )
    port map (
      I0 => I2,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^o1\,
      I4 => Dout(0),
      O => sig_sm_ld_dre_cmd_ns
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Clken : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(2),
      I3 => addr_i_p1(0),
      I4 => addr_i_p1(3),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o4\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => Clken,
      DI(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^o2\,
      DI(1) => \^o3\,
      DI(0) => \^o4\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S,
      S(2) => S2_out,
      S(1) => S5_out,
      S(0) => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => I3,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o3\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => I3,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I3,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_7\ is
  port (
    O1 : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 2 );
    O2 : out STD_LOGIC;
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_7\ : entity is "cntr_incr_decr_addn_f";
end \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_7\;

architecture STRUCTURE of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_7\ is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^o1\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
begin
  Addr(0 to 2) <= \^addr\(0 to 2);
  O1 <= \^o1\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(0),
      I4 => addr_i_p1(3),
      O => O2
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^addr\(2),
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^addr\(0),
      DI(1) => \^addr\(1),
      DI(0) => \^addr\(2),
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S,
      S(2) => S2_out,
      S(1) => S5_out,
      S(0) => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^addr\(2),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => \^o1\,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^addr\(1),
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^addr\(1),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => \^o1\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^addr\(0),
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
    port map (
      I0 => \^addr\(0),
      I1 => sig_rd_empty_0,
      I2 => sig_coelsc_reg_empty,
      I3 => \^o1\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_8\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S : out STD_LOGIC;
    O5 : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_8\ : entity is "cntr_incr_decr_addn_f";
end \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_8\;

architecture STRUCTURE of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_8\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(0),
      I4 => addr_i_p1(3),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o4\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^o2\,
      DI(1) => \^o3\,
      DI(0) => \^o4\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S_0,
      S(2) => S2_out,
      S(1) => S5_out,
      S(0) => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9A9AAA9A"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => sig_rd_empty_0,
      I4 => Dout(0),
      I5 => Dout(1),
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o3\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9A9AAA9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => sig_rd_empty_0,
      I4 => Dout(0),
      I5 => Dout(1),
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o2\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9A9AAA9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => sig_rd_empty_0,
      I4 => Dout(0),
      I5 => Dout(1),
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => sig_stream_rst
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercntr_incr_decr_addn_f__parameterized1\ is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sel : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \axi_fb_datamovercntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \axi_fb_datamovercntr_incr_decr_addn_f__parameterized1\ is
  signal LO : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^addr_i_p1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  addr_i_p1(4 downto 0) <= \^addr_i_p1\(4 downto 0);
  sig_rd_empty <= \^sig_rd_empty\;
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(0),
      Q => \^o5\,
      S => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => LO,
      CO(2) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I\,
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sel,
      DI(3) => \^o2\,
      DI(2) => \^o3\,
      DI(1) => \^o4\,
      DI(0) => \^o5\,
      O(3 downto 0) => \^addr_i_p1\(3 downto 0),
      S(3) => I1,
      S(2) => I2,
      S(1) => I3,
      S(0) => I4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(1),
      Q => \^o4\,
      S => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(2),
      Q => \^o3\,
      S => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(3),
      Q => \^o2\,
      S => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => VCC_1,
      D => \^addr_i_p1\(4),
      Q => \^sig_rd_empty\,
      S => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => LO,
      CO(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_1,
      DI(3 downto 0) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => \^addr_i_p1\(4),
      S(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1\
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => I7,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[4].XORCY_I_i_1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercompare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercompare__parameterized0\ : entity is "compare";
end \axi_fb_datamovercompare__parameterized0\;

architecture STRUCTURE of \axi_fb_datamovercompare__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercompare__parameterized0_1\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercompare__parameterized0_1\ : entity is "compare";
end \axi_fb_datamovercompare__parameterized0_1\;

architecture STRUCTURE of \axi_fb_datamovercompare__parameterized0_1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercompare__parameterized0_2\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercompare__parameterized0_2\ : entity is "compare";
end \axi_fb_datamovercompare__parameterized0_2\;

architecture STRUCTURE of \axi_fb_datamovercompare__parameterized0_2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovercompare__parameterized0_3\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovercompare__parameterized0_3\ : entity is "compare";
end \axi_fb_datamovercompare__parameterized0_3\;

architecture STRUCTURE of \axi_fb_datamovercompare__parameterized0_3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverdynshreg_f is
  port (
    O4 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 60 downto 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
end axi_fb_datamoverdynshreg_f;

architecture STRUCTURE of axi_fb_datamoverdynshreg_f is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \n_0_sig_calc_error_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_5__0\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(60 downto 0) <= \^dout\(60 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => s_axis_s2mm_cmd_tvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(60),
      Q => \^dout\(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(50),
      Q => \^dout\(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(49),
      Q => \^dout\(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(48),
      Q => \^dout\(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(47),
      Q => \^dout\(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(46),
      Q => \^dout\(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(45),
      Q => \^dout\(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(44),
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(43),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(42),
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(41),
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(59),
      Q => \^dout\(59)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(40),
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(39),
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(38),
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(37),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(58),
      Q => \^dout\(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(57),
      Q => \^dout\(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(56),
      Q => \^dout\(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(55),
      Q => \^dout\(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(54),
      Q => \^dout\(54)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(53),
      Q => \^dout\(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(52),
      Q => \^dout\(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => s_axis_s2mm_cmd_tdata(51),
      Q => \^dout\(51)
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => \n_0_sig_calc_error_reg_i_2__0\,
      I1 => \n_0_sig_calc_error_reg_i_3__0\,
      I2 => \n_0_sig_calc_error_reg_i_4__0\,
      I3 => \n_0_sig_calc_error_reg_i_5__0\,
      I4 => I2,
      I5 => Din(0),
      O => O4
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(20),
      I1 => \^dout\(13),
      I2 => \^dout\(14),
      I3 => \^dout\(4),
      I4 => \^dout\(2),
      I5 => \^dout\(0),
      O => \n_0_sig_calc_error_reg_i_2__0\
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(19),
      I1 => \^dout\(10),
      I2 => \^dout\(22),
      I3 => \^dout\(21),
      I4 => \^dout\(8),
      I5 => \^dout\(12),
      O => \n_0_sig_calc_error_reg_i_3__0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(1),
      I1 => \^dout\(15),
      I2 => \^dout\(18),
      I3 => sig_mmap_reset_reg,
      I4 => \^dout\(11),
      I5 => \^dout\(6),
      O => \n_0_sig_calc_error_reg_i_4__0\
    );
\sig_calc_error_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(7),
      I1 => \^dout\(5),
      I2 => \^dout\(17),
      I3 => \^dout\(3),
      I4 => \^dout\(9),
      I5 => \^dout\(16),
      O => \n_0_sig_calc_error_reg_i_5__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverdynshreg_f_19 is
  port (
    O5 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoverdynshreg_f_19 : entity is "dynshreg_f";
end axi_fb_datamoverdynshreg_f_19;

architecture STRUCTURE of axi_fb_datamoverdynshreg_f_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal n_0_sig_calc_error_reg_i_2 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_5 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(63 downto 0) <= \^dout\(63 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => s_axis_mm2s_cmd_tvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(63),
      Q => \^dout\(63)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(53),
      Q => \^dout\(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(52),
      Q => \^dout\(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(51),
      Q => \^dout\(51)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(50),
      Q => \^dout\(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(49),
      Q => \^dout\(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(48),
      Q => \^dout\(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(47),
      Q => \^dout\(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(46),
      Q => \^dout\(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(45),
      Q => \^dout\(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(44),
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(62),
      Q => \^dout\(62)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(43),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(42),
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(41),
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(40),
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(39),
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(38),
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(37),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(61),
      Q => \^dout\(61)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(60),
      Q => \^dout\(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(59),
      Q => \^dout\(59)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(58),
      Q => \^dout\(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(57),
      Q => \^dout\(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(56),
      Q => \^dout\(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(55),
      Q => \^dout\(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => s_axis_mm2s_cmd_tdata(54),
      Q => \^dout\(54)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => n_0_sig_calc_error_reg_i_2,
      I1 => n_0_sig_calc_error_reg_i_3,
      I2 => n_0_sig_calc_error_reg_i_4,
      I3 => n_0_sig_calc_error_reg_i_5,
      I4 => I2,
      I5 => Din(0),
      O => O5
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(20),
      I1 => \^dout\(13),
      I2 => \^dout\(15),
      I3 => \^dout\(17),
      I4 => \^dout\(6),
      I5 => \^dout\(18),
      O => n_0_sig_calc_error_reg_i_2
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(19),
      I1 => \^dout\(16),
      I2 => \^dout\(22),
      I3 => \^dout\(21),
      I4 => \^dout\(2),
      I5 => \^dout\(12),
      O => n_0_sig_calc_error_reg_i_3
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(0),
      I1 => \^dout\(10),
      I2 => \^dout\(8),
      I3 => sig_reset_reg,
      I4 => \^dout\(1),
      I5 => \^dout\(7),
      O => n_0_sig_calc_error_reg_i_4
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^dout\(14),
      I1 => \^dout\(11),
      I2 => \^dout\(5),
      I3 => \^dout\(9),
      I4 => \^dout\(3),
      I5 => \^dout\(4),
      O => n_0_sig_calc_error_reg_i_5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized0\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(0),
      Q => m_axis_s2mm_sts_tdata(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(1),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(2),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(3),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(4),
      Q => m_axis_s2mm_sts_tdata(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(5),
      Q => m_axis_s2mm_sts_tdata(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(6),
      Q => m_axis_s2mm_sts_tdata(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => I3(7),
      Q => m_axis_s2mm_sts_tdata(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized0_23\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized0_23\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized0_23\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized0_23\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(0),
      Q => m_axis_mm2s_sts_tdata(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => I1,
      I2 => I2,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(1),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(2),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(3),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(4),
      Q => m_axis_mm2s_sts_tdata(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(5),
      Q => m_axis_mm2s_sts_tdata(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(6),
      Q => m_axis_mm2s_sts_tdata(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I4,
      A1 => I5,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => I3(7),
      Q => m_axis_mm2s_sts_tdata(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized1\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \^o1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(45 downto 0) <= \^dout\(45 downto 0);
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => I1,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(37),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const1>\,
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(38),
      Q => \^dout\(45)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(45),
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized10\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized10\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized10\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_6__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal p_1_in : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair162";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => p_11_out,
      I1 => sig_inhibit_rdy_n,
      I2 => I4,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(20),
      Q => Dout(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(12),
      Q => Dout(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(11),
      Q => Dout(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(10),
      Q => Dout(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => p_0_out(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => p_0_out(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(9),
      Q => p_0_out(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(8),
      Q => p_0_out(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(7),
      Q => p_0_out(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => p_0_out(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => p_0_out(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(19),
      Q => Dout(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => p_0_out(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => Dout(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => Dout(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => Dout(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => Dout(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(18),
      Q => Dout(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(17),
      Q => Dout(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(16),
      Q => Dout(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(15),
      Q => Dout(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(14),
      Q => Dout(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(13),
      Q => Dout(7)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => p_0_out(6),
      I1 => I1,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(7),
      I1 => I1,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I1,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
    port map (
      I0 => p_0_out(9),
      I1 => I1,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(10),
      I1 => I1,
      I2 => Q(4),
      I3 => I3,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => p_0_out(11),
      I1 => I1,
      I2 => Q(5),
      I3 => I3,
      I4 => Q(4),
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => p_0_out(12),
      I1 => I1,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(4),
      I5 => I3,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => p_0_out(13),
      I1 => I1,
      I2 => Q(7),
      I3 => Q(5),
      I4 => Q(6),
      I5 => I2,
      O => D(7)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E200E200"
    )
    port map (
      I0 => I10,
      I1 => sig_push_dqual_reg,
      I2 => p_1_in,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I1,
      I5 => I8,
      O => O9
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => I7,
      I1 => p_1_in,
      I2 => I1,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I8,
      I5 => I9,
      O => O8
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_out(8),
      I1 => p_0_out(7),
      I2 => \n_0_sig_last_dbeat_i_6__0\,
      O => p_1_in
    );
\sig_last_dbeat_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_out(10),
      I1 => p_0_out(9),
      I2 => p_0_out(6),
      I3 => p_0_out(13),
      I4 => p_0_out(11),
      I5 => p_0_out(12),
      O => \n_0_sig_last_dbeat_i_6__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 16 downto 0 );
    O1 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized2\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_6 : STD_LOGIC;
  signal sig_fifo_next_len : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(16 downto 0) <= \^dout\(16 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n_0,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(15),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(14),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(13),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(12),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(11),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(10),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(9),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => sig_fifo_next_len(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => sig_fifo_next_len(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => \<const0>\,
      Q => sig_fifo_next_len(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(8),
      Q => sig_fifo_next_len(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(7),
      Q => sig_fifo_next_len(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(6),
      Q => sig_fifo_next_len(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(5),
      Q => sig_fifo_next_len(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(20),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(19),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(18),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(17),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => I14(16),
      Q => \^dout\(12)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => sig_fifo_next_len(1),
      I1 => S0,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(2),
      I1 => S0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(3),
      I1 => S0,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
    port map (
      I0 => sig_fifo_next_len(4),
      I1 => S0,
      I2 => Q(3),
      I3 => I5,
      I4 => Q(4),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => sig_fifo_next_len(5),
      I1 => S0,
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => I5,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => sig_fifo_next_len(6),
      I1 => S0,
      I2 => Q(6),
      I3 => I3,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => sig_fifo_next_len(7),
      I1 => S0,
      I2 => Q(7),
      I3 => Q(6),
      I4 => I3,
      O => D(6)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => S0,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I9,
      I5 => I10,
      O => O6
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_fifo_next_len(5),
      I1 => sig_fifo_next_len(4),
      I2 => n_0_sig_last_dbeat_i_6,
      O => \^o2\
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_fifo_next_len(2),
      I1 => \^dout\(4),
      I2 => sig_fifo_next_len(3),
      I3 => sig_fifo_next_len(6),
      I4 => sig_fifo_next_len(1),
      I5 => sig_fifo_next_len(7),
      O => n_0_sig_last_dbeat_i_6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    O3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized3\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal sig_curr_dest_align_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_curr_src_align_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
    port map (
      I0 => sig_curr_dest_align_reg(0),
      I1 => I2,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I1,
      O => D(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
    port map (
      I0 => sig_curr_dest_align_reg(1),
      I1 => I2,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I1,
      O => D(1)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
    port map (
      I0 => sig_curr_src_align_reg(0),
      I1 => I2,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I1,
      O => O4(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
    port map (
      I0 => sig_curr_src_align_reg(1),
      I1 => I2,
      I2 => sig_input_accept59_out,
      I3 => DOBDO(0),
      I4 => I1,
      O => O4(1)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_mstr2sf_cmd_valid,
      I2 => O3,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(4),
      Q => Dout(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(3),
      Q => sig_curr_dest_align_reg(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(2),
      Q => sig_curr_dest_align_reg(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(1),
      Q => sig_curr_src_align_reg(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_mm2s_aclk,
      D => Din(0),
      Q => sig_curr_src_align_reg(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized4\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized4\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair139";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  O3(0) <= \^o3\(0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => Dout(0),
      I1 => \^o3\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => I2,
      O => O2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => Dout(0),
      I1 => \^o3\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => I3,
      O => O4
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(2),
      A1 => Addr(1),
      A2 => Addr(0),
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => \^o3\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(2),
      A1 => Addr(1),
      A2 => Addr(0),
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized5\ is
  port (
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 0 to 6 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    O1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 6 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized5\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \^o2\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(0 to 6) <= \^dout\(0 to 6);
  O2 <= \^o2\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^dout\(4),
      I1 => \^dout\(5),
      I2 => I1,
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => I1,
      I1 => \^dout\(5),
      I2 => \^dout\(4),
      I3 => I5,
      I4 => I6(0),
      I5 => I7,
      O => O5
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
    port map (
      I0 => \^dout\(4),
      I1 => \^dout\(5),
      I2 => sig_rd_empty_0,
      I3 => sig_coelsc_reg_empty,
      I4 => O1,
      O => \^o2\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(6),
      O => p_0_in
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => I2,
      I1 => I4,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEAE"
    )
    port map (
      I0 => O1,
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^dout\(5),
      I4 => \^dout\(4),
      O => S
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I8,
      A1 => I9,
      A2 => I10,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00F0FA5A54A5A"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => I3,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0C3B4D2"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => I3,
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA855515555"
    )
    port map (
      I0 => I3,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \^o2\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC39CCCCCC6"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => I3,
      O => D(2)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_9_out : in STD_LOGIC;
    O3 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized6\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_cmdcntl_sm_state[1]_i_2\ : STD_LOGIC;
  signal sig_curr_cmd_cmplt_reg : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_cmdcntl_sm_state[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_cmdcntl_sm_state[2]_i_1\ : label is "soft_lutpair159";
begin
  Dout(26 downto 0) <= \^dout\(26 downto 0);
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => p_9_out,
      I1 => O3,
      I2 => sig_inhibit_rdy_n,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(27),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(26),
      Q => sig_curr_cmd_cmplt_reg
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I3,
      A1 => I4,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(20),
      Q => \^dout\(20)
    );
\sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550C55FF55FF55FF"
    )
    port map (
      I0 => Q(1),
      I1 => \^dout\(26),
      I2 => I1,
      I3 => Q(2),
      I4 => Q(0),
      I5 => I2,
      O => D(0)
    );
\sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F404C4"
    )
    port map (
      I0 => sig_curr_cmd_cmplt_reg,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \n_0_sig_cmdcntl_sm_state[1]_i_2\,
      I4 => I2,
      I5 => Q(2),
      O => D(1)
    );
\sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^dout\(26),
      I1 => I1,
      O => \n_0_sig_cmdcntl_sm_state[1]_i_2\
    );
\sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
    port map (
      I0 => \^dout\(26),
      I1 => I1,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(2)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized7\ is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_flush_db1031_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    sig_tlast_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_err_underflow_reg : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_mssa_index : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized7\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\ : STD_LOGIC;
  signal \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_1\ : STD_LOGIC;
  signal \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_7\ : STD_LOGIC;
  signal \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1\ : STD_LOGIC;
  signal \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_7\ : STD_LOGIC;
  signal \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1\ : STD_LOGIC;
  signal \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2\ : STD_LOGIC;
  signal \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_7\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal sig_tstrb_fifo_mssai_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][0]_srl16_i_1\ : label is "soft_lutpair148";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][1]_srl16_i_1\ : label is "soft_lutpair148";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][2]_srl16_i_1\ : label is "soft_lutpair147";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][3]_srl16_i_1\ : label is "soft_lutpair147";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][4]_srl16_i_1\ : label is "soft_lutpair149";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[15][7]_srl16_i_1\ : label is "soft_lutpair149";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
begin
  O6 <= \^o6\;
  \in\(0) <= \^in\(0);
  \out\(6 downto 0) <= \^out\(6 downto 0);
  sel <= \^sel\;
\GEN_INCLUDE_DRE.lsig_tlast_err_reg1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAFAAAEAAAE"
    )
    port map (
      I0 => sig_tlast_error_reg,
      I1 => \^o6\,
      I2 => I7,
      I3 => \^out\(4),
      I4 => \^out\(5),
      I5 => sig_strm_tlast,
      O => p_0_out
    );
\GEN_INCLUDE_DRE.lsig_tlast_err_reg1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28AAAAAAAAAA28AA"
    )
    port map (
      I0 => \^out\(5),
      I1 => sig_tstrb_fifo_mssai_out(0),
      I2 => sig_mssa_index(0),
      I3 => sig_strm_tlast,
      I4 => sig_mssa_index(1),
      I5 => sig_tstrb_fifo_mssai_out(1),
      O => \^o6\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(3),
      I2 => I18,
      I3 => \^out\(6),
      I4 => \^out\(2),
      O => O13
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
    port map (
      I0 => \^out\(6),
      I1 => sig_rd_empty,
      I2 => sig_eop_halt_xfer,
      I3 => sig_err_underflow_reg,
      I4 => sig_strm_tvalid,
      O => sig_flush_db1031_out
    );
\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_err_underflow_reg,
      I2 => \^out\(4),
      I3 => I7,
      I4 => sig_strm_tlast,
      I5 => \^out\(5),
      O => O10
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\,
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_curr_strt_offset(1),
      O => \n_0_INFERRED_GEN.data_reg[15][0]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\,
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => Q(1),
      I2 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I3 => sig_curr_strt_offset(1),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I1 => Q(13),
      I2 => Q(4),
      I3 => Q(19),
      I4 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4\,
      I5 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5\,
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(17),
      I3 => Q(16),
      I4 => Q(7),
      I5 => Q(2),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => Q(12),
      I1 => Q(9),
      I2 => Q(10),
      I3 => Q(18),
      I4 => Q(11),
      I5 => Q(15),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4\
    );
\INFERRED_GEN.data_reg[15][1]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => Q(22),
      I1 => Q(3),
      I2 => Q(8),
      I3 => Q(20),
      I4 => Q(14),
      I5 => Q(21),
      O => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5\
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\,
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5550FFEA"
    )
    port map (
      I0 => sig_curr_strt_offset(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I4 => sig_curr_strt_offset(0),
      O => \n_0_INFERRED_GEN.data_reg[15][2]_srl16_i_1\
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEFF80"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_2\,
      I4 => sig_curr_strt_offset(1),
      O => sig_tstrb_fifo_data_in(3)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(4),
      Q => sig_tstrb_fifo_mssai_out(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(0),
      I1 => \^in\(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(5),
      Q => sig_tstrb_fifo_mssai_out(1)
    );
\INFERRED_GEN.data_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_fifo_mssai(1),
      I1 => \^in\(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(6),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002002222"
    )
    port map (
      I0 => \^sel\,
      I1 => sig_curr_eof_reg,
      I2 => sig_curr_strt_offset(0),
      I3 => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_2\,
      I4 => sig_curr_strt_offset(1),
      I5 => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_3\,
      O => sig_tstrb_fifo_data_in(6)
    );
\INFERRED_GEN.data_reg[15][6]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5\,
      I1 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4\,
      I2 => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_4\,
      I3 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I4 => Q(0),
      I5 => Q(1),
      O => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_2\
    );
\INFERRED_GEN.data_reg[15][6]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_5\,
      I1 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_4\,
      I2 => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_4\,
      I3 => \n_0_INFERRED_GEN.data_reg[15][1]_srl16_i_3\,
      I4 => Q(1),
      I5 => Q(0),
      O => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_3\
    );
\INFERRED_GEN.data_reg[15][6]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Q(13),
      I1 => Q(4),
      I2 => Q(19),
      O => \n_0_INFERRED_GEN.data_reg[15][6]_srl16_i_4\
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_tstrb_fifo_data_in(7),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^in\(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(7)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => I4,
      A3 => I6,
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \^in\(0),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(3) => \^in\(0),
      CO(2) => \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_1\,
      CO(1) => \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_1\,
      CO(0) => \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\,
      S(2) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\,
      S(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\,
      S(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(9),
      I1 => Q(8),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => Q(2),
      I1 => I5,
      I2 => Q(3),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => I8,
      I1 => Q(1),
      I2 => I9,
      I3 => Q(0),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(5),
      I1 => Q(4),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I5,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Q(1),
      I1 => I8,
      I2 => Q(0),
      I3 => I9,
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      CO(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(2) => \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(1) => \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CO(0) => \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\,
      S(2) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\,
      S(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_10\,
      S(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_11\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(22),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_3\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(21),
      I1 => Q(20),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_4\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_5\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_6\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      CO(2) => \n_1_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      CO(1) => \n_2_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      CO(0) => \n_3_INFERRED_GEN.data_reg[15][8]_srl16_i_7\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_12\,
      DI(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_13\,
      O(3 downto 0) => \NLW_INFERRED_GEN.data_reg[15][8]_srl16_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_14\,
      S(2) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_15\,
      S(1) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_16\,
      S(0) => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_17\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(15),
      I1 => Q(14),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_8\
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(13),
      I1 => Q(12),
      O => \n_0_INFERRED_GEN.data_reg[15][8]_srl16_i_9\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30301000"
    )
    port map (
      I0 => sig_btt_eq_0,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      I3 => ld_btt_cntr_reg3,
      I4 => ld_btt_cntr_reg2,
      O => \^sel\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized8\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 7 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I3 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Clken : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_wr_len : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized8\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized8\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized8\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_10 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_11 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_12 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_13 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_14 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_15 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_16 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_4 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_5 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_6 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_7 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_8 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_i_9 : STD_LOGIC;
  signal n_0_sig_ok_to_post_wr_addr_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[7]_i_10\ : STD_LOGIC;
  signal n_1_sig_ok_to_post_wr_addr_reg_i_3 : STD_LOGIC;
  signal n_2_sig_ok_to_post_wr_addr_reg_i_3 : STD_LOGIC;
  signal n_3_sig_ok_to_post_wr_addr_reg_i_3 : STD_LOGIC;
  signal NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_ok_to_post_wr_addr_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_wr_addr_i_14 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of sig_ok_to_post_wr_addr_i_15 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[3]_i_10\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[7]_i_10\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[7]_i_12\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_uncom_wrcnt[7]_i_14\ : label is "soft_lutpair192";
begin
  Dout(0 to 7) <= \^dout\(0 to 7);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(5),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(4),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(3),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(2),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(1),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I4,
      A2 => I5,
      A3 => \<const0>\,
      CE => Clken,
      CLK => m_axi_s2mm_aclk,
      D => s2mm_wr_len(0),
      Q => \^dout\(7)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_ok_to_post_wr_addr_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882828282828282"
    )
    port map (
      I0 => n_0_sig_ok_to_post_wr_addr_i_16,
      I1 => \^dout\(1),
      I2 => Q(6),
      I3 => \n_0_sig_uncom_wrcnt[7]_i_10\,
      I4 => \^dout\(7),
      I5 => \^dout\(6),
      O => n_0_sig_ok_to_post_wr_addr_i_10
    );
sig_ok_to_post_wr_addr_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909090960"
    )
    port map (
      I0 => \^dout\(2),
      I1 => Q(5),
      I2 => \^dout\(3),
      I3 => \^o3\,
      I4 => \^o2\,
      I5 => Q(4),
      O => n_0_sig_ok_to_post_wr_addr_i_11
    );
sig_ok_to_post_wr_addr_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0960900990099009"
    )
    port map (
      I0 => \^dout\(4),
      I1 => Q(3),
      I2 => \^dout\(5),
      I3 => Q(2),
      I4 => \^dout\(6),
      I5 => \^dout\(7),
      O => n_0_sig_ok_to_post_wr_addr_i_12
    );
sig_ok_to_post_wr_addr_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1842"
    )
    port map (
      I0 => Q(0),
      I1 => \^dout\(6),
      I2 => \^dout\(7),
      I3 => Q(1),
      O => n_0_sig_ok_to_post_wr_addr_i_13
    );
sig_ok_to_post_wr_addr_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^dout\(1),
      I1 => \^dout\(7),
      I2 => \^dout\(6),
      O => n_0_sig_ok_to_post_wr_addr_i_14
    );
sig_ok_to_post_wr_addr_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^dout\(2),
      I1 => \^dout\(3),
      I2 => \^dout\(4),
      I3 => \^dout\(5),
      O => n_0_sig_ok_to_post_wr_addr_i_15
    );
sig_ok_to_post_wr_addr_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
    port map (
      I0 => \^dout\(1),
      I1 => \^dout\(7),
      I2 => \^dout\(6),
      I3 => n_0_sig_ok_to_post_wr_addr_i_15,
      I4 => Q(7),
      I5 => \^dout\(0),
      O => n_0_sig_ok_to_post_wr_addr_i_16
    );
sig_ok_to_post_wr_addr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
    port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => \^o1\,
      I3 => \^dout\(0),
      O => n_0_sig_ok_to_post_wr_addr_i_4
    );
sig_ok_to_post_wr_addr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
    port map (
      I0 => \^dout\(0),
      I1 => \^o1\,
      I2 => Q(8),
      I3 => Q(9),
      O => n_0_sig_ok_to_post_wr_addr_i_5
    );
sig_ok_to_post_wr_addr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20D020D0F2FD20D0"
    )
    port map (
      I0 => n_0_sig_ok_to_post_wr_addr_i_14,
      I1 => n_0_sig_ok_to_post_wr_addr_i_15,
      I2 => Q(7),
      I3 => \^dout\(0),
      I4 => Q(6),
      I5 => \^o5\,
      O => n_0_sig_ok_to_post_wr_addr_i_6
    );
sig_ok_to_post_wr_addr_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222C0008FFFB2220"
    )
    port map (
      I0 => Q(4),
      I1 => \^dout\(3),
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => Q(5),
      I5 => \^dout\(2),
      O => n_0_sig_ok_to_post_wr_addr_i_7
    );
sig_ok_to_post_wr_addr_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9580FF1580007F00"
    )
    port map (
      I0 => \^dout\(5),
      I1 => \^dout\(6),
      I2 => \^dout\(7),
      I3 => Q(3),
      I4 => \^dout\(4),
      I5 => Q(2),
      O => n_0_sig_ok_to_post_wr_addr_i_8
    );
sig_ok_to_post_wr_addr_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA82"
    )
    port map (
      I0 => Q(1),
      I1 => \^dout\(7),
      I2 => \^dout\(6),
      I3 => Q(0),
      O => n_0_sig_ok_to_post_wr_addr_i_9
    );
sig_ok_to_post_wr_addr_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_ok_to_post_wr_addr_reg_i_3,
      CO(3 downto 1) => NLW_sig_ok_to_post_wr_addr_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => n_0_sig_ok_to_post_wr_addr_i_4,
      O(3 downto 0) => NLW_sig_ok_to_post_wr_addr_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => n_0_sig_ok_to_post_wr_addr_i_5
    );
sig_ok_to_post_wr_addr_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_sig_ok_to_post_wr_addr_reg_i_3,
      CO(2) => n_1_sig_ok_to_post_wr_addr_reg_i_3,
      CO(1) => n_2_sig_ok_to_post_wr_addr_reg_i_3,
      CO(0) => n_3_sig_ok_to_post_wr_addr_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => n_0_sig_ok_to_post_wr_addr_i_6,
      DI(2) => n_0_sig_ok_to_post_wr_addr_i_7,
      DI(1) => n_0_sig_ok_to_post_wr_addr_i_8,
      DI(0) => n_0_sig_ok_to_post_wr_addr_i_9,
      O(3 downto 0) => NLW_sig_ok_to_post_wr_addr_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_ok_to_post_wr_addr_i_10,
      S(2) => n_0_sig_ok_to_post_wr_addr_i_11,
      S(1) => n_0_sig_ok_to_post_wr_addr_i_12,
      S(0) => n_0_sig_ok_to_post_wr_addr_i_13
    );
\sig_uncom_wrcnt[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^dout\(4),
      I1 => \^dout\(6),
      I2 => \^dout\(7),
      I3 => \^dout\(5),
      O => O7
    );
\sig_uncom_wrcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008080FF007F7F"
    )
    port map (
      I0 => \^dout\(6),
      I1 => \^dout\(7),
      I2 => \^dout\(5),
      I3 => I3,
      I4 => p_3_out,
      I5 => \^dout\(4),
      O => p_0_in(2)
    );
\sig_uncom_wrcnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800888877F07777"
    )
    port map (
      I0 => \^dout\(6),
      I1 => \^dout\(7),
      I2 => I3,
      I3 => I1,
      I4 => sig_dre2ibtt_tvalid,
      I5 => \^dout\(5),
      O => p_0_in(1)
    );
\sig_uncom_wrcnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0AA5C55"
    )
    port map (
      I0 => \^dout\(7),
      I1 => I3,
      I2 => I1,
      I3 => sig_dre2ibtt_tvalid,
      I4 => \^dout\(6),
      O => p_0_in(0)
    );
\sig_uncom_wrcnt[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^dout\(2),
      I1 => \^dout\(3),
      I2 => \^dout\(4),
      I3 => \^dout\(5),
      O => \n_0_sig_uncom_wrcnt[7]_i_10\
    );
\sig_uncom_wrcnt[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^dout\(6),
      I1 => \^dout\(7),
      O => \^o2\
    );
\sig_uncom_wrcnt[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^dout\(5),
      I1 => \^dout\(4),
      O => \^o3\
    );
\sig_uncom_wrcnt[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^dout\(1),
      I1 => \^o2\,
      I2 => \^dout\(2),
      I3 => \^dout\(3),
      I4 => \^dout\(4),
      I5 => \^dout\(5),
      O => \^o5\
    );
\sig_uncom_wrcnt[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^dout\(3),
      I1 => \^dout\(4),
      I2 => \^dout\(5),
      O => O6
    );
\sig_uncom_wrcnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0AA5C55"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      I2 => I1,
      I3 => sig_dre2ibtt_tvalid,
      I4 => \^dout\(0),
      O => p_0_in(6)
    );
\sig_uncom_wrcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008080FF007F7F"
    )
    port map (
      I0 => \^dout\(6),
      I1 => \^dout\(7),
      I2 => \n_0_sig_uncom_wrcnt[7]_i_10\,
      I3 => I3,
      I4 => p_3_out,
      I5 => \^dout\(1),
      O => p_0_in(5)
    );
\sig_uncom_wrcnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000404FF00FBFB"
    )
    port map (
      I0 => \^o2\,
      I1 => \^dout\(3),
      I2 => \^o3\,
      I3 => I3,
      I4 => p_3_out,
      I5 => \^dout\(2),
      O => p_0_in(4)
    );
\sig_uncom_wrcnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004040FF00BFBF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^dout\(5),
      I2 => \^dout\(4),
      I3 => I3,
      I4 => p_3_out,
      I5 => \^dout\(3),
      O => p_0_in(3)
    );
\sig_uncom_wrcnt[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFBFB"
    )
    port map (
      I0 => I3,
      I1 => sig_dre2ibtt_tvalid,
      I2 => I1,
      I3 => \^dout\(0),
      I4 => \^o1\,
      O => p_0_in(7)
    );
\sig_uncom_wrcnt[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \^o2\,
      I1 => \^dout\(1),
      I2 => \^dout\(5),
      I3 => \^dout\(4),
      I4 => \^dout\(3),
      I5 => \^dout\(2),
      O => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverdynshreg_f__parameterized9\ is
  port (
    O1 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverdynshreg_f__parameterized9\ : entity is "dynshreg_f";
end \axi_fb_datamoverdynshreg_f__parameterized9\;

architecture STRUCTURE of \axi_fb_datamoverdynshreg_f__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \^o1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(45 downto 0) <= \^dout\(45 downto 0);
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => p_22_out,
      I2 => I1,
      O => \^o1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(38),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const1>\,
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => \<const0>\,
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(37),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I2,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^o1\,
      CLK => m_axi_s2mm_aclk,
      D => Din(39),
      Q => \^dout\(45)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(45),
      O => p_0_in_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverrd_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_empty_i_reg0 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverrd_bin_cntr;

architecture STRUCTURE of axi_fb_datamoverrd_bin_cntr is
  signal \^o6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc1.count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc1.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_i_i_2 : STD_LOGIC;
  signal n_0_ram_empty_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_i_i_5 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gc1.count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair80";
  attribute counter : integer;
  attribute counter of \gc1.count_reg[0]\ : label is 26;
  attribute counter of \gc1.count_reg[1]\ : label is 26;
  attribute counter of \gc1.count_reg[2]\ : label is 26;
  attribute counter of \gc1.count_reg[3]\ : label is 26;
  attribute counter of \gc1.count_reg[4]\ : label is 26;
  attribute counter of \gc1.count_reg[5]\ : label is 26;
  attribute counter of \gc1.count_reg[6]\ : label is 26;
  attribute counter of \gc1.count_reg[7]\ : label is 26;
begin
  O6(7 downto 0) <= \^o6\(7 downto 0);
  O8(7 downto 0) <= \^o8\(7 downto 0);
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      I1 => \gc1.count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(2),
      I1 => \gc1.count_reg__0\(1),
      I2 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(3),
      I1 => \gc1.count_reg__0\(0),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \plusOp__0\(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(6),
      I1 => \n_0_gc1.count[7]_i_2\,
      O => \plusOp__0\(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(7),
      I1 => \n_0_gc1.count[7]_i_2\,
      I2 => \gc1.count_reg__0\(6),
      O => \plusOp__0\(7)
    );
\gc1.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \n_0_gc1.count[7]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(0),
      Q => \^o8\(0),
      S => SR(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(1),
      Q => \^o8\(1),
      R => SR(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(2),
      Q => \^o8\(2),
      R => SR(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(3),
      Q => \^o8\(3),
      R => SR(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(4),
      Q => \^o8\(4),
      R => SR(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(5),
      Q => \^o8\(5),
      R => SR(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(6),
      Q => \^o8\(6),
      R => SR(0)
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \gc1.count_reg__0\(7),
      Q => \^o8\(7),
      R => SR(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(0),
      Q => \^o6\(0),
      R => SR(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(1),
      Q => \^o6\(1),
      R => SR(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(2),
      Q => \^o6\(2),
      R => SR(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(3),
      Q => \^o6\(3),
      R => SR(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(4),
      Q => \^o6\(4),
      R => SR(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(5),
      Q => \^o6\(5),
      R => SR(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(6),
      Q => \^o6\(6),
      R => SR(0)
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \^o8\(7),
      Q => \^o6\(7),
      R => SR(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(0),
      Q => \gc1.count_reg__0\(0),
      R => SR(0)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(1),
      Q => \gc1.count_reg__0\(1),
      S => SR(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(2),
      Q => \gc1.count_reg__0\(2),
      R => SR(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(3),
      Q => \gc1.count_reg__0\(3),
      R => SR(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(4),
      Q => \gc1.count_reg__0\(4),
      R => SR(0)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(5),
      Q => \gc1.count_reg__0\(5),
      R => SR(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(6),
      Q => \gc1.count_reg__0\(6),
      R => SR(0)
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => DI(0),
      D => \plusOp__0\(7),
      Q => \gc1.count_reg__0\(7),
      R => SR(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8C8C8C"
    )
    port map (
      I0 => n_0_ram_empty_i_i_2,
      I1 => p_17_out,
      I2 => I2(0),
      I3 => DI(0),
      I4 => I3,
      O => ram_empty_i_reg0
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
    port map (
      I0 => I6(2),
      I1 => \^o6\(2),
      I2 => I6(3),
      I3 => \^o6\(3),
      I4 => n_0_ram_empty_i_i_4,
      I5 => n_0_ram_empty_i_i_5,
      O => n_0_ram_empty_i_i_2
    );
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o6\(7),
      I1 => I6(7),
      I2 => I6(4),
      I3 => \^o6\(4),
      I4 => I6(5),
      I5 => \^o6\(5),
      O => n_0_ram_empty_i_i_4
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \^o6\(0),
      I1 => I6(0),
      I2 => I6(6),
      I3 => \^o6\(6),
      I4 => I6(1),
      I5 => \^o6\(1),
      O => n_0_ram_empty_i_i_5
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FC88CC"
    )
    port map (
      I0 => n_0_ram_empty_i_i_2,
      I1 => sig_data_fifo_wr_cnt(0),
      I2 => I1,
      I3 => DI(0),
      I4 => I2(0),
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverrd_bin_cntr__parameterized0\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverrd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \axi_fb_datamoverrd_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverrd_bin_cntr__parameterized0\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc1.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc1.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gc1.count[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair183";
  attribute counter : integer;
  attribute counter of \gc1.count_reg[0]\ : label is 20;
  attribute counter of \gc1.count_reg[1]\ : label is 20;
  attribute counter of \gc1.count_reg[2]\ : label is 20;
  attribute counter of \gc1.count_reg[3]\ : label is 20;
  attribute counter of \gc1.count_reg[4]\ : label is 20;
  attribute counter of \gc1.count_reg[5]\ : label is 20;
  attribute counter of \gc1.count_reg[6]\ : label is 20;
  attribute counter of \gc1.count_reg[7]\ : label is 20;
  attribute counter of \gc1.count_reg[8]\ : label is 20;
begin
  O2(0) <= \^o2\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gc1.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\gc1.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(0),
      I1 => \gc1.count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(2),
      I1 => \gc1.count_reg__0\(1),
      I2 => \gc1.count_reg__0\(0),
      O => \plusOp__0\(2)
    );
\gc1.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(3),
      I1 => \gc1.count_reg__0\(0),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\gc1.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(4),
      I1 => \gc1.count_reg__0\(2),
      I2 => \gc1.count_reg__0\(1),
      I3 => \gc1.count_reg__0\(0),
      I4 => \gc1.count_reg__0\(3),
      O => \plusOp__0\(4)
    );
\gc1.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\gc1.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gc1.count_reg__0\(6),
      I1 => \n_0_gc1.count[8]_i_2\,
      O => \plusOp__0\(6)
    );
\gc1.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gc1.count_reg__0\(7),
      I1 => \n_0_gc1.count[8]_i_2\,
      I2 => \gc1.count_reg__0\(6),
      O => \plusOp__0\(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gc1.count_reg__0\(8),
      I1 => \gc1.count_reg__0\(6),
      I2 => \n_0_gc1.count[8]_i_2\,
      I3 => \gc1.count_reg__0\(7),
      O => \plusOp__0\(8)
    );
\gc1.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gc1.count_reg__0\(5),
      I1 => \gc1.count_reg__0\(3),
      I2 => \gc1.count_reg__0\(0),
      I3 => \gc1.count_reg__0\(1),
      I4 => \gc1.count_reg__0\(2),
      I5 => \gc1.count_reg__0\(4),
      O => \n_0_gc1.count[8]_i_2\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(0),
      Q => rd_pntr_plus1(0),
      S => sig_stream_rst
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(1),
      Q => rd_pntr_plus1(1),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(2),
      Q => rd_pntr_plus1(2),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(3),
      Q => rd_pntr_plus1(3),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(4),
      Q => rd_pntr_plus1(4),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(5),
      Q => rd_pntr_plus1(5),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(6),
      Q => rd_pntr_plus1(6),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(7),
      Q => rd_pntr_plus1(7),
      R => sig_stream_rst
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \gc1.count_reg__0\(8),
      Q => \^o2\(0),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \^o2\(0),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \gc1.count_reg__0\(0),
      R => sig_stream_rst
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \gc1.count_reg__0\(1),
      S => sig_stream_rst
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \gc1.count_reg__0\(2),
      R => sig_stream_rst
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \gc1.count_reg__0\(3),
      R => sig_stream_rst
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \gc1.count_reg__0\(4),
      R => sig_stream_rst
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \gc1.count_reg__0\(5),
      R => sig_stream_rst
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \gc1.count_reg__0\(6),
      R => sig_stream_rst
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \gc1.count_reg__0\(7),
      R => sig_stream_rst
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \gc1.count_reg__0\(8),
      R => sig_stream_rst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I5(1),
      I2 => \^q\(0),
      I3 => I5(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I5(1),
      I2 => \^q\(0),
      I3 => I5(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(1),
      I1 => I5(1),
      I2 => rd_pntr_plus1(0),
      I3 => I5(0),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I6(1),
      I2 => \^q\(0),
      I3 => I6(0),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I5(3),
      I2 => \^q\(2),
      I3 => I5(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I5(3),
      I2 => \^q\(2),
      I3 => I5(2),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => I5(3),
      I2 => rd_pntr_plus1(2),
      I3 => I5(2),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I6(3),
      I2 => \^q\(2),
      I3 => I6(2),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I5(5),
      I2 => \^q\(4),
      I3 => I5(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I5(5),
      I2 => \^q\(4),
      I3 => I5(4),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => I5(5),
      I2 => rd_pntr_plus1(4),
      I3 => I5(4),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I6(5),
      I2 => \^q\(4),
      I3 => I6(4),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I5(7),
      I2 => \^q\(6),
      I3 => I5(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I5(7),
      I2 => \^q\(6),
      I3 => I5(6),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => rd_pntr_plus1(7),
      I1 => I5(7),
      I2 => rd_pntr_plus1(6),
      I3 => I5(6),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I6(7),
      I2 => \^q\(6),
      I3 => I6(6),
      O => v1_reg_0(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverrd_fwft is
  port (
    O1 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
end axi_fb_datamoverrd_fwft;

architecture STRUCTURE of axi_fb_datamoverrd_fwft is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gc1.count_d1[8]_i_2\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_ibtt2wdc_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count_d1[8]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gc1.count_d1[8]_i_5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair186";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of hold_ff_q_i_1 : label is "soft_lutpair185";
begin
  O1 <= \^o1\;
  O5 <= \^o5\;
  sig_ibtt2wdc_tvalid <= \^sig_ibtt2wdc_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => I3,
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O6
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gc1.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545544444444"
    )
    port map (
      I0 => p_17_out,
      I1 => \n_0_gc1.count_d1[8]_i_2\,
      I2 => sig_halt_reg,
      I3 => I7,
      I4 => I8,
      I5 => \^sig_ibtt2wdc_tvalid\,
      O => \^o5\
    );
\gc1.count_d1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => \n_0_gc1.count_d1[8]_i_2\
    );
\gc1.count_d1[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I4,
      O => \^sig_ibtt2wdc_tvalid\
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => I3,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808088FFFFFFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => I9,
      I3 => I4,
      I4 => \^o1\,
      I5 => p_17_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => sig_stream_rst
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1__0\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => sig_stream_rst
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => \^o1\,
      R => sig_stream_rst
    );
hold_ff_q_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => I4,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I3,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverrd_fwft_13 is
  port (
    O1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_17_out : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoverrd_fwft_13 : entity is "rd_fwft";
end axi_fb_datamoverrd_fwft_13;

architecture STRUCTURE of axi_fb_datamoverrd_fwft_13 is
  signal \<const1>\ : STD_LOGIC;
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_3\ : label is "soft_lutpair82";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \hold_ff_q_i_1__0\ : label is "soft_lutpair82";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^di\(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
    port map (
      I0 => sig_input_accept59_out,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O5
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF1F1F0F1F"
    )
    port map (
      I0 => \^o2\,
      I1 => DOBDO(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_dre2skid_wvalid,
      I4 => sig_skid2dre_wready,
      I5 => sig_flush_db1,
      O => O3
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^di\(0),
      O => \^di\(1)
    );
\count[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^di\(0),
      I1 => Q(1),
      O => S(1)
    );
\count[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^di\(0),
      I1 => Q(0),
      O => S(0)
    );
\gc1.count_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151555"
    )
    port map (
      I0 => p_17_out,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => I5,
      I4 => \^o2\,
      O => \^di\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => sig_input_accept59_out,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880FFFF"
    )
    port map (
      I0 => curr_fwft_state(0),
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => I5,
      I3 => \^o2\,
      I4 => p_17_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => hold_ff_q,
      I1 => \^o1\,
      I2 => I4,
      O => \^o2\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => next_fwft_state(0),
      Q => \^o1\,
      R => SR(0)
    );
\hold_ff_q_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_input_accept59_out,
      I2 => hold_ff_q,
      I3 => \^o1\,
      O => O7
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverrd_status_flags_ss is
  port (
    p_17_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverrd_status_flags_ss;

architecture STRUCTURE of axi_fb_datamoverrd_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => p_17_out,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverupdn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverupdn_cntr;

architecture STRUCTURE of axi_fb_datamoverupdn_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_count[3]_i_3\ : STD_LOGIC;
  signal \n_0_count[3]_i_6\ : STD_LOGIC;
  signal \n_0_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_count[7]_i_4\ : STD_LOGIC;
  signal \n_0_count[7]_i_5\ : STD_LOGIC;
  signal \n_0_count[7]_i_6\ : STD_LOGIC;
  signal \n_0_count_reg[0]\ : STD_LOGIC;
  signal \n_0_count_reg[3]\ : STD_LOGIC;
  signal \n_0_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_count_reg[4]\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_3 : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_4 : STD_LOGIC;
  signal \n_1_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_count_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_count_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_count_reg[7]_i_2\ : STD_LOGIC;
  signal sig_wrcnt_mblen_slice : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_count_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute counter : integer;
  attribute counter of \count_reg[0]\ : label is 24;
  attribute counter of \count_reg[1]\ : label is 24;
  attribute counter of \count_reg[2]\ : label is 24;
  attribute counter of \count_reg[3]\ : label is 24;
  attribute counter of \count_reg[4]\ : label is 24;
  attribute counter of \count_reg[5]\ : label is 24;
  attribute counter of \count_reg[6]\ : label is 24;
  attribute counter of \count_reg[7]\ : label is 24;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_count_reg[3]\,
      O => \n_0_count[3]_i_3\
    );
\count[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_count_reg[0]\,
      O => \n_0_count[3]_i_6\
    );
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(1),
      I1 => sig_wrcnt_mblen_slice(2),
      O => \n_0_count[7]_i_3\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(0),
      I1 => sig_wrcnt_mblen_slice(1),
      O => \n_0_count[7]_i_4\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[4]\,
      I1 => sig_wrcnt_mblen_slice(0),
      O => \n_0_count[7]_i_5\
    );
\count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_count_reg[3]\,
      I1 => \n_0_count_reg[4]\,
      O => \n_0_count[7]_i_6\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_7_count_reg[3]_i_1\,
      Q => \n_0_count_reg[0]\,
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_6_count_reg[3]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_5_count_reg[3]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_4_count_reg[3]_i_1\,
      Q => \n_0_count_reg[3]\,
      R => SR(0)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_count_reg[3]_i_1\,
      CO(2) => \n_1_count_reg[3]_i_1\,
      CO(1) => \n_2_count_reg[3]_i_1\,
      CO(0) => \n_3_count_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \^q\(1),
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \n_0_count_reg[0]\,
      O(3) => \n_4_count_reg[3]_i_1\,
      O(2) => \n_5_count_reg[3]_i_1\,
      O(1) => \n_6_count_reg[3]_i_1\,
      O(0) => \n_7_count_reg[3]_i_1\,
      S(3) => \n_0_count[3]_i_3\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \n_0_count[3]_i_6\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_7_count_reg[7]_i_2\,
      Q => \n_0_count_reg[4]\,
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_6_count_reg[7]_i_2\,
      Q => sig_wrcnt_mblen_slice(0),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_5_count_reg[7]_i_2\,
      Q => sig_wrcnt_mblen_slice(1),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => I9(0),
      D => \n_4_count_reg[7]_i_2\,
      Q => sig_wrcnt_mblen_slice(2),
      R => SR(0)
    );
\count_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_reg[3]_i_1\,
      CO(3) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_count_reg[7]_i_2\,
      CO(1) => \n_2_count_reg[7]_i_2\,
      CO(0) => \n_3_count_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => sig_wrcnt_mblen_slice(0),
      DI(1) => \n_0_count_reg[4]\,
      DI(0) => \n_0_count_reg[3]\,
      O(3) => \n_4_count_reg[7]_i_2\,
      O(2) => \n_5_count_reg[7]_i_2\,
      O(1) => \n_6_count_reg[7]_i_2\,
      O(0) => \n_7_count_reg[7]_i_2\,
      S(3) => \n_0_count[7]_i_3\,
      S(2) => \n_0_count[7]_i_4\,
      S(1) => \n_0_count[7]_i_5\,
      S(0) => \n_0_count[7]_i_6\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => I7,
      I1 => sig_data_fifo_wr_cnt(0),
      I2 => I8,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => n_0_sig_ok_to_post_rd_addr_i_3,
      I5 => n_0_sig_ok_to_post_rd_addr_i_4,
      O => O11
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDEDDD00DD00D00"
    )
    port map (
      I0 => I1(2),
      I1 => sig_wrcnt_mblen_slice(2),
      I2 => I1(1),
      I3 => I1(0),
      I4 => sig_wrcnt_mblen_slice(0),
      I5 => sig_wrcnt_mblen_slice(1),
      O => n_0_sig_ok_to_post_rd_addr_i_3
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F4F55F5F"
    )
    port map (
      I0 => sig_wrcnt_mblen_slice(2),
      I1 => I1(3),
      I2 => I1(2),
      I3 => I8,
      I4 => I1(0),
      I5 => I1(1),
      O => n_0_sig_ok_to_post_rd_addr_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverwr_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverwr_bin_cntr;

architecture STRUCTURE of axi_fb_datamoverwr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gcc0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_i_i_6 : STD_LOGIC;
  signal n_0_ram_empty_i_i_7 : STD_LOGIC;
  signal n_0_ram_full_i_i_3 : STD_LOGIC;
  signal n_0_ram_full_i_i_4 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair84";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 25;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => wr_pntr_plus1(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => wr_pntr_plus1(1),
      I2 => wr_pntr_plus1(0),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => wr_pntr_plus1(3),
      I1 => wr_pntr_plus1(0),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(2),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => wr_pntr_plus1(2),
      I2 => wr_pntr_plus1(1),
      I3 => wr_pntr_plus1(0),
      I4 => wr_pntr_plus1(3),
      O => plusOp(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus1(5),
      I1 => wr_pntr_plus1(3),
      I2 => wr_pntr_plus1(0),
      I3 => wr_pntr_plus1(1),
      I4 => wr_pntr_plus1(2),
      I5 => wr_pntr_plus1(4),
      O => plusOp(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => \n_0_gcc0.gc0.count[7]_i_2\,
      O => plusOp(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => wr_pntr_plus1(7),
      I1 => \n_0_gcc0.gc0.count[7]_i_2\,
      I2 => wr_pntr_plus1(6),
      O => plusOp(7)
    );
\gcc0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus1(5),
      I1 => wr_pntr_plus1(3),
      I2 => wr_pntr_plus1(0),
      I3 => wr_pntr_plus1(1),
      I4 => wr_pntr_plus1(2),
      I5 => wr_pntr_plus1(4),
      O => \n_0_gcc0.gc0.count[7]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => wr_pntr_plus1(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => wr_pntr_plus1(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => wr_pntr_plus1(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => wr_pntr_plus1(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => wr_pntr_plus1(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => wr_pntr_plus1(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => wr_pntr_plus1(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => wr_pntr_plus1(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => wr_pntr_plus1(7),
      R => SR(0)
    );
ram_empty_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => O8(3),
      I2 => \^q\(0),
      I3 => O8(0),
      I4 => n_0_ram_empty_i_i_6,
      I5 => n_0_ram_empty_i_i_7,
      O => O2
    );
ram_empty_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(5),
      I1 => O8(5),
      I2 => \^q\(1),
      I3 => O8(1),
      I4 => O8(7),
      I5 => \^q\(7),
      O => n_0_ram_empty_i_i_6
    );
ram_empty_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(6),
      I1 => O8(6),
      I2 => \^q\(4),
      I3 => O8(4),
      I4 => O8(2),
      I5 => \^q\(2),
      O => n_0_ram_empty_i_i_7
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => wr_pntr_plus1(3),
      I1 => O6(3),
      I2 => wr_pntr_plus1(1),
      I3 => O6(1),
      I4 => n_0_ram_full_i_i_3,
      I5 => n_0_ram_full_i_i_4,
      O => O1
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => O6(4),
      I2 => wr_pntr_plus1(0),
      I3 => O6(0),
      I4 => O6(7),
      I5 => wr_pntr_plus1(7),
      O => n_0_ram_full_i_i_3
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => O6(6),
      I2 => wr_pntr_plus1(5),
      I3 => O6(5),
      I4 => O6(2),
      I5 => wr_pntr_plus1(2),
      O => n_0_ram_full_i_i_4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverwr_bin_cntr__parameterized0\ is
  port (
    ram_empty_i_reg0 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverwr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axi_fb_datamoverwr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverwr_bin_cntr__parameterized0\ is
  signal \^o3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair188";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 19;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 19;
begin
  O3(8 downto 0) <= \^o3\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2\,
      O => plusOp(6)
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(7),
      I1 => \n_0_gcc0.gc0.count[8]_i_2\,
      I2 => \^q\(6),
      O => plusOp(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => wr_pntr_plus1(8),
      I1 => \^q\(6),
      I2 => \n_0_gcc0.gc0.count[8]_i_2\,
      I3 => \^q\(7),
      O => plusOp(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(0),
      Q => \^o3\(0),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(1),
      Q => \^o3\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(2),
      Q => \^o3\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(3),
      Q => \^o3\(3),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(4),
      Q => \^o3\(4),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(5),
      Q => \^o3\(5),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(6),
      Q => \^o3\(6),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => \^q\(7),
      Q => \^o3\(7),
      R => sig_stream_rst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => wr_pntr_plus1(8),
      Q => \^o3\(8),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(1),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(2),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(3),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(4),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(5),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(6),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(7),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => p_3_out,
      D => plusOp(8),
      Q => wr_pntr_plus1(8),
      R => sig_stream_rst
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(8),
      I1 => I2(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(8),
      I1 => I3(0),
      O => O4
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(8),
      I1 => I2(0),
      O => O5
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_pntr_plus1(8),
      I1 => I2(0),
      O => O6
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFC4CCC4CCC4CC"
    )
    port map (
      I0 => comp0,
      I1 => p_17_out,
      I2 => O2,
      I3 => sig_dre2ibtt_tvalid,
      I4 => comp1,
      I5 => I1,
      O => ram_empty_i_reg0
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5050FCF0"
    )
    port map (
      I0 => comp0_0,
      I1 => sig_dre2ibtt_tvalid,
      I2 => O2,
      I3 => comp1_1,
      I4 => I1,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverwr_status_flags_ss is
  port (
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverwr_status_flags_ss;

architecture STRUCTURE of axi_fb_datamoverwr_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => sig_data_fifo_wr_cnt(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverblk_mem_gen_prim_width is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamoverblk_mem_gen_prim_width;

architecture STRUCTURE of axi_fb_datamoverblk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.axi_fb_datamoverblk_mem_gen_prim_wrapper
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \axi_fb_datamoverblk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\axi_fb_datamoverblk_mem_gen_prim_wrapper__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverdc_ss is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end axi_fb_datamoverdc_ss;

architecture STRUCTURE of axi_fb_datamoverdc_ss is
begin
dc: entity work.axi_fb_datamoverupdn_cntr
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      I1(3 downto 0) => I1(3 downto 0),
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O11 => O11,
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverrd_status_flags_ss__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverrd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \axi_fb_datamoverrd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverrd_status_flags_ss__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.\axi_fb_datamovercompare__parameterized0_2\
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\axi_fb_datamovercompare__parameterized0_3\
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_empty_i_reg0,
      Q => p_17_out,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoversrl_fifo_rbu_f is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 60 downto 0 );
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
end axi_fb_datamoversrl_fifo_rbu_f;

architecture STRUCTURE of axi_fb_datamoversrl_fifo_rbu_f is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  Addr(0 to 1) <= \^addr\(0 to 1);
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f
    port map (
      O1 => \^addr\(0),
      O2 => \^addr\(1),
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.axi_fb_datamoverdynshreg_f
    port map (
      Din(0) => Din(0),
      Dout(60 downto 0) => Dout(60 downto 0),
      I1 => n_0_FIFO_Full_reg,
      I2 => I2,
      I3 => \^addr\(1),
      I4 => \^addr\(0),
      O4 => O4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tdata(60 downto 0) => s_axis_s2mm_cmd_tdata(60 downto 0),
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
s_axis_s2mm_cmd_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      O => s_axis_s2mm_cmd_tready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoversrl_fifo_rbu_f_17 is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoversrl_fifo_rbu_f_17 : entity is "srl_fifo_rbu_f";
end axi_fb_datamoversrl_fifo_rbu_f_17;

architecture STRUCTURE of axi_fb_datamoversrl_fifo_rbu_f_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  Addr(0 to 1) <= \^addr\(0 to 1);
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_18
    port map (
      O1 => \^addr\(0),
      O2 => \^addr\(1),
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      SR(0) => SR(0),
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(0) => mm2s_dbg_data(0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_rd_empty => sig_rd_empty,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.axi_fb_datamoverdynshreg_f_19
    port map (
      Din(0) => Din(0),
      Dout(63 downto 0) => Dout(63 downto 0),
      I1 => n_0_FIFO_Full_reg,
      I2 => I2,
      I3 => \^addr\(1),
      I4 => \^addr\(0),
      O5 => O5,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tdata(63 downto 0) => s_axis_mm2s_cmd_tdata(63 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_reset_reg => sig_reset_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
s_axis_mm2s_cmd_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      O => s_axis_mm2s_cmd_tready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[6]_INST_0\ : label is "soft_lutpair193";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_0
    port map (
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized0\
    port map (
      I1 => n_0_FIFO_Full_reg,
      I2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I3(0 to 7) => I3(0 to 7),
      I4 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O5
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\s2mm_dbg_data[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => n_0_FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(1)
    );
\s2mm_dbg_data[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => n_0_FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(0)
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_next_calc_error_reg,
      I4 => sig_wdc_status_going_full,
      I5 => sig_rd_empty_0,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized0_21\ is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized0_21\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized0_21\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized0_21\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mm2s_dbg_data[20]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[6]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_8 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair23";
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_22
    port map (
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized0_23\
    port map (
      I1 => \^o1\,
      I2 => I1,
      I3(0 to 7) => I3(0 to 7),
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I5 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mm2s_dbg_data[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(1)
    );
\mm2s_dbg_data[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(0)
    );
sig_next_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I1,
      O => O4
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_24
    port map (
      E(0) => E(0),
      I1 => \^o2\,
      I2 => I1,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => O4,
      O5 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized1\
    port map (
      Din(38 downto 0) => Din(38 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      I1 => n_0_FIFO_Full_reg,
      I2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o2\,
      O3 => O3,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized10\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Clken : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s2mm_ld_nxt_len0 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized10\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized10\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized10\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^clken\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_8_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s2mm_dbg_data[31]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of sig_s2mm_ld_nxt_len_i_1 : label is "soft_lutpair163";
begin
  Clken <= \^clken\;
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_5
    port map (
      I1 => \^clken\,
      I11 => I11,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I9 => I9,
      O1 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O3 => \^o1\,
      O4 => O3,
      O5 => O4,
      O6 => O5,
      O7 => O6,
      O8 => n_8_CNTR_INCR_DECR_ADDN_F_I,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized10\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(20 downto 0) => Din(20 downto 0),
      Dout(14 downto 0) => Dout(14 downto 0),
      I1 => \^o1\,
      I10 => I10,
      I2 => I1,
      I3 => I2,
      I4 => n_0_FIFO_Full_reg,
      I5 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I6 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^clken\,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_dqual_reg => sig_push_dqual_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_8_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\s2mm_dbg_data[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => sig_inhibit_rdy_n,
      I2 => n_0_FIFO_Full_reg,
      O => s2mm_dbg_data(0)
    );
\sig_first_xfer_im0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      O => O7
    );
sig_s2mm_ld_nxt_len_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => p_11_out,
      I1 => sig_inhibit_rdy_n,
      I2 => n_0_FIFO_Full_reg,
      O => sig_s2mm_ld_nxt_len0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    sig_push_dqual_reg19_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_11_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_26_DYNSHREG_F_I : STD_LOGIC;
  signal sig_fifo_next_len : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_25
    port map (
      D(0) => D(0),
      Dout(0) => sig_fifo_next_len(0),
      E(0) => E(0),
      I1 => \^o1\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I6,
      I7 => I7,
      I8 => n_26_DYNSHREG_F_I,
      I9 => I9,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => O2,
      O4 => O3,
      O5 => O4,
      O6 => n_11_CNTR_INCR_DECR_ADDN_F_I,
      O7 => O7,
      O8(0) => O8(0),
      Q(2 downto 1) => Q(7 downto 6),
      Q(0) => Q(0),
      S0 => S0,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg19_out => sig_push_dqual_reg19_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized2\
    port map (
      D(6 downto 0) => D(7 downto 1),
      Dout(16 downto 5) => Dout(15 downto 4),
      Dout(4) => sig_fifo_next_len(0),
      Dout(3 downto 0) => Dout(3 downto 0),
      I1 => n_0_FIFO_Full_reg,
      I10 => I10,
      I14(20 downto 0) => I14(20 downto 0),
      I2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I3 => I3,
      I4 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      I5 => I5,
      I8 => I8,
      I9 => I9,
      O1 => \^o1\,
      O2 => n_26_DYNSHREG_F_I,
      O6 => O6,
      Q(7 downto 0) => Q(7 downto 0),
      S0 => S0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_11_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_first_xfer_im0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_inhibit_rdy_n_0,
      I1 => n_0_FIFO_Full_reg,
      O => O5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_12
    port map (
      DOBDO(0) => DOBDO(0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^o2\,
      I3 => I2,
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_input_accept59_out => sig_input_accept59_out
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized3\
    port map (
      D(1 downto 0) => D(1 downto 0),
      DOBDO(0) => DOBDO(0),
      Din(4 downto 0) => Din(4 downto 0),
      Dout(0) => Dout(0),
      I1 => \^o1\,
      I2 => I2,
      I3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o2\,
      O3 => \^o3\,
      O4(1 downto 0) => O4(1 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o3\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_7\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Addr(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O1 => O1,
      O2 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized4\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Addr(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Dout(0) => Dout(0),
      I1 => n_0_FIFO_Full_reg,
      I2 => I1,
      I3 => I2,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_addr2data_addr_posted,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B4F0F0F0F04B4B"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_addr2data_addr_posted,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00801101"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sig_addr2data_addr_posted,
      I3 => sig_wr_fifo,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  Dout(5 downto 0) <= \^dout\(5 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_fb_datamovercntr_incr_decr_addn_f__parameterized0_8\
    port map (
      Dout(1) => \^dout\(1),
      Dout(0) => sig_dcntl_sfifo_out(1),
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      S_0 => S_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized5\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(0 to 6) => Din(0 to 6),
      Dout(0) => \^dout\(5),
      Dout(1) => \^dout\(4),
      Dout(2) => \^dout\(3),
      Dout(3) => \^dout\(2),
      Dout(4) => \^dout\(1),
      Dout(5) => sig_dcntl_sfifo_out(1),
      Dout(6) => \^dout\(0),
      E(0) => E(0),
      I1 => I1,
      I10 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I2 => I2,
      I3 => I3,
      I4 => \^o2\,
      I5 => I4,
      I6(0) => I5(0),
      I7 => I6,
      I8 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I9 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O2 => O3,
      O5 => O5,
      Q(3 downto 0) => Q(3 downto 0),
      S => S_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => I2,
      I1 => \^o2\,
      I2 => sig_push_to_wsc,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_curr_calc_error_reg : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_6
    port map (
      Dout(0) => sig_curr_calc_error_reg,
      I1 => \^o2\,
      I2 => I1,
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => Q(2),
      Q(0) => Q(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized6\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(27 downto 0) => Din(27 downto 0),
      Dout(26) => sig_curr_calc_error_reg,
      Dout(25 downto 0) => Dout(25 downto 0),
      I1 => \^o1\,
      I2 => I1,
      I3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I4 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o2\,
      O3 => \^o3\,
      Q(2 downto 0) => Q(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_9_out => p_9_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o3\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized7\ is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_flush_db1031_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_tlast_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_err_underflow_reg : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_0_ld_btt_cntr_reg2_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_9 : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_btt_eq_0_i_9 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of sig_eop_halt_xfer_i_2 : label is "soft_lutpair150";
begin
  CO(0) <= \^co\(0);
  O2 <= \^o2\;
  addr(0 to 3) <= \^addr\(0 to 3);
  sig_rd_empty <= \^sig_rd_empty\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_fb_datamovercntr_incr_decr_addn_f__parameterized1\
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I7 => I7,
      O1 => O1,
      O2 => \^addr\(0),
      O3 => \^addr\(1),
      O4 => \^addr\(2),
      O5 => \^addr\(3),
      addr_i_p1(4 downto 0) => addr_i_p1(4 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sel => \^o2\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_rd_empty => \^sig_rd_empty\
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized7\
    port map (
      I1 => n_0_FIFO_Full_reg,
      I18 => I18,
      I2 => \^addr\(3),
      I3 => \^addr\(2),
      I4 => \^addr\(1),
      I5 => I5,
      I6 => \^addr\(0),
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O10 => O10,
      O13 => O13,
      O6 => O6,
      Q(22 downto 0) => Q(22 downto 0),
      \in\(0) => \^co\(0),
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_0_out => p_0_out,
      sel => \^o2\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_err_underflow_reg => sig_err_underflow_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mssa_index(1 downto 0) => sig_mssa_index(1 downto 0),
      sig_rd_empty => \^sig_rd_empty\,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_tlast_error_reg => sig_tlast_error_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I6,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B8B8B8"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => n_0_ld_btt_cntr_reg2_i_2,
      I2 => ld_btt_cntr_reg1,
      I3 => \^co\(0),
      I4 => \^o2\,
      I5 => I10,
      O => O9
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      O => n_0_ld_btt_cntr_reg2_i_2
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F074F054"
    )
    port map (
      I0 => \^co\(0),
      I1 => ld_btt_cntr_reg2,
      I2 => ld_btt_cntr_reg3,
      I3 => n_0_ld_btt_cntr_reg2_i_2,
      I4 => sig_btt_eq_0,
      I5 => I10,
      O => O8
    );
\sig_btt_cntr[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10101000"
    )
    port map (
      I0 => sig_btt_eq_0,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => ld_btt_cntr_reg3,
      I4 => ld_btt_cntr_reg2,
      I5 => sig_ld_cmd,
      O => E(0)
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
    port map (
      I0 => I13,
      I1 => n_0_sig_btt_eq_0_i_3,
      I2 => I14,
      I3 => I15,
      I4 => I16,
      I5 => I10,
      O => O12
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
    port map (
      I0 => I17,
      I1 => D(2),
      I2 => sig_ld_cmd,
      I3 => n_0_sig_btt_eq_0_i_9,
      I4 => D(0),
      I5 => D(1),
      O => n_0_sig_btt_eq_0_i_3
    );
sig_btt_eq_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
    port map (
      I0 => sig_btt_eq_0,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      I3 => ld_btt_cntr_reg3,
      I4 => ld_btt_cntr_reg2,
      O => n_0_sig_btt_eq_0_i_9
    );
sig_eop_halt_xfer_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
    port map (
      I0 => ld_btt_cntr_reg2,
      I1 => ld_btt_cntr_reg3,
      I2 => sig_inhibit_rdy_n,
      I3 => n_0_FIFO_Full_reg,
      O => O7
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A8AAA8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => I5,
      I2 => \^o2\,
      I3 => sig_ld_cmd,
      I4 => I11,
      I5 => I12,
      O => O11
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized8\ is
  port (
    O1 : out STD_LOGIC;
    sig_len_fifo_full : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 7 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Clken : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_wr_len : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized8\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized8\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized8\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_fb_datamovercntr_incr_decr_addn_f__parameterized0\
    port map (
      Clken => Clken,
      I3 => I3,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized8\
    port map (
      CO(0) => CO(0),
      Clken => Clken,
      Dout(0 to 7) => Dout(0 to 7),
      I1 => I1,
      I2 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I3 => I3,
      I4 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I5 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => O2,
      O2 => O3,
      O3 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(9 downto 0) => Q(9 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      p_3_out => p_3_out,
      s2mm_wr_len(5 downto 0) => s2mm_wr_len(5 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => sig_len_fifo_full,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_rbu_f__parameterized9\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S0 : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_rbu_f__parameterized9\ : entity is "srl_fifo_rbu_f";
end \axi_fb_datamoversrl_fifo_rbu_f__parameterized9\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_rbu_f__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_fb_datamovercntr_incr_decr_addn_f_4
    port map (
      I1 => \^o1\,
      O1 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      S0 => S0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_halt_reg => sig_halt_reg,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\axi_fb_datamoverdynshreg_f__parameterized9\
    port map (
      Din(39 downto 0) => Din(39 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      I1 => n_0_FIFO_Full_reg,
      I2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I3 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in_0 => p_0_in_0,
      p_22_out => p_22_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverwr_logic is
  port (
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverwr_logic;

architecture STRUCTURE of axi_fb_datamoverwr_logic is
begin
\gwss.wsts\: entity work.axi_fb_datamoverwr_status_flags_ss
    port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_full_comb => ram_full_comb,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
wpntr: entity work.axi_fb_datamoverwr_bin_cntr
    port map (
      E(0) => E(0),
      O1 => O1,
      O2 => O2,
      O6(7 downto 0) => O6(7 downto 0),
      O8(7 downto 0) => O8(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverwr_status_flags_ss__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverwr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \axi_fb_datamoverwr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverwr_status_flags_ss__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.\axi_fb_datamovercompare__parameterized0\
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\axi_fb_datamovercompare__parameterized0_1\
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => ram_full_comb,
      Q => O2,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverblk_mem_gen_generic_cstr is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamoverblk_mem_gen_generic_cstr;

architecture STRUCTURE of axi_fb_datamoverblk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.axi_fb_datamoverblk_mem_gen_prim_width
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \axi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\axi_fb_datamoverblk_mem_gen_prim_width__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverrd_logic is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverrd_logic;

architecture STRUCTURE of axi_fb_datamoverrd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_grss.gdc.dc\ : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal \n_1_grss.gdc.dc\ : STD_LOGIC;
  signal \n_5_gr1.rfwft\ : STD_LOGIC;
  signal \n_6_gr1.rfwft\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal ram_empty_i_reg0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.rfwft\: entity work.axi_fb_datamoverrd_fwft_13
    port map (
      DI(1) => \n_1_gr1.rfwft\,
      DI(0) => \^e\(0),
      DOBDO(0) => DOBDO(0),
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O7 => O7,
      Q(1) => \n_0_grss.gdc.dc\,
      Q(0) => \n_1_grss.gdc.dc\,
      S(1) => \n_5_gr1.rfwft\,
      S(0) => \n_6_gr1.rfwft\,
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_17_out => p_17_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
\grss.gdc.dc\: entity work.axi_fb_datamoverdc_ss
    port map (
      DI(1) => \n_1_gr1.rfwft\,
      DI(0) => \^e\(0),
      I1(3 downto 0) => Q(3 downto 0),
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O11 => O11,
      Q(1) => \n_0_grss.gdc.dc\,
      Q(0) => \n_1_grss.gdc.dc\,
      S(1) => \n_5_gr1.rfwft\,
      S(0) => \n_6_gr1.rfwft\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
\grss.rsts\: entity work.axi_fb_datamoverrd_status_flags_ss
    port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_17_out => p_17_out,
      ram_empty_i_reg0 => ram_empty_i_reg0
    );
rpntr: entity work.axi_fb_datamoverrd_bin_cntr
    port map (
      DI(0) => \^e\(0),
      I1 => I1,
      I2(0) => I2(0),
      I3 => I3,
      I6(7 downto 0) => I6(7 downto 0),
      O6(7 downto 0) => O6(7 downto 0),
      O8(7 downto 0) => O8(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_17_out => p_17_out,
      ram_empty_i_reg0 => ram_empty_i_reg0,
      ram_full_comb => ram_full_comb,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverrd_logic__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    ram_empty_i_reg0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverrd_logic__parameterized0\ : entity is "rd_logic";
end \axi_fb_datamoverrd_logic__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverrd_logic__parameterized0\ is
  signal \^o5\ : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_17_out\ : STD_LOGIC;
begin
  O5 <= \^o5\;
  p_17_out <= \^p_17_out\;
\gr1.rfwft\: entity work.axi_fb_datamoverrd_fwft
    port map (
      I3 => I3,
      I4 => I4,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O3 => O3,
      O4 => O4,
      O5 => \^o5\,
      O6 => O6,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => \^p_17_out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
\grss.rsts\: entity work.\axi_fb_datamoverrd_status_flags_ss__parameterized0\
    port map (
      I1 => I1,
      I2 => I2,
      comp0 => comp0,
      comp1 => comp1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => \^p_17_out\,
      ram_empty_i_reg0 => ram_empty_i_reg0,
      sig_stream_rst => sig_stream_rst,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
rpntr: entity work.\axi_fb_datamoverrd_bin_cntr__parameterized0\
    port map (
      E(0) => \^o5\,
      I5(7 downto 0) => I5(7 downto 0),
      I6(7 downto 0) => I6(7 downto 0),
      O2(0) => O2(0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_stream_rst => sig_stream_rst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoversrl_fifo_f is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 60 downto 0 );
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
end axi_fb_datamoversrl_fifo_f;

architecture STRUCTURE of axi_fb_datamoversrl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.axi_fb_datamoversrl_fifo_rbu_f
    port map (
      Addr(0) => O1,
      Addr(1) => O2,
      Din(0) => Din(0),
      Dout(60 downto 0) => Dout(60 downto 0),
      I1 => I1,
      I2 => I2,
      O4 => O4,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s_axis_s2mm_cmd_tdata(60 downto 0) => s_axis_s2mm_cmd_tdata(60 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoversrl_fifo_f_16 is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoversrl_fifo_f_16 : entity is "srl_fifo_f";
end axi_fb_datamoversrl_fifo_f_16;

architecture STRUCTURE of axi_fb_datamoversrl_fifo_f_16 is
begin
I_SRL_FIFO_RBU_F: entity work.axi_fb_datamoversrl_fifo_rbu_f_17
    port map (
      Addr(0) => O1,
      Addr(1) => O2,
      Din(0) => Din(0),
      Dout(63 downto 0) => Dout(63 downto 0),
      I1 => I1,
      I2 => I2,
      O5 => O5,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      SR(0) => SR(0),
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(0) => mm2s_dbg_data(0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      s_axis_mm2s_cmd_tdata(63 downto 0) => s_axis_mm2s_cmd_tdata(63 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized0\
    port map (
      I3(0 to 7) => I3(0 to 7),
      O3 => O3,
      O5 => O5,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_dbg_data(1 downto 0) => s2mm_dbg_data(1 downto 0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized0_20\ is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized0_20\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized0_20\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized0_20\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized0_21\
    port map (
      I1 => I1,
      I3(0 to 7) => I3(0 to 7),
      O1 => O1,
      O4 => O4,
      O6 => O6,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      mm2s_dbg_data(1 downto 0) => mm2s_dbg_data(1 downto 0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized1\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized1\
    port map (
      Din(38 downto 0) => Din(38 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized10\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s2mm_ld_nxt_len0 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized10\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized10\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized10\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized10\
    port map (
      Clken => O1,
      D(7 downto 0) => D(7 downto 0),
      Din(20 downto 0) => Din(20 downto 0),
      Dout(14 downto 0) => Dout(14 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_s2mm_ld_nxt_len0 => sig_s2mm_ld_nxt_len0,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    sig_push_dqual_reg19_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized2\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized2\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Dout(15 downto 0) => Dout(15 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14(20 downto 0) => I14(20 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8(0) => O8(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg19_out => sig_push_dqual_reg19_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized3\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized3\
    port map (
      D(1 downto 0) => D(1 downto 0),
      DOBDO(0) => DOBDO(0),
      Din(4 downto 0) => Din(4 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4(1 downto 0) => O4(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized4\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized4\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized5\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized5\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(0 to 6) => Din(0 to 6),
      Dout(5 downto 0) => Dout(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(0) => I5(0),
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized6\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized6\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized6\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(27 downto 0) => Din(27 downto 0),
      Dout(25 downto 0) => Dout(25 downto 0),
      I1 => I1,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(2 downto 0) => Q(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized7\ is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_flush_db1031_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_tlast_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_err_underflow_reg : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized7\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized7\
    port map (
      CO(0) => \in\(0),
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O2 => sel,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(22 downto 0) => Q(22 downto 0),
      addr(0) => O2,
      addr(1) => O3,
      addr(2) => O4,
      addr(3) => O5,
      addr_i_p1(4 downto 0) => addr_i_p1(4 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_0_out => p_0_out,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_err_underflow_reg => sig_err_underflow_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_mssa_index(1 downto 0) => sig_mssa_index(1 downto 0),
      sig_rd_empty => sig_rd_empty,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_tlast_error_reg => sig_tlast_error_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized8\ is
  port (
    O1 : out STD_LOGIC;
    sig_len_fifo_full : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 7 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Clken : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_wr_len : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized8\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized8\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized8\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized8\
    port map (
      CO(0) => CO(0),
      Clken => Clken,
      Dout(0 to 7) => Dout(0 to 7),
      I1 => I1,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(9 downto 0) => Q(9 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      p_3_out => p_3_out,
      s2mm_wr_len(5 downto 0) => s2mm_wr_len(5 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversrl_fifo_f__parameterized9\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S0 : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversrl_fifo_f__parameterized9\ : entity is "srl_fifo_f";
end \axi_fb_datamoversrl_fifo_f__parameterized9\;

architecture STRUCTURE of \axi_fb_datamoversrl_fifo_f__parameterized9\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_fb_datamoversrl_fifo_rbu_f__parameterized9\
    port map (
      Din(39 downto 0) => Din(39 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      O1 => O1,
      S0 => S0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in_0 => p_0_in_0,
      p_22_out => p_22_out,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverwr_logic__parameterized0\ is
  port (
    O2 : out STD_LOGIC;
    ram_empty_i_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverwr_logic__parameterized0\ : entity is "wr_logic";
end \axi_fb_datamoverwr_logic__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverwr_logic__parameterized0\ is
  signal \^o2\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal n_10_wpntr : STD_LOGIC;
  signal n_22_wpntr : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  O2 <= \^o2\;
\gwss.wsts\: entity work.\axi_fb_datamoverwr_status_flags_ss__parameterized0\
    port map (
      I1 => n_10_wpntr,
      I2 => n_22_wpntr,
      O2 => \^o2\,
      comp0 => comp0_1,
      comp1 => comp1_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      ram_full_comb => ram_full_comb,
      sig_stream_rst => sig_stream_rst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
wpntr: entity work.\axi_fb_datamoverwr_bin_cntr__parameterized0\
    port map (
      I1 => I1,
      I2(0) => I2(0),
      I3(0) => I3(0),
      O1 => n_10_wpntr,
      O2 => \^o2\,
      O3(8 downto 0) => O1(8 downto 0),
      O4 => O3,
      O5 => O4,
      O6 => n_22_wpntr,
      Q(7 downto 0) => Q(7 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      p_3_out => p_3_out,
      ram_empty_i_reg0 => ram_empty_i_reg0,
      ram_full_comb => ram_full_comb,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_fifo is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 60 downto 0 );
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_fifo;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__4\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair195";
begin
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.axi_fb_datamoversrl_fifo_f
    port map (
      Din(0) => Din(0),
      Dout(60 downto 0) => Dout(60 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => Addr(0),
      O2 => Addr(1),
      O4 => O4,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s_axis_s2mm_cmd_tdata(60 downto 0) => s_axis_s2mm_cmd_tdata(60 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__4\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__4\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => \^sig_init_reg\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_fifo_15 is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 1 );
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoveraxi_datamover_fifo_15 : entity is "axi_datamover_fifo";
end axi_fb_datamoveraxi_datamover_fifo_15;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_fifo_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_inhibit_rdy_n_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair26";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.axi_fb_datamoversrl_fifo_f_16
    port map (
      Din(0) => Din(0),
      Dout(63 downto 0) => Dout(63 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => Addr(0),
      O2 => Addr(1),
      O5 => O5,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      SR(0) => SR(0),
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(0) => mm2s_dbg_data(0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      s_axis_mm2s_cmd_tdata(63 downto 0) => s_axis_mm2s_cmd_tdata(63 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized0\ is
  port (
    O3 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__5\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair194";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized0\
    port map (
      I3(0 to 7) => I3(0 to 7),
      O3 => O3,
      O5 => O5,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_dbg_data(1 downto 0) => s2mm_dbg_data(1 downto 0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__5\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__5\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized0_14\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized0_14\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized0_14\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized0_14\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair25";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized0_20\
    port map (
      I1 => \^o2\,
      I3(0 to 7) => I3(0 to 7),
      O1 => O1,
      O4 => O4,
      O6 => O6,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      mm2s_dbg_data(1 downto 0) => mm2s_dbg_data(1 downto 0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__0\,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized1\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O3 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair22";
begin
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized1\
    port map (
      Din(38 downto 0) => Din(38 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      O4 => O3,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__1\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__1\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    sig_push_dqual_reg19_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__2\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair9";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized2\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Dout(15 downto 0) => Dout(15 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14(20 downto 0) => I14(20 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8(0) => O8(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg19_out => sig_push_dqual_reg19_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__2\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__2\,
      Q => sig_inhibit_rdy_n_0,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized3\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__3\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair86";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized3\
    port map (
      D(1 downto 0) => D(1 downto 0),
      DOBDO(0) => DOBDO(0),
      Din(4 downto 0) => Din(4 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      O4(1 downto 0) => O3(1 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__3\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__3\,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized4\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__6\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair140";
begin
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized4\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      O1 => sig_rd_empty,
      O2 => O1,
      O3(0) => O2(0),
      O4 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__6\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__6\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_init_reg2\,
      I1 => \^sig_init_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_init_reg\,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => \^sig_init_reg\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized5\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 6 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__7\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__7\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair138";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized5\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(0 to 6) => Din(0 to 6),
      Dout(5 downto 0) => Dout(5 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^o2\,
      I3 => I3,
      I4 => I2,
      I5(0) => I4(0),
      I6 => I5,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => sig_push_coelsc_reg,
      O4 => O4,
      O5 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__7\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__7\,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized6\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_reset_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__10\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__10\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair160";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_reset_reg <= \^sig_reset_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized6\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(27 downto 0) => Din(27 downto 0),
      Dout(25 downto 0) => Dout(25 downto 0),
      I1 => I1,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      Q(2 downto 0) => Q(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__10\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__10\,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_reset_reg\,
      Q => sig_init_reg2,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => \^sig_reset_reg\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized7\ is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    sig_wr_fifo : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_flush_db1031_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_tlast_error_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_err_underflow_reg : in STD_LOGIC;
    sig_strm_tvalid : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    sig_curr_strt_offset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mssa_index : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    ld_btt_cntr_reg1 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized7\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized7\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized7\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^o1\,
      O10 => O6,
      O11 => O7,
      O12 => O8,
      O13 => O9,
      O2 => addr(0),
      O3 => addr(1),
      O4 => addr(2),
      O5 => addr(3),
      O6 => O2,
      O7 => O3,
      O8 => O4,
      O9 => O5,
      Q(22 downto 0) => Q(22 downto 0),
      addr_i_p1(4 downto 0) => addr_i_p1(4 downto 0),
      \in\(0) => CO(0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 0) => \out\(6 downto 0),
      p_0_out => p_0_out,
      sel => sig_wr_fifo,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_err_underflow_reg => sig_err_underflow_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_mssa_index(1 downto 0) => sig_mssa_index(1 downto 0),
      sig_rd_empty => sig_rd_empty,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_tlast_error_reg => sig_tlast_error_reg
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_init_done,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_eop_sent_reg,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_eop_sent_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^o1\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^o1\,
      Q => sig_init_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized8\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S0 : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized8\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized8\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized8\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__8\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair181";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized9\
    port map (
      Din(39 downto 0) => Din(39 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      O1 => O1,
      S0 => S0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in_0 => p_0_in_0,
      p_22_out => p_22_out,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__8\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__8\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => sig_init_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_fifo__parameterized9\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    Clken : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s2mm_ld_nxt_len0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_fifo__parameterized9\ : entity is "axi_datamover_fifo";
end \axi_fb_datamoveraxi_datamover_fifo__parameterized9\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_fifo__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__9\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair164";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_fb_datamoversrl_fifo_f__parameterized10\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(20 downto 0) => Din(20 downto 0),
      Dout(14 downto 0) => Dout(14 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => Clken,
      O2 => S0,
      O3 => O1,
      O4 => O2,
      O5 => O3,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      O9 => O7,
      Q(7 downto 0) => Q(7 downto 0),
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_s2mm_ld_nxt_len0 => sig_s2mm_ld_nxt_len0,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__9\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__9\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_stream_rst,
      Q => sig_init_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverblk_mem_gen_top is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamoverblk_mem_gen_top;

architecture STRUCTURE of axi_fb_datamoverblk_mem_gen_top is
begin
\valid.cstr\: entity work.axi_fb_datamoverblk_mem_gen_generic_cstr
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \axi_fb_datamoverblk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\axi_fb_datamoverblk_mem_gen_generic_cstr__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_addr_cntl is
  port (
    sig_wr_fifo : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_addr_cntl;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_addr_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1\ : STD_LOGIC;
  signal \n_4_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized1\
    port map (
      Din(38 downto 0) => Din(38 downto 0),
      Dout(45) => p_1_out(50),
      Dout(44 downto 0) => p_1_out(48 downto 4),
      E(0) => sig_push_addr_reg1_out,
      I1 => \^sig_addr_reg_empty\,
      O1 => sig_wr_fifo,
      O2 => \n_4_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O3 => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi_2,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC8CCC"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^sig_addr_reg_empty\,
      I2 => mm2s_allow_addr_req,
      I3 => sig_sf_allow_addr_req,
      I4 => sig_data2addr_stop_req,
      I5 => \n_0_sig_next_addr_reg[31]_i_1\,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr_reg_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC880C88"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => m_axi_mm2s_arready,
      I3 => sig_addr_reg_full,
      I4 => \^sig_addr2rsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \n_4_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => m_axi_mm2s_arvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_mm2s_arburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_mm2s_arlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_mm2s_arlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_mm2s_arlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_mm2s_arlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_mm2s_arsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_push_addr_reg1_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_len_fifo_empty : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \axi_fb_datamoveraxi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_addr_cntl__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_next_addr_reg[31]_i_1__0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized8\
    port map (
      Din(39) => Din(2),
      Din(38 downto 2) => I2(36 downto 0),
      Din(1 downto 0) => Din(1 downto 0),
      Dout(45) => p_1_out(50),
      Dout(44 downto 0) => p_1_out(48 downto 4),
      O1 => sig_wr_fifo,
      S0 => S0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in_0 => p_0_in_0,
      p_22_out => p_22_out,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_halt_reg => sig_halt_reg,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi_2,
      O => O1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFF4F4F4F"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => \^sig_addr_reg_empty\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_addr_reg_full,
      I4 => m_axi_s2mm_awready,
      I5 => \^sig_addr2wsc_calc_error\,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr_reg_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_addr_reg_full,
      I3 => m_axi_s2mm_awready,
      I4 => \^sig_addr2wsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in_0,
      Q => m_axi_s2mm_awvalid,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => m_axi_s2mm_awready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_s2mm_awburst(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_s2mm_awlen(6),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_s2mm_awlen(7),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_s2mm_awsize(2),
      R => \n_0_sig_next_addr_reg[31]_i_1__0\
    );
sig_ok_to_post_wr_addr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => CO(0),
      I1 => sig_posted_to_axi_2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_len_fifo_empty,
      O => O2
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => sig_posted_to_axi_2,
      R => \<const0>\
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => sig_posted_to_axi,
      R => \<const0>\
    );
\sig_uncom_wrcnt[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => sig_posted_to_axi_2,
      I1 => p_0_in,
      I2 => sig_dre2ibtt_tvalid,
      O => I3
    );
\sig_uncom_wrcnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_posted_to_axi_2,
      I1 => p_0_in,
      I2 => sig_dre2ibtt_tvalid,
      O => E(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_cmd_status is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 60 downto 0 );
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    S : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_cmd_status;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_cmd_status is
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized0\
    port map (
      I3(0 to 7) => I3(0 to 7),
      O3 => O3,
      O5 => O5,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_dbg_data(1 downto 0) => s2mm_dbg_data(2 downto 1),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_fb_datamoveraxi_datamover_fifo
    port map (
      Addr(0) => O1,
      Addr(1) => O2,
      Din(0) => Din(0),
      Dout(60 downto 0) => Dout(60 downto 0),
      I1 => I1,
      I2 => I2,
      O4 => O4,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_dbg_data(0) => s2mm_dbg_data(0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s_axis_s2mm_cmd_tdata(60 downto 0) => s_axis_s2mm_cmd_tdata(60 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rd_empty => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_cmd_status_10 is
  port (
    addr_i_p1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O4 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    S2_out : in STD_LOGIC;
    S5_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    sig_init_reg2 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_fb_datamoveraxi_datamover_cmd_status_10 : entity is "axi_datamover_cmd_status";
end axi_fb_datamoveraxi_datamover_cmd_status_10;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_cmd_status_10 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized0_14\
    port map (
      I3(0 to 7) => I3(0 to 7),
      O1 => O3,
      O2 => sig_inhibit_rdy_n,
      O4 => O4,
      O6 => O6,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      mm2s_dbg_data(1 downto 0) => mm2s_dbg_data(2 downto 1),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_fb_datamoveraxi_datamover_fifo_15
    port map (
      Addr(0) => O1,
      Addr(1) => O2,
      Din(0) => Din(0),
      Dout(63 downto 0) => Dout(63 downto 0),
      I1 => I1,
      I2 => I2,
      O5 => O5,
      S => S,
      S2_out => S2_out,
      S5_out => S5_out,
      SR(0) => SR(0),
      addr_i_p1(2 downto 0) => addr_i_p1(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(0) => mm2s_dbg_data(0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      s_axis_mm2s_cmd_tdata(63 downto 0) => s_axis_mm2s_cmd_tdata(63 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_rddata_cntl is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_data2skid_halt : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_data_fifo_wr_cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_rddata_cntl;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_rddata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\ : STD_LOGIC;
  signal n_0_m_axi_mm2s_rready_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_mm2s_rready_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_coelsc_okay_reg_i_1 : STD_LOGIC;
  signal n_0_sig_coelsc_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_3 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_2 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_mmap_dbeat_reg_i_3 : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_10 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_4 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_9 : STD_LOGIC;
  signal \n_11_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_3_out\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_fifo_next_calc_error : STD_LOGIC;
  signal sig_fifo_next_cmd_cmplt : STD_LOGIC;
  signal sig_fifo_next_eof : STD_LOGIC;
  signal sig_fifo_next_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_fifo_next_sequential : STD_LOGIC;
  signal sig_fifo_next_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg19_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[10]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[11]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[8]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mm2s_dbg_data[9]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair16";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 22;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 22;
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of sig_mvalid_stop_reg_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_9 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair13";
begin
  O1 <= \^o1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_3_out <= \^p_3_out\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(0),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \^sig_data2addr_stop_req\,
      I4 => sig_next_calc_error_reg,
      I5 => sig_dqual_reg_full,
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FE"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\,
      I5 => sig_data_fifo_wr_cnt(0),
      O => \^p_3_out\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_next_sequential_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_eof_reg,
      O => DIBDI(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\,
      O => DIBDI(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\,
      I1 => sig_next_eof_reg,
      I2 => m_axi_mm2s_rlast,
      O => DIBDI(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(3),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(2),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_last_strb_reg(1),
      I2 => n_0_sig_first_dbeat_reg,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DIBDI(1)
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized2\
    port map (
      D(7 downto 0) => p_0_in(7 downto 0),
      Dout(15) => sig_fifo_next_calc_error,
      Dout(14) => sig_fifo_next_cmd_cmplt,
      Dout(13) => sig_fifo_next_sequential,
      Dout(12) => sig_fifo_next_eof,
      Dout(11 downto 8) => sig_fifo_next_last_strb(3 downto 0),
      Dout(7 downto 4) => sig_fifo_next_strt_strb(3 downto 0),
      Dout(3) => \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Dout(2) => \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Dout(1) => \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Dout(0) => \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      E(0) => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I10 => n_0_sig_last_dbeat_reg,
      I11 => n_0_sig_first_dbeat_reg,
      I12 => \^sig_data2addr_stop_req\,
      I13 => \^sig_data2rsc_valid\,
      I14(20 downto 0) => I5(20 downto 0),
      I2 => I2,
      I3 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I4 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I5 => \n_0_sig_dbeat_cntr[5]_i_2\,
      I6 => I3,
      I7 => n_0_sig_next_cmd_cmplt_reg_i_9,
      I8 => n_0_sig_last_dbeat_i_2,
      I9 => n_0_sig_last_dbeat_i_4,
      O1 => sig_wr_fifo,
      O2 => \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O3 => \n_11_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => O3,
      O6 => \n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O7 => \n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O8(0) => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg19_out => sig_push_dqual_reg19_out,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^p_3_out\,
      I1 => I4,
      O => E(0)
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D000D0000"
    )
    port map (
      I0 => sig_data_fifo_wr_cnt(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => n_0_m_axi_mm2s_rready_INST_0_i_1,
      I3 => \^sig_data2rsc_valid\,
      I4 => n_0_m_axi_mm2s_rready_INST_0_i_2,
      I5 => sig_addr_posted_cntr(2),
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      O => n_0_m_axi_mm2s_rready_INST_0_i_1
    );
m_axi_mm2s_rready_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      O => n_0_m_axi_mm2s_rready_INST_0_i_2
    );
\mm2s_dbg_data[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^q\(2),
      O => mm2s_dbg_data(2)
    );
\mm2s_dbg_data[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^q\(3),
      O => mm2s_dbg_data(3)
    );
\mm2s_dbg_data[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(0),
      I1 => mm2s_dbg_sel(0),
      O => mm2s_dbg_data(0)
    );
\mm2s_dbg_data[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      I1 => \^q\(1),
      O => mm2s_dbg_data(1)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^o1\,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rresp(0),
      I2 => m_axi_mm2s_rresp(1),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => m_axi_mm2s_rresp(1),
      O => n_0_sig_coelsc_okay_reg_i_1
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => n_0_sig_coelsc_okay_reg_i_1,
      Q => sig_data2rsc_okay,
      S => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rresp(0),
      I2 => m_axi_mm2s_rresp(1),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => \^q\(0),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(1),
      Q => \^q\(1),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(2),
      Q => \^q\(2),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(3),
      Q => \^q\(3),
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_3\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_13_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FBB3BBB3BBB3B"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I5 => m_axi_mm2s_rlast,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C088C888C888C8"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I5 => m_axi_mm2s_rlast,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_16_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_first_dbeat_reg,
      R => \<const0>\
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => n_0_sig_halt_cmplt_i_3,
      I2 => \^sig_halt_reg_dly3\,
      I3 => sig_addr_reg_empty,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^sig_data2addr_stop_req\,
      O => O9
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_halt_cmplt_i_3
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_data2addr_stop_req\,
      R => \<const0>\
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      I0 => \n_11_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_10,
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(0),
      I5 => n_0_sig_last_dbeat_i_5,
      O => n_0_sig_last_dbeat_i_2
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
    port map (
      I0 => \n_11_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_10,
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(7),
      I5 => \n_0_sig_dbeat_cntr[7]_i_3\,
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      I5 => \sig_dbeat_cntr_reg__0\(7),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_15_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_last_mmap_dbeat_reg_i_3,
      I1 => m_axi_mm2s_rlast,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0D0D0D0D00"
    )
    port map (
      I0 => sig_data_fifo_wr_cnt(0),
      I1 => \^sig_data2addr_stop_req\,
      I2 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => n_0_sig_last_mmap_dbeat_reg_i_3
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => \^o1\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_push_dqual_reg19_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
sig_mvalid_stop_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_calc_error,
      Q => sig_next_calc_error_reg,
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_cmd_cmplt_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_data_fifo_wr_cnt(0),
      O => n_0_sig_next_cmd_cmplt_reg_i_10
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => \n_12_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => \n_11_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => n_0_sig_next_cmd_cmplt_reg_i_10,
      I4 => sig_next_sequential_reg,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_next_cmd_cmplt_reg_i_4
    );
sig_next_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_cmd_cmplt_reg_i_9
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_eof,
      Q => sig_next_eof_reg,
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_last_strb(0),
      Q => sig_next_last_strb_reg(0),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_last_strb(1),
      Q => sig_next_last_strb_reg(1),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_last_strb(2),
      Q => sig_next_last_strb_reg(2),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_last_strb(3),
      Q => sig_next_last_strb_reg(3),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_sequential,
      Q => sig_next_sequential_reg,
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_strt_strb(0),
      Q => sig_next_strt_strb_reg(0),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_strt_strb(1),
      Q => sig_next_strt_strb_reg(1),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_strt_strb(2),
      Q => sig_next_strt_strb_reg(2),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => sig_fifo_next_strt_strb(3),
      Q => sig_next_strt_strb_reg(3),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(0),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(1),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(2),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg19_out,
      D => \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(3),
      R => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => Din(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => Din(1),
      I2 => sig_data2rsc_okay,
      I3 => sig_rd_sts_decerr_reg0,
      I4 => sig_data2rsc_calc_err,
      I5 => Din(0),
      O => sig_rd_sts_okay_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O2
    );
sig_rd_sts_reg_full_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => Din(1),
      O => sig_rd_sts_slverr_reg0
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_stop_request,
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O4
    );
\sig_sstrb_stop_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(0),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O8
    );
\sig_sstrb_stop_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(1),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O7
    );
\sig_sstrb_stop_mask[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(2),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O6
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(3),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_s2mm_scatter is
  port (
    dre2skid_wready : out STD_LOGIC;
    addr_i_p1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_eop_sent_reg0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O6 : out STD_LOGIC;
    sig_flush_db1031_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_eop_sent : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    sig_flush_db2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_s2mm_scatter;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_s2mm_scatter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal n_0_ld_btt_cntr_reg1_i_1 : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[15]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[19]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[19]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[19]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[19]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[22]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[22]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[22]_i_7\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_reg[9]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_10 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_11 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_12 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_13 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_14 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_15 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_5 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_6 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_7 : STD_LOGIC;
  signal n_0_sig_btt_eq_0_i_8 : STD_LOGIC;
  signal n_0_sig_cmd_empty_i_1 : STD_LOGIC;
  signal n_0_sig_cmd_full_i_1 : STD_LOGIC;
  signal n_0_sig_curr_eof_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_curr_strt_offset[1]_i_1\ : STD_LOGIC;
  signal n_0_sig_eop_halt_xfer_i_1 : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_fifo_mssai[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_max_first_increment_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_next_strt_offset[1]_i_1\ : STD_LOGIC;
  signal \n_14_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_24_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_25_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_27_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_28_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_29_LOWER_DATAWIDTH.I_TSTRB_FIFO\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[22]_i_4\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[22]_i_4\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_reg[7]_i_2\ : STD_LOGIC;
  signal n_6_I_MSSAI_SKID_BUF : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_8_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_9_out_0\ : STD_LOGIC;
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_btt_cntr02_out : STD_LOGIC;
  signal sig_btt_cntr_prv : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_curr_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_eop_halt_xfer : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal sig_err_underflow_reg : STD_LOGIC;
  signal sig_fifo_freeze_out : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ld_cmd : STD_LOGIC;
  signal sig_mssa_index : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tlast_error_reg : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_wr_fifo : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[22]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_reg[22]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_curr_strt_offset[1]_i_2\ : label is "soft_lutpair151";
  attribute counter : integer;
  attribute counter of \sig_next_strt_offset_reg[0]\ : label is 18;
  attribute counter of \sig_next_strt_offset_reg[1]\ : label is 18;
begin
  O6 <= \^o6\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
  p_8_out(1 downto 0) <= \^p_8_out\(1 downto 0);
  p_9_out_0 <= \^p_9_out_0\;
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_27_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => sig_err_underflow_reg,
      R => \<const0>\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_6_I_MSSAI_SKID_BUF,
      Q => sig_tlast_error_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_MSSAI_SKID_BUF: entity work.axi_fb_datamoveraxi_datamover_mssai_skid_buf
    port map (
      E(0) => E(0),
      I1 => \n_14_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      I11(31 downto 0) => I11(31 downto 0),
      I5 => I5,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O5,
      O2 => \^o6\,
      O3 => n_6_I_MSSAI_SKID_BUF,
      O8(31 downto 0) => O8(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1) => \^out\(4),
      \out\(0) => sig_fifo_freeze_out,
      p_0_in2_in => p_0_in2_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_err_underflow_reg => sig_err_underflow_reg,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db2 => sig_flush_db2,
      sig_mssa_index(1 downto 0) => sig_mssa_index(1 downto 0),
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_tlast_error_reg => sig_tlast_error_reg,
      skid2dre_wvalid => skid2dre_wvalid
    );
\LOWER_DATAWIDTH.I_TSTRB_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized7\
    port map (
      CO(0) => sig_tstrb_fifo_data_in(8),
      D(2 downto 0) => sig_btt_cntr_prv(2 downto 0),
      E(0) => sig_btt_cntr02_out,
      I1 => I1,
      I10 => I10,
      I11 => \^p_8_out\(0),
      I12 => \^p_8_out\(1),
      I13 => n_0_sig_btt_eq_0_i_2,
      I14 => n_0_sig_btt_eq_0_i_4,
      I15 => n_0_sig_btt_eq_0_i_5,
      I16 => n_0_sig_btt_eq_0_i_6,
      I17 => n_0_sig_btt_eq_0_i_8,
      I18 => \^o6\,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => \n_0_sig_max_first_increment_reg[2]\,
      I6 => I6,
      I7 => I7,
      I8 => \n_0_sig_max_first_increment_reg[1]\,
      I9 => \n_0_sig_max_first_increment_reg[0]\,
      O1 => \^sig_eop_sent_reg0\,
      O2 => \n_14_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O3 => \n_24_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O4 => \n_25_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O5 => \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O6 => \n_27_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O7 => \n_28_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O8 => \n_29_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      O9 => O7,
      Q(22) => \n_0_sig_btt_cntr_reg[22]\,
      Q(21) => \n_0_sig_btt_cntr_reg[21]\,
      Q(20) => \n_0_sig_btt_cntr_reg[20]\,
      Q(19) => \n_0_sig_btt_cntr_reg[19]\,
      Q(18) => \n_0_sig_btt_cntr_reg[18]\,
      Q(17) => \n_0_sig_btt_cntr_reg[17]\,
      Q(16) => \n_0_sig_btt_cntr_reg[16]\,
      Q(15) => \n_0_sig_btt_cntr_reg[15]\,
      Q(14) => \n_0_sig_btt_cntr_reg[14]\,
      Q(13) => \n_0_sig_btt_cntr_reg[13]\,
      Q(12) => \n_0_sig_btt_cntr_reg[12]\,
      Q(11) => \n_0_sig_btt_cntr_reg[11]\,
      Q(10) => \n_0_sig_btt_cntr_reg[10]\,
      Q(9) => \n_0_sig_btt_cntr_reg[9]\,
      Q(8) => \n_0_sig_btt_cntr_reg[8]\,
      Q(7) => \n_0_sig_btt_cntr_reg[7]\,
      Q(6) => \n_0_sig_btt_cntr_reg[6]\,
      Q(5) => \n_0_sig_btt_cntr_reg[5]\,
      Q(4) => \n_0_sig_btt_cntr_reg[4]\,
      Q(3) => \n_0_sig_btt_cntr_reg[3]\,
      Q(2) => \n_0_sig_btt_cntr_reg[2]\,
      Q(1 downto 0) => sig_btt_cntr(1 downto 0),
      addr(0) => O1,
      addr(1) => O2,
      addr(2) => O3,
      addr(3) => O4,
      addr_i_p1(4 downto 0) => addr_i_p1(4 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 5) => \^out\(5 downto 4),
      \out\(4) => sig_fifo_freeze_out,
      \out\(3 downto 0) => \^out\(3 downto 0),
      p_0_out => p_0_out,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_curr_strt_offset(1 downto 0) => sig_curr_strt_offset(1 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_err_underflow_reg => sig_err_underflow_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_ld_cmd => sig_ld_cmd,
      sig_mssa_index(1 downto 0) => sig_mssa_index(1 downto 0),
      sig_rd_empty => sig_rd_empty,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tvalid => sig_strm_tvalid,
      sig_tlast_error_reg => sig_tlast_error_reg,
      sig_wr_fifo => sig_wr_fifo
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000BABABA"
    )
    port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_tstrb_fifo_data_in(8),
      I4 => sig_wr_fifo,
      I5 => I10,
      O => n_0_ld_btt_cntr_reg1_i_1
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_ld_btt_cntr_reg1_i_1,
      Q => ld_btt_cntr_reg1,
      R => \<const0>\
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_26_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => ld_btt_cntr_reg2,
      R => \<const0>\
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_25_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => ld_btt_cntr_reg3,
      R => \<const0>\
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FB0808FB08"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \n_0_sig_max_first_increment_reg[0]\,
      I4 => sig_tstrb_fifo_data_in(8),
      I5 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sig_btt_cntr_prv(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sig_btt_cntr_prv(11)
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[11]\,
      O => \n_0_sig_btt_cntr[11]_i_3\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[10]\,
      O => \n_0_sig_btt_cntr[11]_i_4\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[9]\,
      O => \n_0_sig_btt_cntr[11]_i_5\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[8]\,
      O => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sig_btt_cntr_prv(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sig_btt_cntr_prv(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sig_btt_cntr_prv(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sig_btt_cntr_prv(15)
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[15]\,
      O => \n_0_sig_btt_cntr[15]_i_3\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[14]\,
      O => \n_0_sig_btt_cntr[15]_i_4\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[13]\,
      O => \n_0_sig_btt_cntr[15]_i_5\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[12]\,
      O => \n_0_sig_btt_cntr[15]_i_6\
    );
\sig_btt_cntr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(16),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(16),
      O => sig_btt_cntr_prv(16)
    );
\sig_btt_cntr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(17),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(17),
      O => sig_btt_cntr_prv(17)
    );
\sig_btt_cntr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(18),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(18),
      O => sig_btt_cntr_prv(18)
    );
\sig_btt_cntr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(19),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(19),
      O => sig_btt_cntr_prv(19)
    );
\sig_btt_cntr[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[19]\,
      O => \n_0_sig_btt_cntr[19]_i_3\
    );
\sig_btt_cntr[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[18]\,
      O => \n_0_sig_btt_cntr[19]_i_4\
    );
\sig_btt_cntr[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[17]\,
      O => \n_0_sig_btt_cntr[19]_i_5\
    );
\sig_btt_cntr[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[16]\,
      O => \n_0_sig_btt_cntr[19]_i_6\
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sig_btt_cntr_prv(1)
    );
\sig_btt_cntr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(20),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(20),
      O => sig_btt_cntr_prv(20)
    );
\sig_btt_cntr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(21),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(21),
      O => sig_btt_cntr_prv(21)
    );
\sig_btt_cntr[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(22),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(22),
      O => sig_btt_cntr_prv(22)
    );
\sig_btt_cntr[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[22]\,
      O => \n_0_sig_btt_cntr[22]_i_5\
    );
\sig_btt_cntr[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[21]\,
      O => \n_0_sig_btt_cntr[22]_i_6\
    );
\sig_btt_cntr[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[20]\,
      O => \n_0_sig_btt_cntr[22]_i_7\
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sig_btt_cntr_prv(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sig_btt_cntr_prv(3)
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[3]\,
      O => \n_0_sig_btt_cntr[3]_i_3\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[2]\,
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => \n_0_sig_btt_cntr_reg[2]\,
      O => \n_0_sig_btt_cntr[3]_i_4\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[1]\,
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => sig_btt_cntr(1),
      O => \n_0_sig_btt_cntr[3]_i_5\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[0]\,
      I1 => sig_tstrb_fifo_data_in(8),
      I2 => sig_btt_cntr(0),
      O => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sig_btt_cntr_prv(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sig_btt_cntr_prv(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sig_btt_cntr_prv(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sig_btt_cntr_prv(7)
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[7]\,
      O => \n_0_sig_btt_cntr[7]_i_3\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[6]\,
      O => \n_0_sig_btt_cntr[7]_i_4\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[5]\,
      O => \n_0_sig_btt_cntr[7]_i_5\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_tstrb_fifo_data_in(8),
      I1 => \n_0_sig_btt_cntr_reg[4]\,
      O => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sig_btt_cntr_prv(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sig_btt_cntr_prv(9)
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(0),
      Q => sig_btt_cntr(0),
      R => I10
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(10),
      Q => \n_0_sig_btt_cntr_reg[10]\,
      R => I10
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(11),
      Q => \n_0_sig_btt_cntr_reg[11]\,
      R => I10
    );
\sig_btt_cntr_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_reg[8]\,
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \n_0_sig_btt_cntr[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr[11]_i_6\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(12),
      Q => \n_0_sig_btt_cntr_reg[12]\,
      R => I10
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(13),
      Q => \n_0_sig_btt_cntr_reg[13]\,
      R => I10
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(14),
      Q => \n_0_sig_btt_cntr_reg[14]\,
      R => I10
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(15),
      Q => \n_0_sig_btt_cntr_reg[15]\,
      R => I10
    );
\sig_btt_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[11]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[15]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[15]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[15]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[15]\,
      DI(2) => \n_0_sig_btt_cntr_reg[14]\,
      DI(1) => \n_0_sig_btt_cntr_reg[13]\,
      DI(0) => \n_0_sig_btt_cntr_reg[12]\,
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \n_0_sig_btt_cntr[15]_i_3\,
      S(2) => \n_0_sig_btt_cntr[15]_i_4\,
      S(1) => \n_0_sig_btt_cntr[15]_i_5\,
      S(0) => \n_0_sig_btt_cntr[15]_i_6\
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(16),
      Q => \n_0_sig_btt_cntr_reg[16]\,
      R => I10
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(17),
      Q => \n_0_sig_btt_cntr_reg[17]\,
      R => I10
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(18),
      Q => \n_0_sig_btt_cntr_reg[18]\,
      R => I10
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(19),
      Q => \n_0_sig_btt_cntr_reg[19]\,
      R => I10
    );
\sig_btt_cntr_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[15]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[19]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[19]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[19]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[19]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[19]\,
      DI(2) => \n_0_sig_btt_cntr_reg[18]\,
      DI(1) => \n_0_sig_btt_cntr_reg[17]\,
      DI(0) => \n_0_sig_btt_cntr_reg[16]\,
      O(3 downto 0) => sig_btt_cntr_prv0(19 downto 16),
      S(3) => \n_0_sig_btt_cntr[19]_i_3\,
      S(2) => \n_0_sig_btt_cntr[19]_i_4\,
      S(1) => \n_0_sig_btt_cntr[19]_i_5\,
      S(0) => \n_0_sig_btt_cntr[19]_i_6\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(1),
      Q => sig_btt_cntr(1),
      R => I10
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(20),
      Q => \n_0_sig_btt_cntr_reg[20]\,
      R => I10
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(21),
      Q => \n_0_sig_btt_cntr_reg[21]\,
      R => I10
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(22),
      Q => \n_0_sig_btt_cntr_reg[22]\,
      R => I10
    );
\sig_btt_cntr_reg[22]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_reg[22]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_reg[22]_i_4\,
      CO(0) => \n_3_sig_btt_cntr_reg[22]_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_sig_btt_cntr_reg[21]\,
      DI(0) => \n_0_sig_btt_cntr_reg[20]\,
      O(3) => \NLW_sig_btt_cntr_reg[22]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_prv0(22 downto 20),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_cntr[22]_i_5\,
      S(1) => \n_0_sig_btt_cntr[22]_i_6\,
      S(0) => \n_0_sig_btt_cntr[22]_i_7\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(2),
      Q => \n_0_sig_btt_cntr_reg[2]\,
      R => I10
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(3),
      Q => \n_0_sig_btt_cntr_reg[3]\,
      R => I10
    );
\sig_btt_cntr_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_reg[2]\,
      DI(1 downto 0) => sig_btt_cntr(1 downto 0),
      O(3 downto 1) => sig_btt_cntr_prv0(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr[3]_i_6\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(4),
      Q => \n_0_sig_btt_cntr_reg[4]\,
      R => I10
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(5),
      Q => \n_0_sig_btt_cntr_reg[5]\,
      R => I10
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(6),
      Q => \n_0_sig_btt_cntr_reg[6]\,
      R => I10
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(7),
      Q => \n_0_sig_btt_cntr_reg[7]\,
      R => I10
    );
\sig_btt_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \n_0_sig_btt_cntr[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr[7]_i_6\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(8),
      Q => \n_0_sig_btt_cntr_reg[8]\,
      R => I10
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sig_btt_cntr_prv(9),
      Q => \n_0_sig_btt_cntr_reg[9]\,
      R => I10
    );
sig_btt_eq_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(6),
      I1 => Dout(6),
      I2 => sig_btt_cntr_prv0(5),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(5),
      O => n_0_sig_btt_eq_0_i_10
    );
sig_btt_eq_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(20),
      I1 => Dout(20),
      I2 => sig_btt_cntr_prv0(21),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(21),
      O => n_0_sig_btt_eq_0_i_11
    );
sig_btt_eq_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(19),
      I1 => Dout(19),
      I2 => sig_btt_cntr_prv0(15),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(15),
      O => n_0_sig_btt_eq_0_i_12
    );
sig_btt_eq_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(13),
      I1 => Dout(13),
      I2 => sig_btt_cntr_prv0(14),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(14),
      O => n_0_sig_btt_eq_0_i_13
    );
sig_btt_eq_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(22),
      I1 => Dout(22),
      I2 => sig_btt_cntr_prv0(16),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(16),
      O => n_0_sig_btt_eq_0_i_14
    );
sig_btt_eq_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(18),
      I1 => Dout(18),
      I2 => sig_btt_cntr_prv0(17),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(17),
      O => n_0_sig_btt_eq_0_i_15
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
    port map (
      I0 => Dout(9),
      I1 => sig_ld_cmd,
      I2 => sig_btt_cntr_prv0(9),
      I3 => Dout(12),
      I4 => sig_btt_cntr_prv0(12),
      I5 => n_0_sig_btt_eq_0_i_7,
      O => n_0_sig_btt_eq_0_i_2
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
    port map (
      I0 => Dout(7),
      I1 => sig_ld_cmd,
      I2 => sig_btt_cntr_prv0(7),
      I3 => Dout(10),
      I4 => sig_btt_cntr_prv0(10),
      I5 => n_0_sig_btt_eq_0_i_10,
      O => n_0_sig_btt_eq_0_i_4
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => n_0_sig_btt_eq_0_i_11,
      I1 => n_0_sig_btt_eq_0_i_12,
      I2 => n_0_sig_btt_eq_0_i_13,
      I3 => n_0_sig_btt_eq_0_i_14,
      I4 => n_0_sig_btt_eq_0_i_15,
      O => n_0_sig_btt_eq_0_i_5
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => sig_ld_cmd,
      I1 => sig_btt_eq_0,
      O => n_0_sig_btt_eq_0_i_6
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(8),
      I1 => Dout(8),
      I2 => sig_btt_cntr_prv0(11),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(11),
      O => n_0_sig_btt_eq_0_i_7
    );
sig_btt_eq_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
    port map (
      I0 => sig_btt_cntr_prv0(4),
      I1 => Dout(4),
      I2 => sig_btt_cntr_prv0(3),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => Dout(3),
      O => n_0_sig_btt_eq_0_i_8
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_29_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => sig_btt_eq_0,
      R => \<const0>\
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
    port map (
      I0 => sig_ld_cmd,
      I1 => \^p_9_out_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^o6\,
      I4 => \^out\(5),
      I5 => I7,
      O => n_0_sig_cmd_empty_i_1
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd_empty_i_1,
      Q => \^p_9_out_0\,
      R => \<const0>\
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
    port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \^o6\,
      I4 => \^out\(5),
      I5 => I7,
      O => n_0_sig_cmd_full_i_1
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd_full_i_1,
      Q => sig_cmd_full,
      R => \<const0>\
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => Dout(23),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_curr_eof_reg,
      O => n_0_sig_curr_eof_reg_i_1
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_curr_eof_reg_i_1,
      Q => sig_curr_eof_reg,
      R => \^sig_eop_sent_reg0\
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(0),
      I1 => sig_ld_cmd,
      I2 => \^p_8_out\(0),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_curr_strt_offset[0]_i_1\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
    port map (
      I0 => sig_curr_strt_offset(1),
      I1 => sig_ld_cmd,
      I2 => \^p_8_out\(1),
      I3 => sig_eop_sent_reg,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_wr_fifo,
      O => \n_0_sig_curr_strt_offset[1]_i_1\
    );
\sig_curr_strt_offset[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_curr_strt_offset[0]_i_1\,
      Q => sig_curr_strt_offset(0),
      R => \<const0>\
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_curr_strt_offset[1]_i_1\,
      Q => sig_curr_strt_offset(1),
      R => \<const0>\
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
    port map (
      I0 => sig_btt_eq_0,
      I1 => ld_btt_cntr_reg2,
      I2 => \n_24_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      I3 => sig_eop_halt_xfer,
      I4 => I10,
      O => n_0_sig_eop_halt_xfer_i_1
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_eop_halt_xfer_i_1,
      Q => sig_eop_halt_xfer,
      R => \<const0>\
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => \^sig_eop_sent_reg0\
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
    port map (
      I0 => \^p_8_out\(0),
      I1 => ld_btt_cntr_reg1,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_fifo_mssai(0),
      O => \n_0_sig_fifo_mssai[0]_i_1\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
    port map (
      I0 => \^p_8_out\(0),
      I1 => \^p_8_out\(1),
      I2 => ld_btt_cntr_reg1,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_fifo_mssai(1),
      O => \n_0_sig_fifo_mssai[1]_i_1\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_fifo_mssai[0]_i_1\,
      Q => sig_fifo_mssai(0),
      R => \^sig_eop_sent_reg0\
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_fifo_mssai[1]_i_1\,
      Q => sig_fifo_mssai(1),
      R => \^sig_eop_sent_reg0\
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[0]\,
      I1 => \^p_8_out\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => sig_cmd_full,
      I5 => sig_sm_ld_dre_cmd,
      O => \n_0_sig_max_first_increment[0]_i_1\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
    port map (
      I0 => \n_0_sig_max_first_increment_reg[1]\,
      I1 => \^p_8_out\(0),
      I2 => \^p_8_out\(1),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_wr_fifo,
      I5 => sig_ld_cmd,
      O => \n_0_sig_max_first_increment[1]_i_1\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_max_first_increment[0]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[0]\,
      R => \<const0>\
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_max_first_increment[1]_i_1\,
      Q => \n_0_sig_max_first_increment_reg[1]\,
      R => \<const0>\
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_28_LOWER_DATAWIDTH.I_TSTRB_FIFO\,
      Q => \n_0_sig_max_first_increment_reg[2]\,
      R => \<const0>\
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => Dout(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \^p_8_out\(0),
      O => \n_0_sig_next_strt_offset[0]_i_1\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF87FF00007800"
    )
    port map (
      I0 => Dout(0),
      I1 => \^p_8_out\(0),
      I2 => Dout(1),
      I3 => sig_sm_ld_dre_cmd,
      I4 => sig_cmd_full,
      I5 => \^p_8_out\(1),
      O => \n_0_sig_next_strt_offset[1]_i_1\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_next_strt_offset[0]_i_1\,
      Q => \^p_8_out\(0),
      R => \^sig_eop_sent_reg0\
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_next_strt_offset[1]_i_1\,
      Q => \^p_8_out\(1),
      R => \^sig_eop_sent_reg0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_wr_status_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wsc2stat_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Din : in STD_LOGIC_VECTOR ( 0 to 6 )
  );
end axi_fb_datamoveraxi_datamover_wr_status_cntl;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_wr_status_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_10_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_18_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_5_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_6_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_8_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s2mm_dbg_data[12]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[13]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[14]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[15]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[16]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[17]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[18]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[21]_INST_0\ : label is "soft_lutpair142";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sig_addr_posted_cntr[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__0\ : label is "soft_lutpair141";
  attribute counter : integer;
  attribute counter of \sig_addr_posted_cntr_reg[0]\ : label is 14;
  attribute counter of \sig_addr_posted_cntr_reg[1]\ : label is 14;
  attribute counter of \sig_addr_posted_cntr_reg[2]\ : label is 14;
  attribute counter of \sig_addr_posted_cntr_reg[3]\ : label is 14;
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair141";
  attribute counter of \sig_wdc_statcnt_reg[0]\ : label is 15;
  attribute counter of \sig_wdc_statcnt_reg[1]\ : label is 15;
  attribute counter of \sig_wdc_statcnt_reg[2]\ : label is 15;
  attribute counter of \sig_wdc_statcnt_reg[3]\ : label is 15;
begin
  sig_halt_reg <= \^sig_halt_reg\;
  sig_wsc2stat_status(7 downto 0) <= \^sig_wsc2stat_status\(7 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized5\
    port map (
      D(2) => \n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(1) => \n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(0) => \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Din(0 to 6) => Din(0 to 6),
      Dout(5 downto 1) => sig_dcntl_sfifo_out(6 downto 2),
      Dout(0) => sig_dcntl_sfifo_out(0),
      E(0) => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1 => \^sig_wsc2stat_status\(4),
      I2 => \^sig_wsc2stat_status\(6),
      I3 => I3,
      I4(0) => sig_wresp_sfifo_out(1),
      I5 => \^sig_wsc2stat_status\(5),
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => \n_18_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O4 => O4,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => sig_rd_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_8_I_WRESP_STATUS_FIFO,
      Q => \^sig_wsc2stat_status\(5),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^sig_wsc2stat_status\(4),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_18_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \^sig_wsc2stat_status\(7),
      S => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => n_10_I_WRESP_STATUS_FIFO,
      Q => \^sig_wsc2stat_status\(6),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(3),
      Q => \^sig_wsc2stat_status\(0),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(4),
      Q => \^sig_wsc2stat_status\(1),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^sig_wsc2stat_status\(2),
      R => I2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^sig_wsc2stat_status\(3),
      R => I2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized4\
    port map (
      D(2) => n_4_I_WRESP_STATUS_FIFO,
      D(1) => n_5_I_WRESP_STATUS_FIFO,
      D(0) => n_6_I_WRESP_STATUS_FIFO,
      Dout(0) => sig_dcntl_sfifo_out(2),
      E(0) => n_3_I_WRESP_STATUS_FIFO,
      I1 => \^sig_wsc2stat_status\(5),
      I2 => \^sig_wsc2stat_status\(6),
      O1 => n_8_I_WRESP_STATUS_FIFO,
      O2(0) => sig_wresp_sfifo_out(1),
      O3 => n_10_I_WRESP_STATUS_FIFO,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => \^sig_halt_reg\,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_empty => sig_rd_empty_0,
      sig_rd_empty_0 => sig_rd_empty,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\s2mm_dbg_data[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_wsc2stat_status\(0),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(1)
    );
\s2mm_dbg_data[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_wsc2stat_status\(1),
      O => s2mm_dbg_data(2)
    );
\s2mm_dbg_data[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_wsc2stat_status\(2),
      O => s2mm_dbg_data(3)
    );
\s2mm_dbg_data[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_wsc2stat_status\(3),
      O => s2mm_dbg_data(4)
    );
\s2mm_dbg_data[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^sig_wsc2stat_status\(4),
      O => s2mm_dbg_data(5)
    );
\s2mm_dbg_data[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_wsc2stat_status\(5),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(6)
    );
\s2mm_dbg_data[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_wsc2stat_status\(6),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(7)
    );
\s2mm_dbg_data[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(8)
    );
\s2mm_dbg_data[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(0)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1__0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_3_I_WRESP_STATUS_FIFO,
      D => \n_0_sig_addr_posted_cntr[0]_i_1__0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_3_I_WRESP_STATUS_FIFO,
      D => n_6_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_3_I_WRESP_STATUS_FIFO,
      D => n_5_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => n_3_I_WRESP_STATUS_FIFO,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(1),
      I2 => sig_addr_posted_cntr_reg(0),
      I3 => sig_addr_posted_cntr_reg(2),
      I4 => sig_addr_posted_cntr_reg(3),
      O => O2
    );
sig_halt_cmplt_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_posted_cntr_reg(3),
      I2 => sig_addr_posted_cntr_reg(2),
      I3 => sig_addr_posted_cntr_reg(1),
      I4 => sig_addr_posted_cntr_reg(0),
      I5 => sig_addr_reg_empty,
      O => O3
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg\,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_stream_rst
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_halt_reg\,
      R => \<const0>\
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_16_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_15_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(2),
      I1 => \sig_wdc_statcnt_reg__0\(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_wrdata_cntl is
  port (
    sig_rd_empty : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    s2mm_wr_xfer_cmplt : out STD_LOGIC;
    s2mm_ld_nxt_len : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 0 to 6 );
    sig_data2skid_wlast : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    S0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    s2mm_err : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2skid_halt : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    Clken : out STD_LOGIC;
    s2mm_wr_len : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_ok_to_post_wr_addr : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    sig_ibtt2wdc_tvalid : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stop_request : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC;
    sig_halt_reg_dly3_1 : in STD_LOGIC;
    sig_len_fifo_full : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_wrdata_cntl;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_wrdata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^s0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_tag[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_tag[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_2 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_3 : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_5__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_skid_reg_i_2 : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_3 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_4 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_5 : STD_LOGIC;
  signal n_0_sig_wr_xfer_cmplt_i_4 : STD_LOGIC;
  signal \n_26_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^s2mm_ld_nxt_len\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal \^sig_data2skid_wlast\ : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_s2mm_ld_nxt_len0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  signal sig_wr_xfer_cmplt0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gc1.count_d1[8]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gc1.count_d1[8]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[10]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[11]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[8]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s2mm_dbg_data[9]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3__0\ : label is "soft_lutpair168";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 16;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 16;
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_3 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_5__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_mvalid_stop_reg_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_3 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_5 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_sready_stop_reg_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[0]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[1]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[2]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of sig_wr_xfer_cmplt_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of sig_wr_xfer_cmplt_i_4 : label is "soft_lutpair172";
begin
  Din(0 to 6) <= \^din\(0 to 6);
  O5 <= \^o5\;
  O6 <= \^o6\;
  S0 <= \^s0\;
  s2mm_ld_nxt_len <= \^s2mm_ld_nxt_len\;
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_data2skid_wlast <= \^sig_data2skid_wlast\;
  sig_halt_reg <= \^sig_halt_reg\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized9\
    port map (
      Clken => sig_wr_fifo,
      D(7 downto 0) => p_0_in(7 downto 0),
      Din(20 downto 19) => I5(1 downto 0),
      Din(18 downto 0) => I7(18 downto 0),
      Dout(14 downto 12) => p_0_out(26 downto 24),
      Dout(11 downto 4) => p_0_out(21 downto 14),
      Dout(3 downto 0) => p_0_out(3 downto 0),
      I1 => \n_0_sig_dbeat_cntr[7]_i_3__0\,
      I10 => n_0_sig_first_dbeat_reg,
      I11 => \^sig_next_calc_error_reg\,
      I2 => n_0_sig_last_skid_reg_i_2,
      I3 => I2,
      I4 => I3,
      I5 => \^sig_data2all_tlast_error\,
      I6 => \^sig_halt_reg\,
      I7 => \n_0_sig_last_dbeat_i_2__0\,
      I8 => \n_0_sig_last_dbeat_i_4__0\,
      I9 => n_0_sig_last_dbeat_reg,
      O1 => \n_26_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O2 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O3 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => O4,
      O6 => \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O7 => \n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      S0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      hold_ff_q => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      s2mm_dbg_data(0) => s2mm_dbg_data(4),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_s2mm_ld_nxt_len0 => sig_s2mm_ld_nxt_len0,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_tlast_err_stop\,
      I2 => sig_inhibit_rdy_n,
      I3 => I4,
      I4 => \^sig_push_to_wsc\,
      I5 => \^sig_data2all_tlast_error\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => \^sig_tlast_err_stop\,
      R => \<const0>\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_data2all_tlast_error\,
      I2 => \^sig_halt_reg\,
      I3 => DOBDO(0),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^sig_data2all_tlast_error\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^s2mm_ld_nxt_len\,
      I1 => sig_len_fifo_full,
      O => Clken
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_halt_reg\,
      I2 => sig_rd_empty_0,
      I3 => s2mm_allow_addr_req,
      I4 => sig_addr_reg_empty,
      I5 => sig_ok_to_post_wr_addr,
      O => \^s0\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gc1.count_d1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \^o6\
    );
\gc1.count_d1[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_skid2data_wready,
      I3 => \^sig_data2all_tlast_error\,
      O => O16
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_skid2data_wready,
      I3 => \^sig_data2all_tlast_error\,
      I4 => \^o6\,
      I5 => \^sig_halt_reg\,
      O => O7
    );
\s2mm_dbg_data[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^din\(1),
      O => s2mm_dbg_data(2)
    );
\s2mm_dbg_data[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^din\(0),
      O => s2mm_dbg_data(3)
    );
\s2mm_dbg_data[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^din\(3),
      I1 => s2mm_dbg_sel(0),
      O => s2mm_dbg_data(0)
    );
\s2mm_dbg_data[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      I1 => \^din\(2),
      O => s2mm_dbg_data(1)
    );
s2mm_err_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => I5(1),
      O => s2mm_err
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9669964"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4D2B4D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4000"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => \^sig_next_calc_error_reg\,
      Q => \^din\(4),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => DOBDO(0),
      I2 => \^sig_halt_reg\,
      I3 => \^sig_data2all_tlast_error\,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \^din\(6),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_halt_reg\,
      I2 => DOBDO(0),
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_data2wsc_last_err0,
      Q => \^din\(5),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_data2wsc_tag[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFFFF"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_2,
      I1 => n_0_sig_dqual_reg_full_i_3,
      I2 => n_0_sig_push_to_wsc_i_3,
      I3 => I6,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_data2wsc_tag[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAFFEA"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => \^sig_data2all_tlast_error\,
      I2 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => n_0_sig_dqual_reg_full_i_3,
      I4 => n_0_sig_dqual_reg_full_i_2,
      I5 => \^sig_tlast_err_stop\,
      O => \n_0_sig_data2wsc_tag[3]_i_2\
    );
\sig_data2wsc_tag_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_next_tag_reg(0),
      Q => \^din\(3),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_data2wsc_tag_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_next_tag_reg(1),
      Q => \^din\(2),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_data2wsc_tag_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_next_tag_reg(2),
      Q => \^din\(1),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_data2wsc_tag_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_data2wsc_tag[3]_i_2\,
      D => sig_next_tag_reg(3),
      Q => \^din\(0),
      R => \n_0_sig_data2wsc_tag[3]_i_1\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I1 => n_0_sig_dqual_reg_full_i_2,
      I2 => n_0_sig_dqual_reg_full_i_3,
      O => \n_0_sig_dbeat_cntr[7]_i_1__0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_dbeat_cntr[7]_i_3__0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4FFF4F4F"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_dqual_reg_empty,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => n_0_sig_dqual_reg_full_i_2,
      I4 => n_0_sig_dqual_reg_full_i_3,
      I5 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_push_dqual_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => n_0_sig_dqual_reg_full_i_2,
      I4 => n_0_sig_dqual_reg_full_i_3,
      I5 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => n_0_sig_last_skid_reg_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      O => n_0_sig_dqual_reg_full_i_2
    );
sig_dqual_reg_full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_skid2data_wready,
      I3 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => n_0_sig_dqual_reg_full_i_3
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_34_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_first_dbeat_reg,
      R => \<const0>\
    );
\sig_halt_cmplt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554FFFFFFFFFFFF"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => \^sig_halt_reg_dly3\,
      I5 => sig_halt_reg_dly3_1,
      O => O17
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_halt_reg\,
      I1 => \^sig_data2all_tlast_error\,
      O => O2
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg\,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_halt_reg\,
      R => \<const0>\
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => \n_0_sig_last_dbeat_i_5__0\,
      I1 => n_0_sig_push_to_wsc_i_5,
      I2 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => sig_skid2data_wready,
      I5 => n_0_sig_wr_xfer_cmplt_i_4,
      O => \n_0_sig_last_dbeat_i_2__0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
    port map (
      I0 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => sig_skid2data_wready,
      I3 => n_0_sig_wr_xfer_cmplt_i_4,
      I4 => n_0_sig_push_to_wsc_i_5,
      I5 => n_0_sig_last_skid_reg_i_2,
      O => \n_0_sig_last_dbeat_i_4__0\
    );
\sig_last_dbeat_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(3),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_last_dbeat_i_5__0\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_33_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_dqual_reg_full_i_3,
      I1 => \^sig_data2skid_wlast\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => n_0_sig_last_skid_reg_i_2,
      O => \^sig_data2skid_wlast\
    );
sig_last_skid_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_skid_reg_i_2
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_dqual_reg_full,
      I3 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => O1
    );
\sig_mvalid_stop_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_halt_reg_dly2\,
      I1 => \^sig_halt_reg_dly3\,
      O => sig_data2skid_halt
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_halt_reg\,
      I2 => sig_rd_empty_0,
      I3 => s2mm_allow_addr_req,
      I4 => sig_addr_reg_empty,
      I5 => sig_ok_to_post_wr_addr,
      O => sig_push_addr_reg1_out
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
    port map (
      I0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I1 => n_0_sig_dqual_reg_full_i_3,
      I2 => n_0_sig_dqual_reg_full_i_2,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
    port map (
      I0 => \n_26_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => sig_dqual_reg_empty,
      I4 => I2,
      I5 => \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => sig_push_dqual_reg
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(26),
      Q => \^sig_next_calc_error_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(18),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(19),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(20),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(21),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(14),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(15),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(16),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(17),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(0),
      Q => sig_next_tag_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(1),
      Q => sig_next_tag_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(2),
      Q => sig_next_tag_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(3),
      Q => sig_next_tag_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s0\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O15
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => \<const0>\
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0B0A000"
    )
    port map (
      I0 => \^sig_push_to_wsc\,
      I1 => \^sig_tlast_err_stop\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => I6,
      I4 => n_0_sig_push_to_wsc_i_3,
      I5 => n_0_sig_push_to_wsc_i_4,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => \^sig_tlast_err_stop\,
      I2 => \^sig_data2all_tlast_error\,
      I3 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => n_0_sig_push_to_wsc_i_3
    );
sig_push_to_wsc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_27_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_28_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => sig_skid2data_wready,
      I3 => n_0_sig_wr_xfer_cmplt_i_4,
      I4 => n_0_sig_push_to_wsc_i_5,
      I5 => n_0_sig_last_skid_reg_i_2,
      O => n_0_sig_push_to_wsc_i_4
    );
sig_push_to_wsc_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(6),
      I1 => \sig_dbeat_cntr_reg__0\(5),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      O => n_0_sig_push_to_wsc_i_5
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => \<const0>\
    );
sig_s2mm_ld_nxt_len_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_s2mm_ld_nxt_len0,
      Q => \^s2mm_ld_nxt_len\,
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(4),
      Q => s2mm_wr_len(0),
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(5),
      Q => s2mm_wr_len(1),
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(6),
      Q => s2mm_wr_len(2),
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(7),
      Q => s2mm_wr_len(3),
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(8),
      Q => s2mm_wr_len(4),
      R => sig_stream_rst
    );
\sig_s2mm_wr_len_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I7(9),
      Q => s2mm_wr_len(5),
      R => sig_stream_rst
    );
\sig_sready_stop_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_stop_request,
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O10
    );
\sig_sstrb_stop_mask[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(0),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O14
    );
\sig_sstrb_stop_mask[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(1),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O13
    );
\sig_sstrb_stop_mask[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(2),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O12
    );
\sig_sstrb_stop_mask[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_sstrb_stop_mask(3),
      I2 => \^sig_halt_reg_dly3\,
      I3 => \^sig_halt_reg_dly2\,
      O => O11
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(0),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => Q(0),
      O => O8(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(1),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => Q(1),
      O => O8(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(2),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => Q(2),
      O => O8(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(3),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => Q(3),
      O => O8(3)
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(0),
      I3 => n_0_sig_last_dbeat_reg,
      O => O9(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(1),
      I3 => n_0_sig_last_dbeat_reg,
      O => O9(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(2),
      I3 => n_0_sig_last_dbeat_reg,
      O => O9(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(3),
      I3 => n_0_sig_last_dbeat_reg,
      O => O9(3)
    );
\sig_wdc_statcnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => I4,
      I3 => sig_inhibit_rdy_n,
      O => O3
    );
sig_wr_xfer_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_data2skid_wlast\,
      I1 => \^o5\,
      O => sig_wr_xfer_cmplt0
    );
sig_wr_xfer_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888A8888"
    )
    port map (
      I0 => sig_ibtt2wdc_tvalid,
      I1 => \^sig_halt_reg\,
      I2 => \^o6\,
      I3 => \^sig_data2all_tlast_error\,
      I4 => sig_skid2data_wready,
      I5 => n_0_sig_wr_xfer_cmplt_i_4,
      O => \^o5\
    );
sig_wr_xfer_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      O => n_0_sig_wr_xfer_cmplt_i_4
    );
sig_wr_xfer_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_wr_xfer_cmplt0,
      Q => s2mm_wr_xfer_cmplt,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverblk_mem_gen_v8_1_synth is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamoverblk_mem_gen_v8_1_synth;

architecture STRUCTURE of axi_fb_datamoverblk_mem_gen_v8_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axi_fb_datamoverblk_mem_gen_top
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_1_synth";
end \axi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\axi_fb_datamoverblk_mem_gen_top__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_s2mm_realign is
  port (
    sig_wr_fifo : out STD_LOGIC;
    dre2skid_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_dre2ibtt_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    sig_dre2ibtt_tdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_0_in2_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    skid2dre_wvalid : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_fb_datamoveraxi_datamover_s2mm_realign;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_s2mm_realign is
  signal \<const1>\ : STD_LOGIC;
  signal \I_MSSAI_SKID_BUF/sig_reset_reg\ : STD_LOGIC;
  signal \LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lsig_tlast_err_reg1 : STD_LOGIC;
  signal \n_10_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_18_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_20_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_20_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_21_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_24_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_25_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_26_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_27_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_29_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\ : STD_LOGIC;
  signal \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_8_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal \n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out_0 : STD_LOGIC;
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_curr_btt_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_curr_dest_align_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_curr_eof_reg : STD_LOGIC;
  signal sig_data_reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_fifo_eof_out : STD_LOGIC;
  signal sig_fifo_tlast_out : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_flush_db1031_out : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_scatter2dre_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
begin
\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\: entity work.axi_fb_datamoveraxi_datamover_s2mm_dre
    port map (
      DIBDI(14 downto 0) => DIBDI(14 downto 0),
      Dout(1 downto 0) => sig_curr_dest_align_reg(1 downto 0),
      I1 => \n_20_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I2 => \n_10_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I3 => \n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I4 => \n_8_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I5 => \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      I6(31 downto 0) => sig_data_reg_out(31 downto 0),
      I7 => \n_24_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O1 => sig_dre2ibtt_tvalid,
      O10 => \n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O11 => \n_29_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O2 => \n_18_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O3 => \n_20_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O4 => \n_21_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O5 => \n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O6 => \n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O7 => \n_25_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O8 => \n_26_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O9 => \n_27_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      addr_i_p1(4 downto 0) => \LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(4 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5) => sig_fifo_tlast_out,
      \out\(4) => sig_fifo_eof_out,
      \out\(3 downto 0) => sig_scatter2dre_tstrb(3 downto 0),
      p_0_in => p_0_in,
      p_3_out => p_3_out,
      p_8_out(1 downto 0) => p_8_out(1 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(17 downto 0) => sig_dre2ibtt_tdata(17 downto 0),
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_flush_db2 => sig_flush_db2,
      sig_rd_empty => sig_rd_empty,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_stream_rst => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_tlast_err_reg1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => p_0_out,
      Q => lsig_tlast_err_reg1,
      R => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_tlast_err_reg2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => lsig_tlast_err_reg1,
      Q => DIBDI(15),
      R => sig_stream_rst
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.axi_fb_datamoveraxi_datamover_s2mm_scatter
    port map (
      Dout(23) => sig_curr_eof_reg,
      Dout(22 downto 0) => sig_curr_btt_reg(22 downto 0),
      E(0) => E(0),
      I1 => \n_27_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I10 => \n_28_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I11(31 downto 0) => I2(31 downto 0),
      I2 => \n_26_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I3 => \n_25_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I4 => \n_24_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I5 => I1,
      I6 => \n_23_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I7 => \n_29_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I8 => \n_21_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      I9 => \n_18_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O1 => \n_7_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O2 => \n_8_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O3 => \n_9_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O4 => \n_10_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O5 => sig_mvalid_stop,
      O6 => \n_20_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O7 => \n_24_GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\,
      O8(31 downto 0) => sig_data_reg_out(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      addr_i_p1(4 downto 0) => \LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(4 downto 0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5) => sig_fifo_tlast_out,
      \out\(4) => sig_fifo_eof_out,
      \out\(3 downto 0) => sig_scatter2dre_tstrb(3 downto 0),
      p_0_in2_in => p_0_in2_in,
      p_0_out => p_0_out,
      p_8_out(1 downto 0) => p_8_out(1 downto 0),
      p_9_out_0 => p_9_out_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_eop_sent => sig_eop_sent,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1031_out => sig_flush_db1031_out,
      sig_flush_db2 => sig_flush_db2,
      sig_reset_reg => \I_MSSAI_SKID_BUF/sig_reset_reg\,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wvalid => skid2dre_wvalid
    );
I_DRE_CNTL_FIFO: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized6\
    port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      Din(27 downto 0) => Din(27 downto 0),
      Dout(25) => sig_curr_eof_reg,
      Dout(24 downto 2) => sig_curr_btt_reg(22 downto 0),
      Dout(1 downto 0) => sig_curr_dest_align_reg(1 downto 0),
      I1 => \n_20_GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\,
      O1 => sig_wr_fifo,
      O2 => O1,
      Q(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => \I_MSSAI_SKID_BUF/sig_reset_reg\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_v8_1__parameterized0\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_v8_1__parameterized0\ : entity is "blk_mem_gen_v8_1";
end \axi_fb_datamoverblk_mem_gen_v8_1__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_v8_1__parameterized0\ is
begin
inst_blk_mem_gen: entity work.axi_fb_datamoverblk_mem_gen_v8_1_synth
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverblk_mem_gen_v8_1__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverblk_mem_gen_v8_1__parameterized2\ : entity is "blk_mem_gen_v8_1";
end \axi_fb_datamoverblk_mem_gen_v8_1__parameterized2\;

architecture STRUCTURE of \axi_fb_datamoverblk_mem_gen_v8_1__parameterized2\ is
begin
inst_blk_mem_gen: entity work.\axi_fb_datamoverblk_mem_gen_v8_1_synth__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamovermemory is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rd_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC
  );
end axi_fb_datamovermemory;

architecture STRUCTURE of axi_fb_datamovermemory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\axi_fb_datamoverblk_mem_gen_v8_1__parameterized0\
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(7 downto 0) => I3(7 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamovermemory__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamovermemory__parameterized0\ : entity is "memory";
end \axi_fb_datamovermemory__parameterized0\;

architecture STRUCTURE of \axi_fb_datamovermemory__parameterized0\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.\axi_fb_datamoverblk_mem_gen_v8_1__parameterized2\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I3(8 downto 0) => I3(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverfifo_generator_ramfifo is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverfifo_generator_ramfifo;

architecture STRUCTURE of axi_fb_datamoverfifo_generator_ramfifo is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_1_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_5_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_7_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_data_fifo_wr_cnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  DOBDO(6 downto 0) <= \^dobdo\(6 downto 0);
  O2 <= \^o2\;
  sig_data_fifo_wr_cnt(0) <= \^sig_data_fifo_wr_cnt\(0);
\gntv_or_sync_fifo.gl0.rd\: entity work.axi_fb_datamoverrd_logic
    port map (
      DOBDO(0) => \^dobdo\(0),
      E(0) => O1,
      I1 => \n_1_gntv_or_sync_fifo.gl0.wr\,
      I2(0) => E(0),
      I3 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I4 => I2,
      I5 => I1,
      I6(7 downto 0) => p_8_out_0(7 downto 0),
      I7 => I3,
      I8 => I4,
      I9(0) => I6(0),
      O1 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      O11 => O11,
      O2 => \^o2\,
      O3 => O3,
      O4 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      O5 => \n_7_gntv_or_sync_fifo.gl0.rd\,
      O6(7 downto 0) => p_19_out(7 downto 0),
      O7 => O7,
      O8(7 downto 0) => rd_pntr_plus1(7 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => \^sig_data_fifo_wr_cnt\(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.axi_fb_datamoverwr_logic
    port map (
      E(0) => E(0),
      O1 => \n_1_gntv_or_sync_fifo.gl0.wr\,
      O2 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O6(7 downto 0) => p_19_out(7 downto 0),
      O8(7 downto 0) => rd_pntr_plus1(7 downto 0),
      Q(7 downto 0) => p_8_out_0(7 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      sig_data_fifo_wr_cnt(0) => \^sig_data_fifo_wr_cnt\(0)
    );
\gntv_or_sync_fifo.mem\: entity work.axi_fb_datamovermemory
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => \^dobdo\(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => \n_5_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_7_gntv_or_sync_fifo.gl0.rd\,
      I3(7 downto 0) => p_8_out_0(7 downto 0),
      I4 => I1,
      I5 => \n_0_gntv_or_sync_fifo.gl0.rd\,
      I6 => I2,
      I7 => \^o2\,
      O10 => O10,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => p_19_out(7 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverfifo_generator_ramfifo__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverfifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \axi_fb_datamoverfifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverfifo_generator_ramfifo__parameterized0\ is
  signal \grss.rsts/comp0\ : STD_LOGIC;
  signal \grss.rsts/comp1\ : STD_LOGIC;
  signal \grss.rsts/ram_empty_i_reg0\ : STD_LOGIC;
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_19_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_20_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_24_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_25_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_26_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\axi_fb_datamoverrd_logic__parameterized0\
    port map (
      I1 => \n_20_gntv_or_sync_fifo.gl0.wr\,
      I2 => \n_19_gntv_or_sync_fifo.gl0.wr\,
      I3 => I2,
      I4 => I1,
      I5(7 downto 0) => p_8_out(7 downto 0),
      I6(7 downto 0) => wr_pntr_plus1(7 downto 0),
      I7 => I4,
      I8 => I5,
      I9 => I6,
      O1 => O1,
      O2(0) => rd_pntr_plus1(8),
      O3 => O3,
      O4 => \n_24_gntv_or_sync_fifo.gl0.rd\,
      O5 => \n_25_gntv_or_sync_fifo.gl0.rd\,
      O6 => \n_26_gntv_or_sync_fifo.gl0.rd\,
      Q(8 downto 0) => p_19_out(8 downto 0),
      comp0 => \grss.rsts/comp0\,
      comp1 => \grss.rsts/comp1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      ram_empty_i_reg0 => \grss.rsts/ram_empty_i_reg0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\axi_fb_datamoverwr_logic__parameterized0\
    port map (
      I1 => \n_25_gntv_or_sync_fifo.gl0.rd\,
      I2(0) => p_19_out(8),
      I3(0) => rd_pntr_plus1(8),
      O1(8 downto 0) => p_8_out(8 downto 0),
      O2 => O2,
      O3 => \n_19_gntv_or_sync_fifo.gl0.wr\,
      O4 => \n_20_gntv_or_sync_fifo.gl0.wr\,
      Q(7 downto 0) => wr_pntr_plus1(7 downto 0),
      comp0 => \grss.rsts/comp0\,
      comp1 => \grss.rsts/comp1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      p_3_out => p_3_out,
      ram_empty_i_reg0 => \grss.rsts/ram_empty_i_reg0\,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_stream_rst => sig_stream_rst,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\axi_fb_datamovermemory__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => \n_24_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_26_gntv_or_sync_fifo.gl0.rd\,
      I3(8 downto 0) => p_8_out(8 downto 0),
      Q(8 downto 0) => p_19_out(8 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverfifo_generator_top is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverfifo_generator_top;

architecture STRUCTURE of axi_fb_datamoverfifo_generator_top is
begin
\grf.rf\: entity work.axi_fb_datamoverfifo_generator_ramfifo
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I6(0) => I6(0),
      O1 => O1(0),
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverfifo_generator_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverfifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \axi_fb_datamoverfifo_generator_top__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverfifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\axi_fb_datamoverfifo_generator_ramfifo__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverfifo_generator_v11_0_synth is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverfifo_generator_v11_0_synth;

architecture STRUCTURE of axi_fb_datamoverfifo_generator_v11_0_synth is
begin
\gconvfifo.rf\: entity work.axi_fb_datamoverfifo_generator_top
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I6(0) => I6(0),
      O1(0) => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverfifo_generator_v11_0_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverfifo_generator_v11_0_synth__parameterized0\ : entity is "fifo_generator_v11_0_synth";
end \axi_fb_datamoverfifo_generator_v11_0_synth__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverfifo_generator_v11_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\axi_fb_datamoverfifo_generator_top__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoverfifo_generator_v11_0 is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoverfifo_generator_v11_0;

architecture STRUCTURE of axi_fb_datamoverfifo_generator_v11_0 is
begin
inst_fifo_gen: entity work.axi_fb_datamoverfifo_generator_v11_0_synth
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I6(0) => I6(0),
      O1 => O1(0),
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoverfifo_generator_v11_0__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoverfifo_generator_v11_0__parameterized0\ : entity is "fifo_generator_v11_0";
end \axi_fb_datamoverfifo_generator_v11_0__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoverfifo_generator_v11_0__parameterized0\ is
begin
inst_fifo_gen: entity work.\axi_fb_datamoverfifo_generator_v11_0_synth__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoversync_fifo_fg is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hold_ff_q : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoversync_fifo_fg;

architecture STRUCTURE of axi_fb_datamoversync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.axi_fb_datamoverfifo_generator_v11_0
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I6(0) => I6(0),
      O1(0) => O1,
      O10 => O10,
      O11 => O11,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9 => O9,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoversync_fifo_fg__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoversync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \axi_fb_datamoversync_fifo_fg__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoversync_fifo_fg__parameterized0\ is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\axi_fb_datamoverfifo_generator_v11_0__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => I1,
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_sfifo_autord is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_input_accept59_out : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoveraxi_datamover_sfifo_autord;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_sfifo_autord is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal hold_ff_q : STD_LOGIC;
  signal \n_46_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.axi_fb_datamoversync_fifo_fg
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I6(0) => I6(0),
      O1 => O1(0),
      O10 => O9,
      O11 => O10,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => \n_46_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      O8 => O7,
      O9 => O8,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      hold_ff_q => hold_ff_q,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => \n_46_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => hold_ff_q,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \axi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_36_BLK_MEM.I_SYNC_FIFOGEN_FIFO\ : STD_LOGIC;
begin
  O3 <= \^o3\;
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\axi_fb_datamoversync_fifo_fg__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I1 => \^o3\,
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => O2,
      O3 => \n_36_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
hold_ff_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => \n_36_BLK_MEM.I_SYNC_FIFOGEN_FIFO\,
      Q => \^o3\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_rd_sf is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_data_fifo_wr_cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_input_accept59_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_skid2dre_wready : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axi_fb_datamoveraxi_datamover_rd_sf;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_rd_sf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\ : STD_LOGIC;
  signal n_0_sig_ok_to_post_rd_addr_i_2 : STD_LOGIC;
  signal \n_0_sig_token_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_token_cntr[3]_i_2\ : STD_LOGIC;
  signal n_43_I_DATA_FIFO : STD_LOGIC;
  signal n_44_I_DATA_FIFO : STD_LOGIC;
  signal n_45_I_DATA_FIFO : STD_LOGIC;
  signal n_46_I_DATA_FIFO : STD_LOGIC;
  signal n_49_I_DATA_FIFO : STD_LOGIC;
  signal \n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal \n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal \n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal \n_7_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal sig_curr_drr_reg : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 37 to 37 );
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_2 : label is "soft_lutpair87";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sig_token_cntr[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair87";
  attribute counter : integer;
  attribute counter of \sig_token_cntr_reg[0]\ : label is 23;
  attribute counter of \sig_token_cntr_reg[1]\ : label is 23;
  attribute counter of \sig_token_cntr_reg[2]\ : label is 23;
  attribute counter of \sig_token_cntr_reg[3]\ : label is 23;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_8_out <= \^p_8_out\;
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => I5,
      I1 => p_7_out,
      I2 => \^q\(0),
      I3 => p_5_out(0),
      O => O6
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88B8BB88BB8"
    )
    port map (
      I0 => I4,
      I1 => p_7_out,
      I2 => p_5_out(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => p_5_out(0),
      O => O5
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\axi_fb_datamoveraxi_datamover_fifo__parameterized3\
    port map (
      D(1) => \n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      D(0) => \n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      DOBDO(0) => sig_data_fifo_data_out(37),
      Din(4 downto 0) => Din(4 downto 0),
      Dout(0) => sig_curr_drr_reg,
      E(0) => \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      I1 => n_46_I_DATA_FIFO,
      I2 => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      O1 => sig_wr_fifo,
      O2 => O1,
      O3(1) => \n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      O3(0) => \n_7_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_45_I_DATA_FIFO,
      Q => \^p_8_out\,
      R => \<const0>\
    );
\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      D => \n_5_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => p_5_out(0),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      D => \n_4_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => p_5_out(1),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      D => \n_7_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => \^q\(0),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_8_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      D => \n_6_INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\,
      Q => \^q\(1),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_43_I_DATA_FIFO,
      Q => p_7_out,
      R => \<const0>\
    );
I_DATA_FIFO: entity work.axi_fb_datamoveraxi_datamover_sfifo_autord
    port map (
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOBDO(6) => DOBDO(5),
      DOBDO(5) => sig_data_fifo_data_out(37),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      Dout(0) => sig_curr_drr_reg,
      E(0) => E(0),
      I1 => I1,
      I2 => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I3 => n_0_sig_ok_to_post_rd_addr_i_2,
      I4 => I3,
      I6(0) => I6(0),
      O1(0) => O2,
      O10 => n_49_I_DATA_FIFO,
      O2 => O4,
      O3 => O3,
      O4 => n_43_I_DATA_FIFO,
      O5 => n_44_I_DATA_FIFO,
      O6 => n_45_I_DATA_FIFO,
      O7 => n_46_I_DATA_FIFO,
      O8 => O7,
      O9 => O8,
      Q(3 downto 0) => \sig_token_cntr_reg__0\(3 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_7_out => p_7_out,
      p_8_out => \^p_8_out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_rd_empty => sig_rd_empty,
      sig_skid2dre_wready => sig_skid2dre_wready
    );
\OMIT_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_44_I_DATA_FIFO,
      Q => \n_0_OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(3),
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(1),
      I3 => \sig_token_cntr_reg__0\(2),
      O => n_0_sig_ok_to_post_rd_addr_i_2
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \<const1>\,
      D => n_49_I_DATA_FIFO,
      Q => sig_sf_allow_addr_req,
      R => \<const0>\
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[0]_i_1\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5500AA00AAFD5D"
    )
    port map (
      I0 => I2,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => I3,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[1]_i_1\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F05AF0F0F0F00DAD"
    )
    port map (
      I0 => I2,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => \sig_token_cntr_reg__0\(2),
      I3 => I3,
      I4 => \sig_token_cntr_reg__0\(1),
      I5 => \sig_token_cntr_reg__0\(0),
      O => \n_0_sig_token_cntr[2]_i_1\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55565557AAAAAAA8"
    )
    port map (
      I0 => I3,
      I1 => \sig_token_cntr_reg__0\(0),
      I2 => \sig_token_cntr_reg__0\(1),
      I3 => \sig_token_cntr_reg__0\(2),
      I4 => \sig_token_cntr_reg__0\(3),
      I5 => I2,
      O => \n_0_sig_token_cntr[3]_i_1\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6CCCCCCCCCCCC11"
    )
    port map (
      I0 => I2,
      I1 => \sig_token_cntr_reg__0\(3),
      I2 => I3,
      I3 => \sig_token_cntr_reg__0\(2),
      I4 => \sig_token_cntr_reg__0\(0),
      I5 => \sig_token_cntr_reg__0\(1),
      O => \n_0_sig_token_cntr[3]_i_2\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[0]_i_1\,
      Q => \sig_token_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[1]_i_1\,
      Q => \sig_token_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[2]_i_1\,
      Q => \sig_token_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_mm2s_aclk,
      CE => \n_0_sig_token_cntr[3]_i_1\,
      D => \n_0_sig_token_cntr[3]_i_2\,
      Q => \sig_token_cntr_reg__0\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_wr_sf is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_len_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_len_fifo_full : out STD_LOGIC;
    hold_ff_q : out STD_LOGIC;
    sig_ok_to_post_wr_addr : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ibtt2wdc_tvalid : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_dre2ibtt_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clken : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dre2ibtt_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    s2mm_wr_len : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_wr_sf;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_wr_sf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[3]_i_7\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[3]_i_8\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[3]_i_9\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[7]_i_7\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[7]_i_8\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[7]_i_9\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[9]_i_4\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt[9]_i_5\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_uncom_wrcnt_reg[7]_i_1\ : STD_LOGIC;
  signal n_10_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_19_I_WR_LEN_FIFO : STD_LOGIC;
  signal \n_1_sig_uncom_wrcnt_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_uncom_wrcnt_reg[7]_i_1\ : STD_LOGIC;
  signal n_20_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_21_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_22_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_23_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_24_I_WR_LEN_FIFO : STD_LOGIC;
  signal \n_2_sig_uncom_wrcnt_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_uncom_wrcnt_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_I_WR_LEN_FIFO : STD_LOGIC;
  signal \n_3_sig_uncom_wrcnt_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_uncom_wrcnt_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_uncom_wrcnt_reg[9]_i_2\ : STD_LOGIC;
  signal n_4_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_5_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_6_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_7_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_8_I_WR_LEN_FIFO : STD_LOGIC;
  signal n_9_I_WR_LEN_FIFO : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_len_fifo_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_uncom_wrcnt : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_sig_uncom_wrcnt_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_uncom_wrcnt_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  p_0_in <= \^p_0_in\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_DATA_FIFO: entity work.\axi_fb_datamoveraxi_datamover_sfifo_autord__parameterized0\
    port map (
      D(31 downto 0) => D(31 downto 0),
      DIBDI(1 downto 0) => DIBDI(1 downto 0),
      DOBDO(0) => DOBDO(0),
      I2 => I2,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      O1 => O1,
      O2 => \^p_0_in\,
      O3 => hold_ff_q,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_stream_rst => sig_stream_rst
    );
I_WR_LEN_FIFO: entity work.\axi_fb_datamoversrl_fifo_f__parameterized8\
    port map (
      CO(0) => CO(0),
      Clken => Clken,
      Dout(0) => sig_len_fifo_data_out(7),
      Dout(1) => sig_len_fifo_data_out(6),
      Dout(2) => sig_len_fifo_data_out(5),
      Dout(3) => sig_len_fifo_data_out(4),
      Dout(4) => sig_len_fifo_data_out(3),
      Dout(5) => sig_len_fifo_data_out(2),
      Dout(6) => sig_len_fifo_data_out(1),
      Dout(7) => sig_len_fifo_data_out(0),
      I1 => \^p_0_in\,
      I3 => I3,
      O1 => sig_len_fifo_empty,
      O2 => n_19_I_WR_LEN_FIFO,
      O3 => n_20_I_WR_LEN_FIFO,
      O4 => n_21_I_WR_LEN_FIFO,
      O5 => n_22_I_WR_LEN_FIFO,
      O6 => n_23_I_WR_LEN_FIFO,
      O7 => n_24_I_WR_LEN_FIFO,
      Q(9 downto 0) => sig_uncom_wrcnt(9 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in(7) => n_3_I_WR_LEN_FIFO,
      p_0_in(6) => n_4_I_WR_LEN_FIFO,
      p_0_in(5) => n_5_I_WR_LEN_FIFO,
      p_0_in(4) => n_6_I_WR_LEN_FIFO,
      p_0_in(3) => n_7_I_WR_LEN_FIFO,
      p_0_in(2) => n_8_I_WR_LEN_FIFO,
      p_0_in(1) => n_9_I_WR_LEN_FIFO,
      p_0_in(0) => n_10_I_WR_LEN_FIFO,
      p_3_out => p_3_out,
      s2mm_wr_len(5 downto 0) => s2mm_wr_len(5 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_stream_rst => sig_stream_rst
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_ok_to_post_wr_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => \<const1>\,
      D => I1,
      Q => sig_ok_to_post_wr_addr,
      R => \<const0>\
    );
\sig_uncom_wrcnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF080C0400F7F3"
    )
    port map (
      I0 => sig_len_fifo_data_out(3),
      I1 => sig_dre2ibtt_tvalid,
      I2 => \^p_0_in\,
      I3 => I3,
      I4 => n_24_I_WR_LEN_FIFO,
      I5 => sig_uncom_wrcnt(3),
      O => \n_0_sig_uncom_wrcnt[3]_i_6\
    );
\sig_uncom_wrcnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DAEAEAE62515151"
    )
    port map (
      I0 => sig_len_fifo_data_out(2),
      I1 => p_3_out,
      I2 => I3,
      I3 => sig_len_fifo_data_out(0),
      I4 => sig_len_fifo_data_out(1),
      I5 => sig_uncom_wrcnt(2),
      O => \n_0_sig_uncom_wrcnt[3]_i_7\
    );
\sig_uncom_wrcnt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595DAAAEA6A25551"
    )
    port map (
      I0 => sig_len_fifo_data_out(1),
      I1 => sig_dre2ibtt_tvalid,
      I2 => \^p_0_in\,
      I3 => I3,
      I4 => sig_len_fifo_data_out(0),
      I5 => sig_uncom_wrcnt(1),
      O => \n_0_sig_uncom_wrcnt[3]_i_8\
    );
\sig_uncom_wrcnt[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B4F"
    )
    port map (
      I0 => \^p_0_in\,
      I1 => sig_dre2ibtt_tvalid,
      I2 => sig_len_fifo_data_out(0),
      I3 => I3,
      O => \n_0_sig_uncom_wrcnt[3]_i_9\
    );
\sig_uncom_wrcnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595DAAAEA6A25551"
    )
    port map (
      I0 => sig_len_fifo_data_out(7),
      I1 => sig_dre2ibtt_tvalid,
      I2 => \^p_0_in\,
      I3 => I3,
      I4 => n_19_I_WR_LEN_FIFO,
      I5 => sig_uncom_wrcnt(7),
      O => \n_0_sig_uncom_wrcnt[7]_i_6\
    );
\sig_uncom_wrcnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF080C0400F7F3"
    )
    port map (
      I0 => sig_len_fifo_data_out(6),
      I1 => sig_dre2ibtt_tvalid,
      I2 => \^p_0_in\,
      I3 => I3,
      I4 => n_22_I_WR_LEN_FIFO,
      I5 => sig_uncom_wrcnt(6),
      O => \n_0_sig_uncom_wrcnt[7]_i_7\
    );
\sig_uncom_wrcnt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAE9DAE51516251"
    )
    port map (
      I0 => sig_len_fifo_data_out(5),
      I1 => p_3_out,
      I2 => I3,
      I3 => n_23_I_WR_LEN_FIFO,
      I4 => n_20_I_WR_LEN_FIFO,
      I5 => sig_uncom_wrcnt(5),
      O => \n_0_sig_uncom_wrcnt[7]_i_8\
    );
\sig_uncom_wrcnt[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE9D51515162"
    )
    port map (
      I0 => sig_len_fifo_data_out(4),
      I1 => p_3_out,
      I2 => I3,
      I3 => n_21_I_WR_LEN_FIFO,
      I4 => n_20_I_WR_LEN_FIFO,
      I5 => sig_uncom_wrcnt(4),
      O => \n_0_sig_uncom_wrcnt[7]_i_9\
    );
\sig_uncom_wrcnt[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
    port map (
      I0 => sig_dre2ibtt_tvalid,
      I1 => \^p_0_in\,
      I2 => I3,
      I3 => sig_uncom_wrcnt(9),
      O => \n_0_sig_uncom_wrcnt[9]_i_4\
    );
\sig_uncom_wrcnt[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888F887F777077"
    )
    port map (
      I0 => n_19_I_WR_LEN_FIFO,
      I1 => sig_len_fifo_data_out(7),
      I2 => \^p_0_in\,
      I3 => sig_dre2ibtt_tvalid,
      I4 => I3,
      I5 => sig_uncom_wrcnt(8),
      O => \n_0_sig_uncom_wrcnt[9]_i_5\
    );
\sig_uncom_wrcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(0),
      Q => sig_uncom_wrcnt(0),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(1),
      Q => sig_uncom_wrcnt(1),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(2),
      Q => sig_uncom_wrcnt(2),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(3),
      Q => sig_uncom_wrcnt(3),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_uncom_wrcnt_reg[3]_i_1\,
      CO(2) => \n_1_sig_uncom_wrcnt_reg[3]_i_1\,
      CO(1) => \n_2_sig_uncom_wrcnt_reg[3]_i_1\,
      CO(0) => \n_3_sig_uncom_wrcnt_reg[3]_i_1\,
      CYINIT => sig_uncom_wrcnt(0),
      DI(3) => n_8_I_WR_LEN_FIFO,
      DI(2) => n_9_I_WR_LEN_FIFO,
      DI(1) => n_10_I_WR_LEN_FIFO,
      DI(0) => I7,
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \n_0_sig_uncom_wrcnt[3]_i_6\,
      S(2) => \n_0_sig_uncom_wrcnt[3]_i_7\,
      S(1) => \n_0_sig_uncom_wrcnt[3]_i_8\,
      S(0) => \n_0_sig_uncom_wrcnt[3]_i_9\
    );
\sig_uncom_wrcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(4),
      Q => sig_uncom_wrcnt(4),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(5),
      Q => sig_uncom_wrcnt(5),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(6),
      Q => sig_uncom_wrcnt(6),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(7),
      Q => sig_uncom_wrcnt(7),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_uncom_wrcnt_reg[3]_i_1\,
      CO(3) => \n_0_sig_uncom_wrcnt_reg[7]_i_1\,
      CO(2) => \n_1_sig_uncom_wrcnt_reg[7]_i_1\,
      CO(1) => \n_2_sig_uncom_wrcnt_reg[7]_i_1\,
      CO(0) => \n_3_sig_uncom_wrcnt_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => n_4_I_WR_LEN_FIFO,
      DI(2) => n_5_I_WR_LEN_FIFO,
      DI(1) => n_6_I_WR_LEN_FIFO,
      DI(0) => n_7_I_WR_LEN_FIFO,
      O(3 downto 0) => p_1_in(7 downto 4),
      S(3) => \n_0_sig_uncom_wrcnt[7]_i_6\,
      S(2) => \n_0_sig_uncom_wrcnt[7]_i_7\,
      S(1) => \n_0_sig_uncom_wrcnt[7]_i_8\,
      S(0) => \n_0_sig_uncom_wrcnt[7]_i_9\
    );
\sig_uncom_wrcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(8),
      Q => sig_uncom_wrcnt(8),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => p_1_in(9),
      Q => sig_uncom_wrcnt(9),
      R => sig_stream_rst
    );
\sig_uncom_wrcnt_reg[9]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_uncom_wrcnt_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_sig_uncom_wrcnt_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_sig_uncom_wrcnt_reg[9]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => n_3_I_WR_LEN_FIFO,
      O(3 downto 2) => \NLW_sig_uncom_wrcnt_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_1_in(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_sig_uncom_wrcnt[9]_i_4\,
      S(0) => \n_0_sig_uncom_wrcnt[9]_i_5\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_mm2s_full_wrap is
  port (
    O1 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_arvalid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    O3 : out STD_LOGIC;
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aresetn : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_allow_addr_req : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_mm2s_full_wrap;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_33_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_34_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_35_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_36_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_37_I_RD_DATA_CNTL : STD_LOGIC;
  signal \n_3_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\ : STD_LOGIC;
  signal \n_40_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_42_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\ : STD_LOGIC;
  signal n_43_I_MSTR_PCC : STD_LOGIC;
  signal \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_46_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal n_4_I_CMD_STATUS : STD_LOGIC;
  signal \n_50_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_51_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_52_GEN_INCLUDE_MM2S_SF.I_RD_SF\ : STD_LOGIC;
  signal \n_5_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\ : STD_LOGIC;
  signal n_5_I_CMD_STATUS : STD_LOGIC;
  signal n_66_I_MSTR_PCC : STD_LOGIC;
  signal n_6_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_RESET : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_RD_DATA_CNTL : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 36 to 36 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_dre2skid_wlast : STD_LOGIC;
  signal sig_dre2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_dre2skid_wvalid : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_accept59_out : STD_LOGIC;
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_dre_dest_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2sf_dre_src_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2sf_drr : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC;
  signal sig_mstr2sf_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2dre_flush : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stop_request : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.axi_fb_datamoveraxi_datamover_skid_buf_11
    port map (
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      I1 => n_32_I_RD_DATA_CNTL,
      I2 => n_33_I_RD_DATA_CNTL,
      I3 => n_34_I_RD_DATA_CNTL,
      I4 => n_35_I_RD_DATA_CNTL,
      I5 => n_36_I_RD_DATA_CNTL,
      O3(8) => sig_dre2skid_wstrb(2),
      O3(7 downto 0) => s_data(23 downto 16),
      O4(8) => sig_dre2skid_wstrb(3),
      O4(7 downto 0) => s_data(31 downto 24),
      O5(8) => sig_dre2skid_wstrb(1),
      O5(7 downto 0) => s_data(15 downto 8),
      Q(8) => sig_dre2skid_wstrb(0),
      Q(7 downto 0) => s_data(7 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_dre2skid_wlast => sig_dre2skid_wlast,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_reset_reg => sig_reset_reg,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request
    );
\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\: entity work.axi_fb_datamoveraxi_datamover_mm2s_dre
    port map (
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      DOADO(19 downto 0) => p_2_out(19 downto 0),
      DOBDO(17) => p_4_out,
      DOBDO(16) => sig_data_fifo_data_out(36),
      DOBDO(15 downto 12) => p_1_out(3 downto 0),
      DOBDO(11 downto 0) => p_2_out(31 downto 20),
      I1 => \n_46_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I2(1 downto 0) => p_6_out(1 downto 0),
      I3 => \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I4 => \n_50_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I5 => \n_52_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I6 => \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I7 => \n_51_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O1 => \n_3_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      O2 => \n_5_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      O3(8) => sig_dre2skid_wstrb(2),
      O3(7 downto 0) => s_data(23 downto 16),
      O4(8) => sig_dre2skid_wstrb(3),
      O4(7 downto 0) => s_data(31 downto 24),
      O5(8) => sig_dre2skid_wstrb(1),
      O5(7 downto 0) => s_data(15 downto 8),
      O6 => \n_42_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      Q(8) => sig_dre2skid_wstrb(0),
      Q(7 downto 0) => s_data(7 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wlast => sig_dre2skid_wlast,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0)
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.axi_fb_datamoveraxi_datamover_rd_sf
    port map (
      DIBDI(6) => sig_rdc2dre_flush,
      DIBDI(5) => sig_data2sf_cmd_cmplt,
      DIBDI(4) => sig_rdc2sf_wlast,
      DIBDI(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      DOBDO(5) => p_4_out,
      DOBDO(4) => sig_data_fifo_data_out(36),
      DOBDO(3 downto 0) => p_1_out(3 downto 0),
      Din(4) => sig_mstr2sf_drr,
      Din(3 downto 2) => sig_mstr2sf_dre_dest_align(1 downto 0),
      Din(1 downto 0) => sig_mstr2sf_dre_src_align(1 downto 0),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      I1 => \n_3_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      I2 => \^o2\,
      I3 => \^o1\,
      I4 => \n_42_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      I5 => \n_5_GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\,
      I6(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      O1 => \n_40_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O2 => \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O3 => \n_45_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O4 => \n_46_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O5 => \n_47_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O6 => \n_50_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O7 => \n_51_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O8 => \n_52_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      Q(1 downto 0) => p_6_out(1 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      p_2_out(31 downto 0) => p_2_out(31 downto 0),
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(8),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_input_accept59_out => sig_input_accept59_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_skid2dre_wready => sig_skid2dre_wready,
      sig_wr_fifo => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\
    );
I_ADDR_CNTL: entity work.axi_fb_datamoveraxi_datamover_addr_cntl
    port map (
      Din(38) => \^o3\,
      Din(37) => sig_input_burst_type_reg,
      Din(36 downto 32) => sig_mstr2data_len(4 downto 0),
      Din(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      Din(2) => sig_mstr2sf_strt_offset,
      Din(1 downto 0) => sig_mstr2sf_dre_src_align(1 downto 0),
      O1 => \^o1\,
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.axi_fb_datamoveraxi_datamover_cmd_status_10
    port map (
      Din(0) => \^o3\,
      Dout(63 downto 26) => sig_cmd2mstr_command(67 downto 30),
      Dout(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      I1 => n_66_I_MSTR_PCC,
      I2 => n_43_I_MSTR_PCC,
      I3(0) => sig_rsc2stat_status(7),
      I3(1) => sig_rsc2stat_status(6),
      I3(2) => sig_rsc2stat_status(5),
      I3(3) => sig_rsc2stat_status(4),
      I3(4) => sig_rsc2stat_status(3),
      I3(5) => sig_rsc2stat_status(2),
      I3(6) => sig_rsc2stat_status(1),
      I3(7) => sig_rsc2stat_status(0),
      O1 => n_4_I_CMD_STATUS,
      O2 => n_5_I_CMD_STATUS,
      O3 => n_6_I_CMD_STATUS,
      O4 => n_8_I_CMD_STATUS,
      O5 => n_12_I_CMD_STATUS,
      O6 => n_13_I_CMD_STATUS,
      S => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      S2_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\,
      S5_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\,
      SR(0) => sig_stream_rst,
      addr_i_p1(2 downto 0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      mm2s_dbg_data(2) => mm2s_dbg_data(20),
      mm2s_dbg_data(1) => mm2s_dbg_data(6),
      mm2s_dbg_data(0) => mm2s_dbg_data(4),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      s_axis_mm2s_cmd_tdata(63 downto 0) => s_axis_mm2s_cmd_tdata(63 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_rd_empty => \I_CMD_FIFO/sig_rd_empty\,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_MSTR_PCC: entity work.axi_fb_datamoveraxi_datamover_pcc
    port map (
      Din(38) => \^o3\,
      Din(37) => sig_input_burst_type_reg,
      Din(36 downto 32) => sig_mstr2data_len(4 downto 0),
      Din(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      Din(2) => sig_mstr2sf_strt_offset,
      Din(1 downto 0) => sig_mstr2sf_dre_src_align(1 downto 0),
      Dout(63 downto 26) => sig_cmd2mstr_command(67 downto 30),
      Dout(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      I1 => n_12_I_CMD_STATUS,
      I2 => n_5_I_CMD_STATUS,
      I3 => n_4_I_CMD_STATUS,
      I4 => n_12_I_RD_DATA_CNTL,
      I5(14) => sig_mstr2data_cmd_cmplt,
      I5(13) => sig_mstr2data_sequential,
      I5(12) => sig_mstr2data_eof,
      I5(11 downto 8) => sig_mstr2data_last_strb(3 downto 0),
      I5(7 downto 4) => sig_mstr2data_strt_strb(3 downto 0),
      I5(3 downto 0) => sig_mstr2sf_tag(3 downto 0),
      I6 => \n_40_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      O1 => n_43_I_MSTR_PCC,
      O2(2) => sig_mstr2sf_drr,
      O2(1 downto 0) => sig_mstr2sf_dre_dest_align(1 downto 0),
      O3 => n_66_I_MSTR_PCC,
      S => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      S2_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\,
      S5_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\,
      SR(0) => sig_stream_rst,
      addr_i_p1(2 downto 0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(0) => mm2s_dbg_data(5),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_rd_empty => \I_CMD_FIFO/sig_rd_empty\,
      sig_reset_reg => sig_reset_reg,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.axi_fb_datamoveraxi_datamover_rddata_cntl
    port map (
      DIBDI(6) => sig_rdc2dre_flush,
      DIBDI(5) => sig_data2sf_cmd_cmplt,
      DIBDI(4) => sig_rdc2sf_wlast,
      DIBDI(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      Din(1) => sig_rsc2stat_status(6),
      Din(0) => sig_rsc2stat_status(4),
      E(0) => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en\,
      I1 => n_7_I_RESET,
      I2 => n_8_I_CMD_STATUS,
      I3 => n_6_I_CMD_STATUS,
      I4 => \n_44_GEN_INCLUDE_MM2S_SF.I_RD_SF\,
      I5(20) => \^o3\,
      I5(19) => sig_mstr2data_cmd_cmplt,
      I5(18) => sig_mstr2data_sequential,
      I5(17) => sig_mstr2data_eof,
      I5(16 downto 13) => sig_mstr2data_last_strb(3 downto 0),
      I5(12 downto 9) => sig_mstr2data_strt_strb(3 downto 0),
      I5(8 downto 4) => sig_mstr2data_len(4 downto 0),
      I5(3 downto 0) => sig_mstr2sf_tag(3 downto 0),
      O1 => \^o2\,
      O2 => n_8_I_RD_DATA_CNTL,
      O3 => n_12_I_RD_DATA_CNTL,
      O4 => n_32_I_RD_DATA_CNTL,
      O5 => n_33_I_RD_DATA_CNTL,
      O6 => n_34_I_RD_DATA_CNTL,
      O7 => n_35_I_RD_DATA_CNTL,
      O8 => n_36_I_RD_DATA_CNTL,
      O9 => n_37_I_RD_DATA_CNTL,
      Q(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_dbg_data(3 downto 0) => mm2s_dbg_data(11 downto 8),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      p_3_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_data_fifo_wr_cnt(0) => sig_data_fifo_wr_cnt(8),
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_RD_STATUS_CNTLR: entity work.axi_fb_datamoveraxi_datamover_rd_status_cntl
    port map (
      I1 => n_13_I_CMD_STATUS,
      I2 => n_8_I_RD_DATA_CNTL,
      Q(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dbg_data(9) => mm2s_dbg_data(21),
      mm2s_dbg_data(8 downto 1) => mm2s_dbg_data(19 downto 12),
      mm2s_dbg_data(0) => mm2s_dbg_data(7),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(7 downto 0) => sig_rsc2stat_status(7 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.axi_fb_datamoveraxi_datamover_reset_9
    port map (
      I1 => n_37_I_RD_DATA_CNTL,
      O1 => n_7_I_RESET,
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_aresetn => m_axi_mm2s_aresetn,
      mm2s_dbg_data(3 downto 0) => mm2s_dbg_data(3 downto 0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamoveraxi_datamover_s2mm_full_wrap is
  port (
    O1 : out STD_LOGIC;
    m_axi_s2mm_awvalid : out STD_LOGIC;
    s2mm_wr_xfer_cmplt : out STD_LOGIC;
    s2mm_ld_nxt_len : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_err : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_wr_len : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aresetn : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 60 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_s2mm_sts_tready : in STD_LOGIC
  );
end axi_fb_datamoveraxi_datamover_s2mm_full_wrap;

architecture STRUCTURE of axi_fb_datamoveraxi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\ : STD_LOGIC;
  signal \I_DATA_FIFO/hold_ff_q\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal n_0_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_10_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_15_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_17_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_18_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_21_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_22_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_29_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\ : STD_LOGIC;
  signal n_30_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_31_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_32_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_33_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF\ : STD_LOGIC;
  signal n_43_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_44_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_45_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_46_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_47_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_48_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_49_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_4_I_CMD_STATUS : STD_LOGIC;
  signal n_50_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_51_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_5_I_CMD_STATUS : STD_LOGIC;
  signal n_6_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_ADDR_CNTL : STD_LOGIC;
  signal n_7_I_RESET : STD_LOGIC;
  signal n_8_I_ADDR_CNTL : STD_LOGIC;
  signal n_8_I_RESET : STD_LOGIC;
  signal \n_94_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_9_I_ADDR_CNTL : STD_LOGIC;
  signal n_9_I_RESET : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_18_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_19_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC;
  signal \^s2mm_wr_len\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2skid_halt : STD_LOGIC;
  signal sig_data2skid_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_data2wsc_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_dre2ibtt_tvalid : STD_LOGIC;
  signal sig_enough_dbeats_rcvd : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_halt_reg_dly3_0 : STD_LOGIC;
  signal sig_ibtt2wdc_error : STD_LOGIC;
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_len_fifo_empty : STD_LOGIC;
  signal sig_len_fifo_full : STD_LOGIC;
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_ok_to_post_wr_addr : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_realign2wdc_eop_error : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stop_request : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal skid2dre_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal skid2dre_wvalid : STD_LOGIC;
begin
  O1 <= \^o1\;
  s2mm_wr_len(5 downto 0) <= \^s2mm_wr_len\(5 downto 0);
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.axi_fb_datamoveraxi_datamover_skid_buf
    port map (
      E(0) => sig_data_reg_out_en,
      I1 => n_43_I_WR_DATA_CNTL,
      I2 => n_44_I_WR_DATA_CNTL,
      I3 => n_45_I_WR_DATA_CNTL,
      I4 => n_46_I_WR_DATA_CNTL,
      I5 => n_47_I_WR_DATA_CNTL,
      O1(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      Q(31 downto 0) => skid2dre_wdata(31 downto 0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in2_in => p_0_in2_in,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3_0,
      sig_slast_with_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wvalid => skid2dre_wvalid
    );
\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF\: entity work.axi_fb_datamoveraxi_datamover_wr_sf
    port map (
      CO(0) => sig_enough_dbeats_rcvd,
      Clken => n_51_I_WR_DATA_CNTL,
      D(31 downto 0) => sig_data2skid_wdata(31 downto 0),
      DIBDI(1) => sig_realign2wdc_eop_error,
      DIBDI(0) => sig_dre2ibtt_tlast,
      DOBDO(0) => sig_ibtt2wdc_error,
      E(0) => n_7_I_ADDR_CNTL,
      I1 => n_9_I_ADDR_CNTL,
      I2 => n_30_I_WR_DATA_CNTL,
      I3 => \^o1\,
      I4 => n_31_I_WR_DATA_CNTL,
      I5 => n_49_I_WR_DATA_CNTL,
      I6 => n_32_I_WR_DATA_CNTL,
      I7 => n_8_I_ADDR_CNTL,
      O1 => \n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF\,
      hold_ff_q => \I_DATA_FIFO/hold_ff_q\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_3_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      s2mm_wr_len(5 downto 0) => \^s2mm_wr_len\(5 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(31 downto 0) => sig_dre2ibtt_tdata(31 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg_1,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_len_fifo_empty => sig_len_fifo_empty,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_stream_rst => sig_stream_rst
    );
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\axi_fb_datamoveraxi_datamover_pcc__parameterized0\
    port map (
      Din(27) => p_1_out,
      Din(26) => p_2_out,
      Din(25) => p_3_out,
      Din(24 downto 2) => p_5_out(22 downto 0),
      Din(1 downto 0) => p_6_out(1 downto 0),
      Dout(60 downto 25) => sig_cmd2mstr_command(67 downto 32),
      Dout(24) => sig_cmd2mstr_command(30),
      Dout(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      I1 => n_10_I_CMD_STATUS,
      I2 => n_5_I_CMD_STATUS,
      I3 => n_4_I_CMD_STATUS,
      I4 => n_29_I_WR_DATA_CNTL,
      I5 => \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      O1 => \n_33_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O2(18) => p_14_out,
      O2(17 downto 14) => p_17_out(3 downto 0),
      O2(13 downto 10) => p_18_out(3 downto 0),
      O2(9 downto 4) => p_19_out(5 downto 0),
      O2(3 downto 0) => p_21_out(3 downto 0),
      O3(29 downto 1) => p_30_out(31 downto 3),
      O3(0) => p_0_out,
      O4 => \n_94_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      S => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      S2_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\,
      S5_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\,
      addr_i_p1(2 downto 0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_27_out(0) => p_27_out(0),
      p_9_out => p_9_out,
      s2mm_dbg_data(7 downto 1) => s2mm_dbg_data(27 downto 21),
      s2mm_dbg_data(0) => s2mm_dbg_data(5),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_rd_empty => \I_CMD_FIFO/sig_rd_empty\,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \I_DRE_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.axi_fb_datamoveraxi_datamover_s2mm_realign
    port map (
      DIBDI(15) => sig_realign2wdc_eop_error,
      DIBDI(14) => sig_dre2ibtt_tlast,
      DIBDI(13 downto 8) => sig_dre2ibtt_tdata(31 downto 26),
      DIBDI(7 downto 0) => sig_dre2ibtt_tdata(24 downto 17),
      Din(27) => p_1_out,
      Din(26) => p_2_out,
      Din(25) => p_3_out,
      Din(24 downto 2) => p_5_out(22 downto 0),
      Din(1 downto 0) => p_6_out(1 downto 0),
      E(0) => sig_data_reg_out_en,
      I1 => n_9_I_RESET,
      I2(31 downto 0) => skid2dre_wdata(31 downto 0),
      O1 => \n_2_GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\,
      Q(3 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_with_stop\(3 downto 0),
      dre2skid_wready => dre2skid_wready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in => p_0_in,
      p_0_in2_in => p_0_in2_in,
      p_3_out => \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out\,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2ibtt_tdata(17) => sig_dre2ibtt_tdata(25),
      sig_dre2ibtt_tdata(16 downto 0) => sig_dre2ibtt_tdata(16 downto 0),
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_mvalid_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\,
      sig_slast_with_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_slast_with_stop\,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \I_DRE_CNTL_FIFO/sig_wr_fifo\,
      skid2dre_wvalid => skid2dre_wvalid
    );
I_ADDR_CNTL: entity work.\axi_fb_datamoveraxi_datamover_addr_cntl__parameterized0\
    port map (
      CO(0) => sig_enough_dbeats_rcvd,
      Din(2) => p_1_out,
      Din(1 downto 0) => p_6_out(1 downto 0),
      E(0) => n_7_I_ADDR_CNTL,
      I1 => n_48_I_WR_DATA_CNTL,
      I2(36) => p_27_out(0),
      I2(35 downto 30) => p_19_out(5 downto 0),
      I2(29 downto 1) => p_30_out(31 downto 3),
      I2(0) => p_0_out,
      I3 => n_8_I_ADDR_CNTL,
      O1 => \^o1\,
      O2 => n_9_I_ADDR_CNTL,
      S0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_halt_reg => sig_halt_reg_1,
      sig_len_fifo_empty => sig_len_fifo_empty,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_rd_empty => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty\,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.axi_fb_datamoveraxi_datamover_cmd_status
    port map (
      Din(0) => p_1_out,
      Dout(60 downto 25) => sig_cmd2mstr_command(67 downto 32),
      Dout(24) => sig_cmd2mstr_command(30),
      Dout(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      I1 => \n_94_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2 => \n_33_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I3(0) => sig_wsc2stat_status(7),
      I3(1) => sig_wsc2stat_status(6),
      I3(2) => sig_wsc2stat_status(5),
      I3(3) => sig_wsc2stat_status(4),
      I3(4) => sig_wsc2stat_status(3),
      I3(5) => sig_wsc2stat_status(2),
      I3(6) => sig_wsc2stat_status(1),
      I3(7) => sig_wsc2stat_status(0),
      O1 => n_4_I_CMD_STATUS,
      O2 => n_5_I_CMD_STATUS,
      O3 => n_6_I_CMD_STATUS,
      O4 => n_10_I_CMD_STATUS,
      O5 => n_11_I_CMD_STATUS,
      S => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      S2_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S2_out\,
      S5_out => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S5_out\,
      addr_i_p1(2 downto 0) => \I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/addr_i_p1\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_dbg_data(2) => s2mm_dbg_data(19),
      s2mm_dbg_data(1) => s2mm_dbg_data(6),
      s2mm_dbg_data(0) => s2mm_dbg_data(4),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s_axis_s2mm_cmd_tdata(60 downto 0) => s_axis_s2mm_cmd_tdata(60 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rd_empty => \I_CMD_FIFO/sig_rd_empty\,
      sig_rd_empty_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.axi_fb_datamoveraxi_datamover_reset
    port map (
      I1 => n_14_I_WR_STATUS_CNTLR,
      I2 => n_50_I_WR_DATA_CNTL,
      I3 => n_21_I_WR_DATA_CNTL,
      I4 => n_15_I_WR_STATUS_CNTLR,
      O1 => n_7_I_RESET,
      O2 => n_8_I_RESET,
      O3 => n_9_I_RESET,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aresetn => m_axi_s2mm_aresetn,
      s2mm_dbg_data(3 downto 0) => s2mm_dbg_data(3 downto 0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_0 => sig_halt_reg_1,
      sig_mvalid_stop => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mvalid_stop\,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.axi_fb_datamoveraxi_datamover_skid2mm_buf
    port map (
      D(31 downto 0) => sig_data2skid_wdata(31 downto 0),
      I1 => n_18_I_WR_DATA_CNTL,
      I2(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      I3(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      p_0_in3_in => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.axi_fb_datamoveraxi_datamover_wrdata_cntl
    port map (
      Clken => n_51_I_WR_DATA_CNTL,
      DOBDO(0) => sig_ibtt2wdc_error,
      Din(0) => sig_data2wsc_tag(3),
      Din(1) => sig_data2wsc_tag(2),
      Din(2) => sig_data2wsc_tag(1),
      Din(3) => sig_data2wsc_tag(0),
      Din(4) => sig_data2wsc_calc_err,
      Din(5) => sig_data2wsc_last_err,
      Din(6) => sig_data2wsc_cmd_cmplt,
      I1 => n_8_I_RESET,
      I2 => n_6_I_CMD_STATUS,
      I3 => \n_34_GEN_INCLUDE_GP_SF.I_S2MM_GP_SF\,
      I4 => n_0_I_WR_STATUS_CNTLR,
      I5(1) => p_1_out,
      I5(0) => p_2_out,
      I6 => n_17_I_WR_STATUS_CNTLR,
      I7(18) => p_14_out,
      I7(17 downto 14) => p_17_out(3 downto 0),
      I7(13 downto 10) => p_18_out(3 downto 0),
      I7(9 downto 4) => p_19_out(5 downto 0),
      I7(3 downto 0) => p_21_out(3 downto 0),
      O1 => n_18_I_WR_DATA_CNTL,
      O10 => n_43_I_WR_DATA_CNTL,
      O11 => n_44_I_WR_DATA_CNTL,
      O12 => n_45_I_WR_DATA_CNTL,
      O13 => n_46_I_WR_DATA_CNTL,
      O14 => n_47_I_WR_DATA_CNTL,
      O15 => n_48_I_WR_DATA_CNTL,
      O16 => n_49_I_WR_DATA_CNTL,
      O17 => n_50_I_WR_DATA_CNTL,
      O2 => n_21_I_WR_DATA_CNTL,
      O3 => n_22_I_WR_DATA_CNTL,
      O4 => n_29_I_WR_DATA_CNTL,
      O5 => n_30_I_WR_DATA_CNTL,
      O6 => n_31_I_WR_DATA_CNTL,
      O7 => n_32_I_WR_DATA_CNTL,
      O8(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      O9(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      S0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      hold_ff_q => \I_DATA_FIFO/hold_ff_q\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_0_in3_in => p_0_in3_in,
      p_11_out => p_11_out,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      s2mm_dbg_data(4) => s2mm_dbg_data(28),
      s2mm_dbg_data(3 downto 0) => s2mm_dbg_data(11 downto 8),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s2mm_err => s2mm_err,
      s2mm_ld_nxt_len => s2mm_ld_nxt_len,
      s2mm_wr_len(5 downto 0) => \^s2mm_wr_len\(5 downto 0),
      s2mm_wr_xfer_cmplt => s2mm_wr_xfer_cmplt,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_data2skid_halt => sig_data2skid_halt,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_halt_reg => sig_halt_reg_1,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3_0,
      sig_halt_reg_dly3_1 => sig_halt_reg_dly3,
      sig_ibtt2wdc_tvalid => sig_ibtt2wdc_tvalid,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_len_fifo_full => sig_len_fifo_full,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_ok_to_post_wr_addr => sig_ok_to_post_wr_addr,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\,
      sig_rd_empty_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_rd_empty\,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_sstrb_stop_mask(3 downto 0) => sig_sstrb_stop_mask(3 downto 0),
      sig_stop_request => sig_stop_request,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_WR_STATUS_CNTLR: entity work.axi_fb_datamoveraxi_datamover_wr_status_cntl
    port map (
      Din(0) => sig_data2wsc_tag(3),
      Din(1) => sig_data2wsc_tag(2),
      Din(2) => sig_data2wsc_tag(1),
      Din(3) => sig_data2wsc_tag(0),
      Din(4) => sig_data2wsc_calc_err,
      Din(5) => sig_data2wsc_last_err,
      Din(6) => sig_data2wsc_cmd_cmplt,
      I1 => n_7_I_RESET,
      I2 => n_11_I_CMD_STATUS,
      I3 => n_22_I_WR_DATA_CNTL,
      O1 => n_0_I_WR_STATUS_CNTLR,
      O2 => n_14_I_WR_STATUS_CNTLR,
      O3 => n_15_I_WR_STATUS_CNTLR,
      O4 => n_17_I_WR_STATUS_CNTLR,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      s2mm_dbg_data(8) => s2mm_dbg_data(20),
      s2mm_dbg_data(7 downto 1) => s2mm_dbg_data(18 downto 12),
      s2mm_dbg_data(0) => s2mm_dbg_data(7),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status(7 downto 0) => sig_wsc2stat_status(7 downto 0),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_fb_datamoveraxi_datamover__parameterized0\ is
  port (
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_aresetn : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    mm2s_err : out STD_LOGIC;
    m_axis_mm2s_cmdsts_aclk : in STD_LOGIC;
    m_axis_mm2s_cmdsts_aresetn : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tlast : out STD_LOGIC;
    mm2s_allow_addr_req : in STD_LOGIC;
    mm2s_addr_req_posted : out STD_LOGIC;
    mm2s_rd_xfer_cmplt : out STD_LOGIC;
    m_axi_mm2s_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_dbg_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_dbg_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aresetn : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    s2mm_err : out STD_LOGIC;
    m_axis_s2mm_cmdsts_awclk : in STD_LOGIC;
    m_axis_s2mm_cmdsts_aresetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tlast : out STD_LOGIC;
    s2mm_allow_addr_req : in STD_LOGIC;
    s2mm_addr_req_posted : out STD_LOGIC;
    s2mm_wr_xfer_cmplt : out STD_LOGIC;
    s2mm_ld_nxt_len : out STD_LOGIC;
    s2mm_wr_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_dbg_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_dbg_data : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is "axi_datamover";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_M_AXI_MM2S_ARID : integer;
  attribute C_M_AXI_MM2S_ARID of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_M_AXI_MM2S_ID_WIDTH : integer;
  attribute C_M_AXI_MM2S_ID_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 4;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_INCLUDE_MM2S_STSFIFO : integer;
  attribute C_INCLUDE_MM2S_STSFIFO of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_MM2S_STSCMD_FIFO_DEPTH : integer;
  attribute C_MM2S_STSCMD_FIFO_DEPTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 4;
  attribute C_MM2S_STSCMD_IS_ASYNC : integer;
  attribute C_MM2S_STSCMD_IS_ASYNC of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_MM2S_BTT_USED : integer;
  attribute C_MM2S_BTT_USED of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 23;
  attribute C_MM2S_ADDR_PIPE_DEPTH : integer;
  attribute C_MM2S_ADDR_PIPE_DEPTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 3;
  attribute C_MM2S_INCLUDE_SF : integer;
  attribute C_MM2S_INCLUDE_SF of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_M_AXI_S2MM_AWID : integer;
  attribute C_M_AXI_S2MM_AWID of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_M_AXI_S2MM_ID_WIDTH : integer;
  attribute C_M_AXI_S2MM_ID_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 4;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 32;
  attribute C_INCLUDE_S2MM_STSFIFO : integer;
  attribute C_INCLUDE_S2MM_STSFIFO of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_S2MM_STSCMD_FIFO_DEPTH : integer;
  attribute C_S2MM_STSCMD_FIFO_DEPTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 4;
  attribute C_S2MM_STSCMD_IS_ASYNC : integer;
  attribute C_S2MM_STSCMD_IS_ASYNC of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 64;
  attribute C_S2MM_BTT_USED : integer;
  attribute C_S2MM_BTT_USED of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 23;
  attribute C_S2MM_SUPPORT_INDET_BTT : integer;
  attribute C_S2MM_SUPPORT_INDET_BTT of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_S2MM_ADDR_PIPE_DEPTH : integer;
  attribute C_S2MM_ADDR_PIPE_DEPTH of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 4;
  attribute C_S2MM_INCLUDE_SF : integer;
  attribute C_S2MM_INCLUDE_SF of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_ENABLE_CACHE_USER : integer;
  attribute C_ENABLE_CACHE_USER of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_ENABLE_SKID_BUF : string;
  attribute C_ENABLE_SKID_BUF of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is "11111";
  attribute C_ENABLE_MM2S_TKEEP : integer;
  attribute C_ENABLE_MM2S_TKEEP of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_ENABLE_S2MM_TKEEP : integer;
  attribute C_ENABLE_S2MM_TKEEP of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 1;
  attribute C_ENABLE_S2MM_ADV_SIG : integer;
  attribute C_ENABLE_S2MM_ADV_SIG of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_ENABLE_MM2S_ADV_SIG : integer;
  attribute C_ENABLE_MM2S_ADV_SIG of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \axi_fb_datamoveraxi_datamover__parameterized0\ : entity is "yes";
end \axi_fb_datamoveraxi_datamover__parameterized0\;

architecture STRUCTURE of \axi_fb_datamoveraxi_datamover__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^mm2s_dbg_data\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_dbg_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s2mm_wr_len\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arid(3) <= \<const0>\;
  m_axi_mm2s_arid(2) <= \<const0>\;
  m_axi_mm2s_arid(1) <= \<const0>\;
  m_axi_mm2s_arid(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awid(3) <= \<const0>\;
  m_axi_s2mm_awid(2) <= \<const0>\;
  m_axi_s2mm_awid(1) <= \<const0>\;
  m_axi_s2mm_awid(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axis_mm2s_sts_tkeep(0) <= \<const1>\;
  m_axis_mm2s_sts_tlast <= \<const1>\;
  m_axis_s2mm_sts_tkeep(0) <= \<const1>\;
  m_axis_s2mm_sts_tlast <= \<const1>\;
  mm2s_dbg_data(31) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(30) <= \<const0>\;
  mm2s_dbg_data(29) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(28) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(27) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(26) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(25) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(24) <= \<const0>\;
  mm2s_dbg_data(23) <= \^mm2s_dbg_data\(22);
  mm2s_dbg_data(22 downto 0) <= \^mm2s_dbg_data\(22 downto 0);
  s2mm_dbg_data(31 downto 30) <= \^s2mm_dbg_data\(31 downto 30);
  s2mm_dbg_data(29) <= \<const0>\;
  s2mm_dbg_data(28) <= \<const0>\;
  s2mm_dbg_data(27 downto 0) <= \^s2mm_dbg_data\(27 downto 0);
  s2mm_wr_len(7) <= \<const0>\;
  s2mm_wr_len(6) <= \<const0>\;
  s2mm_wr_len(5 downto 0) <= \^s2mm_wr_len\(5 downto 0);
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.axi_fb_datamoveraxi_datamover_mm2s_full_wrap
    port map (
      O1 => mm2s_addr_req_posted,
      O2 => mm2s_rd_xfer_cmplt,
      O3 => mm2s_err,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_aresetn => m_axi_mm2s_aresetn,
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_allow_addr_req => mm2s_allow_addr_req,
      mm2s_dbg_data(21 downto 0) => \^mm2s_dbg_data\(21 downto 0),
      mm2s_dbg_sel(0) => mm2s_dbg_sel(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      s_axis_mm2s_cmd_tdata(63 downto 26) => s_axis_mm2s_cmd_tdata(67 downto 30),
      s_axis_mm2s_cmd_tdata(25 downto 0) => s_axis_mm2s_cmd_tdata(25 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.axi_fb_datamoveraxi_datamover_s2mm_full_wrap
    port map (
      O1 => s2mm_addr_req_posted,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aresetn => m_axi_s2mm_aresetn,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_allow_addr_req => s2mm_allow_addr_req,
      s2mm_dbg_data(28 downto 27) => \^s2mm_dbg_data\(31 downto 30),
      s2mm_dbg_data(26 downto 19) => \^s2mm_dbg_data\(27 downto 20),
      s2mm_dbg_data(18 downto 0) => \^s2mm_dbg_data\(18 downto 0),
      s2mm_dbg_sel(0) => s2mm_dbg_sel(0),
      s2mm_err => s2mm_err,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_ld_nxt_len => s2mm_ld_nxt_len,
      s2mm_wr_len(5 downto 0) => \^s2mm_wr_len\(5 downto 0),
      s2mm_wr_xfer_cmplt => s2mm_wr_xfer_cmplt,
      s_axis_s2mm_cmd_tdata(60 downto 25) => s_axis_s2mm_cmd_tdata(67 downto 32),
      s_axis_s2mm_cmd_tdata(24) => s_axis_s2mm_cmd_tdata(30),
      s_axis_s2mm_cmd_tdata(23 downto 0) => s_axis_s2mm_cmd_tdata(23 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\mm2s_dbg_data[31]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mm2s_dbg_sel(0),
      O => \^mm2s_dbg_data\(22)
    );
\s2mm_dbg_data[19]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s2mm_dbg_sel(0),
      O => \^s2mm_dbg_data\(19)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_fb_datamover is
  port (
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_aresetn : in STD_LOGIC;
    mm2s_err : out STD_LOGIC;
    m_axis_mm2s_cmdsts_aclk : in STD_LOGIC;
    m_axis_mm2s_cmdsts_aresetn : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    s_axis_mm2s_cmd_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_sts_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tlast : out STD_LOGIC;
    m_axi_mm2s_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_s2mm_aresetn : in STD_LOGIC;
    s2mm_err : out STD_LOGIC;
    m_axis_s2mm_cmdsts_awclk : in STD_LOGIC;
    m_axis_s2mm_cmdsts_aresetn : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    s_axis_s2mm_cmd_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axis_s2mm_sts_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_s2mm_sts_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tlast : out STD_LOGIC;
    m_axi_s2mm_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_fb_datamover : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_fb_datamover : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_fb_datamover : entity is "axi_datamover,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_fb_datamover : entity is "axi_fb_datamover,axi_datamover,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of axi_fb_datamover : entity is "axi_fb_datamover,axi_datamover,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_datamover,x_ipVersion=5.1,x_ipCoreRevision=1,x_ipLanguage=VHDL,C_INCLUDE_MM2S=1,C_M_AXI_MM2S_ARID=0,C_M_AXI_MM2S_ID_WIDTH=4,C_M_AXI_MM2S_ADDR_WIDTH=32,C_M_AXI_MM2S_DATA_WIDTH=32,C_M_AXIS_MM2S_TDATA_WIDTH=32,C_INCLUDE_MM2S_STSFIFO=1,C_MM2S_STSCMD_FIFO_DEPTH=4,C_MM2S_STSCMD_IS_ASYNC=0,C_INCLUDE_MM2S_DRE=1,C_MM2S_BURST_SIZE=32,C_MM2S_BTT_USED=23,C_MM2S_ADDR_PIPE_DEPTH=3,C_INCLUDE_S2MM=1,C_M_AXI_S2MM_AWID=0,C_M_AXI_S2MM_ID_WIDTH=4,C_M_AXI_S2MM_ADDR_WIDTH=32,C_M_AXI_S2MM_DATA_WIDTH=32,C_S_AXIS_S2MM_TDATA_WIDTH=32,C_INCLUDE_S2MM_STSFIFO=1,C_S2MM_STSCMD_FIFO_DEPTH=4,C_S2MM_STSCMD_IS_ASYNC=0,C_INCLUDE_S2MM_DRE=1,C_S2MM_BURST_SIZE=64,C_S2MM_BTT_USED=23,C_S2MM_SUPPORT_INDET_BTT=0,C_S2MM_ADDR_PIPE_DEPTH=4,C_FAMILY=kintex7,C_MM2S_INCLUDE_SF=1,C_S2MM_INCLUDE_SF=1,C_ENABLE_CACHE_USER=0,C_ENABLE_MM2S_TKEEP=1,C_ENABLE_S2MM_TKEEP=1,C_ENABLE_SKID_BUF=11111,C_ENABLE_S2MM_ADV_SIG=0,C_ENABLE_MM2S_ADV_SIG=0}";
end axi_fb_datamover;

architecture STRUCTURE of axi_fb_datamover is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_U0_mm2s_addr_req_posted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_halt_cmplt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_addr_req_posted_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_halt_cmplt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_ld_nxt_len_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_dbg_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s2mm_dbg_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s2mm_wr_len_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ENABLE_CACHE_USER : integer;
  attribute C_ENABLE_CACHE_USER of U0 : label is 0;
  attribute C_ENABLE_MM2S_ADV_SIG : integer;
  attribute C_ENABLE_MM2S_ADV_SIG of U0 : label is 0;
  attribute C_ENABLE_MM2S_TKEEP : integer;
  attribute C_ENABLE_MM2S_TKEEP of U0 : label is 1;
  attribute C_ENABLE_S2MM_ADV_SIG : integer;
  attribute C_ENABLE_S2MM_ADV_SIG of U0 : label is 0;
  attribute C_ENABLE_S2MM_TKEEP : integer;
  attribute C_ENABLE_S2MM_TKEEP of U0 : label is 1;
  attribute C_ENABLE_SKID_BUF : string;
  attribute C_ENABLE_SKID_BUF of U0 : label is "11111";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 1;
  attribute C_INCLUDE_MM2S_STSFIFO : integer;
  attribute C_INCLUDE_MM2S_STSFIFO of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 1;
  attribute C_INCLUDE_S2MM_STSFIFO : integer;
  attribute C_INCLUDE_S2MM_STSFIFO of U0 : label is 1;
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_ADDR_PIPE_DEPTH : integer;
  attribute C_MM2S_ADDR_PIPE_DEPTH of U0 : label is 3;
  attribute C_MM2S_BTT_USED : integer;
  attribute C_MM2S_BTT_USED of U0 : label is 23;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 32;
  attribute C_MM2S_INCLUDE_SF : integer;
  attribute C_MM2S_INCLUDE_SF of U0 : label is 1;
  attribute C_MM2S_STSCMD_FIFO_DEPTH : integer;
  attribute C_MM2S_STSCMD_FIFO_DEPTH of U0 : label is 4;
  attribute C_MM2S_STSCMD_IS_ASYNC : integer;
  attribute C_MM2S_STSCMD_IS_ASYNC of U0 : label is 0;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ARID : integer;
  attribute C_M_AXI_MM2S_ARID of U0 : label is 0;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ID_WIDTH : integer;
  attribute C_M_AXI_MM2S_ID_WIDTH of U0 : label is 4;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_AWID : integer;
  attribute C_M_AXI_S2MM_AWID of U0 : label is 0;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ID_WIDTH : integer;
  attribute C_M_AXI_S2MM_ID_WIDTH of U0 : label is 4;
  attribute C_S2MM_ADDR_PIPE_DEPTH : integer;
  attribute C_S2MM_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S2MM_BTT_USED : integer;
  attribute C_S2MM_BTT_USED of U0 : label is 23;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 64;
  attribute C_S2MM_INCLUDE_SF : integer;
  attribute C_S2MM_INCLUDE_SF of U0 : label is 1;
  attribute C_S2MM_STSCMD_FIFO_DEPTH : integer;
  attribute C_S2MM_STSCMD_FIFO_DEPTH of U0 : label is 4;
  attribute C_S2MM_STSCMD_IS_ASYNC : integer;
  attribute C_S2MM_STSCMD_IS_ASYNC of U0 : label is 0;
  attribute C_S2MM_SUPPORT_INDET_BTT : integer;
  attribute C_S2MM_SUPPORT_INDET_BTT of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.\axi_fb_datamoveraxi_datamover__parameterized0\
    port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_aresetn => m_axi_mm2s_aresetn,
      m_axi_mm2s_arid(3 downto 0) => m_axi_mm2s_arid(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => m_axi_mm2s_aruser(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aresetn => m_axi_s2mm_aresetn,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awid(3 downto 0) => m_axi_s2mm_awid(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => m_axi_s2mm_awuser(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_mm2s_cmdsts_aclk => m_axis_mm2s_cmdsts_aclk,
      m_axis_mm2s_cmdsts_aresetn => m_axis_mm2s_cmdsts_aresetn,
      m_axis_mm2s_sts_tdata(7 downto 0) => m_axis_mm2s_sts_tdata(7 downto 0),
      m_axis_mm2s_sts_tkeep(0) => m_axis_mm2s_sts_tkeep(0),
      m_axis_mm2s_sts_tlast => m_axis_mm2s_sts_tlast,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      m_axis_s2mm_cmdsts_aresetn => m_axis_s2mm_cmdsts_aresetn,
      m_axis_s2mm_cmdsts_awclk => m_axis_s2mm_cmdsts_awclk,
      m_axis_s2mm_sts_tdata(7 downto 0) => m_axis_s2mm_sts_tdata(7 downto 0),
      m_axis_s2mm_sts_tkeep(0) => m_axis_s2mm_sts_tkeep(0),
      m_axis_s2mm_sts_tlast => m_axis_s2mm_sts_tlast,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      mm2s_addr_req_posted => NLW_U0_mm2s_addr_req_posted_UNCONNECTED,
      mm2s_allow_addr_req => \<const1>\,
      mm2s_dbg_data(31 downto 0) => NLW_U0_mm2s_dbg_data_UNCONNECTED(31 downto 0),
      mm2s_dbg_sel(3) => \<const0>\,
      mm2s_dbg_sel(2) => \<const0>\,
      mm2s_dbg_sel(1) => \<const0>\,
      mm2s_dbg_sel(0) => \<const0>\,
      mm2s_err => mm2s_err,
      mm2s_halt => \<const0>\,
      mm2s_halt_cmplt => NLW_U0_mm2s_halt_cmplt_UNCONNECTED,
      mm2s_rd_xfer_cmplt => NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED,
      s2mm_addr_req_posted => NLW_U0_s2mm_addr_req_posted_UNCONNECTED,
      s2mm_allow_addr_req => \<const1>\,
      s2mm_dbg_data(31 downto 0) => NLW_U0_s2mm_dbg_data_UNCONNECTED(31 downto 0),
      s2mm_dbg_sel(3) => \<const0>\,
      s2mm_dbg_sel(2) => \<const0>\,
      s2mm_dbg_sel(1) => \<const0>\,
      s2mm_dbg_sel(0) => \<const0>\,
      s2mm_err => s2mm_err,
      s2mm_halt => \<const0>\,
      s2mm_halt_cmplt => NLW_U0_s2mm_halt_cmplt_UNCONNECTED,
      s2mm_ld_nxt_len => NLW_U0_s2mm_ld_nxt_len_UNCONNECTED,
      s2mm_wr_len(7 downto 0) => NLW_U0_s2mm_wr_len_UNCONNECTED(7 downto 0),
      s2mm_wr_xfer_cmplt => NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED,
      s_axis_mm2s_cmd_tdata(71 downto 0) => s_axis_mm2s_cmd_tdata(71 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_axis_s2mm_cmd_tdata(71 downto 0) => s_axis_s2mm_cmd_tdata(71 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid => s_axis_s2mm_cmd_tvalid,
      s_axis_s2mm_tdata(31 downto 0) => s_axis_s2mm_tdata(31 downto 0),
      s_axis_s2mm_tkeep(3 downto 0) => s_axis_s2mm_tkeep(3 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
