[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~bufferDatapointMemoryAccess|bufferDatapointMemoryAccess>io_rdData",
    "sources":[
      "~bufferDatapointMemoryAccess|bufferDatapointMemoryAccess>io_wrEna"
    ]
  }
]