# Summary

[Introduction](./README.md)

- [Top Earlgrey](./top_earlgrey/README.md)
  - [Datasheet](./top_earlgrey/doc/README.md)
  - [Design](./top_earlgrey/doc/design/README.md)
  - [Design Verification](./top_earlgrey/doc/dv/README.md)

- [Cores](./doc/cores.md)
  - [Ibex RISC-V Core Wrapper](./ip/rv_core_ibex/README.md)
    - [Interface and Registers](./ip/rv_core_ibex/data/rv_core_ibex.hjson)
  - [OTBN](./ip/otbn/README.md)
    - [Interface and Registers](./ip/otbn/data/otbn.hjson)

- [Hardware IP Blocks](./ip/README.md)
  - [Analog to Digital Converter Control](./ip/adc_ctrl/README.md)
    - [Theory of Operations](./ip/adc_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/adc_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/adc_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/adc_ctrl/data/adc_ctrl.hjson)
  - [AES](./ip/aes/README.md)
    - [Theory of Operations](./ip/aes/doc/theory-of-operations.md)
    - [Security Hardening](./ip/aes/doc/security.md)
    - [User Reference](./ip/aes/doc/user-ref.md)
    - [Design Verification](./ip/aes/doc/dv/README.md)
    - [Interface and Registers](./ip/aes/data/aes.hjson)
  - [AON Timer](./ip/aon_timer/README.md)
    - [Theory of Operations](./ip/aon_timer/doc/theory-of-operations.md)
    - [User Reference](./ip/aon_timer/doc/user-ref.md)
    - [Design Verification](./ip/aon_timer/doc/dv/README.md)
    - [Interface and Registers](./ip/aon_timer/data/aon_timer.hjson)
  - [Clock Manager](./ip/clkmgr/README.md)
    - [Theory of Operations](./ip/clkmgr/doc/theory-of-operations.md)
    - [User Reference](./ip/clkmgr/doc/user-ref.md)
    - [Design Verification](./ip/clkmgr/doc/dv/README.md)
  - [CSRNG](./ip/csrng/README.md)
    - [Theory of Operations](./ip/csrng/doc/theory-of-operations.md)
    - [User Reference](./ip/csrng/doc/user-ref.md)
    - [Design Verification](./ip/csrng/doc/dv/README.md)
    - [Interface and Registers](./ip/csrng/data/csrng.hjson)
  - [EDN](./ip/edn/README.md)
    - [Theory of Operations](./ip/edn/doc/theory-of-operations.md)
    - [User Reference](./ip/edn/doc/user-ref.md)
    - [Design Verification](./ip/edn/doc/dv/README.md)
    - [Interface and Registers](./ip/edn/data/edn.hjson)
  - [Entropy Source](./ip/entropy_src/README.md)
    - [Theory of Operations](./ip/entropy_src/doc/theory-of-operations.md)
    - [User Reference](./ip/entropy_src/doc/user-ref.md)
    - [Design Verification](./ip/entropy_src/doc/dv/README.md)
    - [Interface and Registers](./ip/entropy_src/data/entropy_src.hjson)
  - [Flash Controller](./ip/flash_ctrl/README.md)
    - [Theory of Operations](./ip/flash_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/flash_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/flash_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/flash_ctrl/data/flash_ctrl.hjson)
  - [GPIO](./ip/gpio/README.md)
    - [Theory of Operations](./ip/gpio/doc/theory-of-operations.md)
    - [User Reference](./ip/gpio/doc/user-ref.md)
    - [Design Verification](./ip/gpio/doc/dv/README.md)
    - [Interface and Registers](./ip/gpio/data/gpio.hjson)
  - [HMAC](./ip/hmac/README.md)
    - [Theory of Operations](./ip/hmac/doc/theory-of-operations.md)
    - [User Reference](./ip/hmac/doc/user-ref.md)
    - [Design Verification](./ip/hmac/doc/dv/README.md)
    - [Interface and Registers](./ip/hmac/data/hmac.hjson)
  - [I2C](./ip/i2c/README.md)
    - [Theory of Operations](./ip/i2c/doc/theory-of-operations.md)
    - [User Reference](./ip/i2c/doc/user-ref.md)
    - [Design Verification](./ip/i2c/doc/dv/README.md)
    - [Interface and Registers](./ip/i2c/data/i2c.hjson)
  - [Key Manager](./ip/keymgr/README.md)
    - [Theory of Operations](./ip/keymgr/doc/theory-of-operations.md)
    - [User Reference](./ip/keymgr/doc/user-ref.md)
    - [Design Verification](./ip/keymgr/doc/dv/README.md)
    - [Interface and Registers](./ip/keymgr/data/keymgr.hjson)
  - [KMAC](./ip/kmac/README.md)
    - [Theory of Operations](./ip/kmac/doc/theory-of-operations.md)
    - [User Reference](./ip/kmac/doc/user-ref.md)
    - [Design Verification](./ip/kmac/doc/dv/README.md)
    - [Interface and Registers](./ip/kmac/data/kmac.hjson)
  - [Life Cycle Controller](./ip/lc_ctrl/README.md)
    - [Theory of Operations](./ip/lc_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/lc_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/lc_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/lc_ctrl/data/lc_ctrl.hjson)
  - [OTP Controller](./ip/otp_ctrl/README.md)
    - [Theory of Operations](./ip/otp_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/otp_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/otp_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/otp_ctrl/data/otp_ctrl.hjson)
  - [Pattern Generator](./ip/pattgen/README.md)
    - [Theory of Operations](./ip/pattgen/doc/theory-of-operations.md)
    - [User Reference](./ip/pattgen/doc/user-ref.md)
    - [Design Verification](./ip/pattgen/doc/dv/README.md)
    - [Interface and Registers](./ip/pattgen/data/pattgen.hjson)
  - [Pinmux](./ip/pinmux/README.md)
    - [Theory of Operations](./ip/pinmux/doc/theory-of-operations.md)
    - [User Reference](./ip/pinmux/doc/user-ref.md)
    - [Design Verification](./ip/pinmux/doc/dv/README.md)
  - [PWM](./ip/pwm/README.md)
    - [Theory of Operations](./ip/pwm/doc/theory-of-operations.md)
    - [User Reference](./ip/pwm/doc/user-ref.md)
    - [Design Verification](./ip/pwm/doc/dv/README.md)
    - [Interface and Registers](./ip/pwm/data/pwm.hjson)
  - [Power Management](./ip/pwrmgr/README.md)
    - [Theory of Operations](./ip/pwrmgr/doc/theory-of-operations.md)
    - [User Reference](./ip/pwrmgr/doc/user-ref.md)
    - [Design Verification](./ip/pwrmgr/doc/dv/README.md)
  - [ROM Control](./ip/rom_ctrl/README.md)
    - [Theory of Operations](./ip/rom_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/rom_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/rom_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/rom_ctrl/data/rom_ctrl.hjson)
  - [Reset Manager](./ip/rstmgr/README.md)
    - [Theory of Operations](./ip/rstmgr/doc/theory-of-operations.md)
    - [User Reference](./ip/rstmgr/doc/user-ref.md)
    - [Design Verification](./ip/rstmgr/doc/dv/README.md)
  - [RISC-V Debug Manager](./ip/rv_dm/README.md)
    - [Theory of Operations](./ip/rv_dm/doc/theory-of-operations.md)
    - [User Reference](./ip/rv_dm/doc/user-ref.md)
    - [Design Verification](./ip/rv_dm/doc/dv/README.md)
    - [Interface and Registers](./ip/rv_dm/data/rv_dm.hjson)
  - [Timer](./ip/rv_timer/README.md)
    - [Theory of Operations](./ip/rv_timer/doc/theory-of-operations.md)
    - [User Reference](./ip/rv_timer/doc/user-ref.md)
    - [Design Verification](./ip/rv_timer/doc/dv/README.md)
    - [Interface and Registers](./ip/rv_timer/data/rv_timer.hjson)
  - [SPI Device](./ip/spi_device/README.md)
    - [Theory of Operations](./ip/spi_device/doc/theory-of-operations.md)
    - [Design Details](./ip/spi_device/doc/design.md)
    - [User Reference](./ip/spi_device/doc/user-ref.md)
    - [Design Verification](./ip/spi_device/doc/dv/README.md)
    - [Interface and Registers](./ip/spi_device/data/spi_device.hjson)
  - [SPI Host](./ip/spi_host/README.md)
    - [Theory of Operations](./ip/spi_host/doc/theory-of-operations.md)
    - [Design Details](./ip/spi_host/doc/design.md)
    - [User Reference](./ip/spi_host/doc/user-ref.md)
    - [Design Verification](./ip/spi_host/doc/dv/README.md)
    - [Interface and Registers](./ip/spi_host/data/spi_host.hjson)
  - [SRAM Controller](./ip/sram_ctrl/README.md)
    - [Theory of Operations](./ip/sram_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/sram_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/sram_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/sram_ctrl/data/sram_ctrl.hjson)
  - [System Reset Controller](./ip/sysrst_ctrl/README.md)
    - [Theory of Operations](./ip/sysrst_ctrl/doc/theory-of-operations.md)
    - [User Reference](./ip/sysrst_ctrl/doc/user-ref.md)
    - [Design Verification](./ip/sysrst_ctrl/doc/dv/README.md)
    - [Interface and Registers](./ip/sysrst_ctrl/data/sysrst_ctrl.hjson)
  - [TL-UL Bus](./ip/tlul/README.md)
    - [Theory of Operations](./ip/tlul/doc/theory-of-operations.md)
    - [User Reference](./ip/tlul/doc/user-ref.md)
    - [Design Verification](./ip/tlul/doc/dv/README.md)
  - [UART](./ip/uart/README.md)
    - [Theory of Operations](./ip/uart/doc/theory-of-operations.md)
    - [User Reference](./ip/uart/doc/user-ref.md)
    - [Design Verification](./ip/uart/doc/dv/README.md)
    - [Interface and Registers](./ip/uart/data/uart.hjson)
  - [USB 2.0](./ip/usbdev/README.md)
    - [Theory of Operations](./ip/usbdev/doc/theory-of-operations.md)
    - [User Reference](./ip/usbdev/doc/user-ref.md)
    - [Design Verification](./ip/usbdev/doc/dv/README.md)
    - [Interface and Registers](./ip/usbdev/data/usbdev.hjson)
  - [lowRISC Hardware Primitives](./ip/prim/README.md)
    - [Two Input Clock](./ip/prim/doc/prim_clock_gp_mux2.md)
    - [Flash Wrapper](./ip/prim/doc/prim_flash.md)
    - [Keccak Permutation](./ip/prim/doc/prim_keccak.md)
    - [Linear Feedback Shift Register](./ip/prim/doc/prim_lfsr.md)
    - [Packer](./ip/prim/doc/prim_packer.md)
    - [Packer FIFO](./ip/prim/doc/prim_packer_fifo.md)
    - [Present Scrambler](./ip/prim/doc/prim_present.md)
    - [Prince Scrambler](./ip/prim/doc/prim_prince.md)
    - [SRAM Scrambler](./ip/prim/doc/prim_ram_1p_scr.md)
    - [Pseudo Random Number Generator](./ip/prim/doc/prim_xoshiro256pp.md)

- [Common SystemVerilog and UVM Components](./dv/sv/README.md)
  - [ALERT_ESC Agent](./dv/sv/alert_esc_agent/README.md)
  - [Bus Params Package](./dv/sv/bus_params_pkg/README.md)
  - [Comportable IP Testbench Architecture](./dv/sv/cip_lib/README.md)
  - [Common Interfaces](./dv/sv/common_ifs/README.md)
  - [CSR Utils](./dv/sv/csr_utils/README.md)
  - [CSRNG Agent](./dv/sv/csrng_agent/README.md)
  - [DV Library Classes](./dv/sv/dv_lib/README.md)
  - [DV Utils](./dv/sv/dv_utils/README.md)
  - [FLASH_PHY_PRIM Agent](./dv/sv/flash_phy_prim_agent/README.md)
  - [I2C Agent](./dv/sv/i2c_agent/README.md)
  - [JTAG Agent](./dv/sv/jtag_agent/README.md)
  - [JTAG DMI Agent](./dv/sv/jtag_dmi_agent/README.md)
  - [JTAG RISCV Agent](./dv/sv/jtag_riscv_agent/README.md)
  - [KEY_SIDELOAD Agent](./dv/sv/key_sideload_agent/README.md)
  - [KMAC_APP Agent](./dv/sv/kmac_app_agent/README.md)
  - [Memory Backdoor Scoreboard](./dv/sv/mem_bkdr_scb/README.md)
  - [Memory Backdoor Utility](./dv/sv/mem_bkdr_util/README.md)
  - [Memory Model](./dv/sv/mem_model/README.md)
  - [PATTGEN Agent](./dv/sv/pattgen_agent/README.md)
  - [PUSH_PULL Agent](./dv/sv/push_pull_agent/README.md)
  - [PWM Monitor](./dv/sv/pwm_monitor/README.md)
  - [RNG Agent](./dv/sv/rng_agent/README.md)
  - [Scoreboard](./dv/sv/scoreboard/README.md)
  - [Simulation SRAM](./dv/sv/sim_sram/README.md)
  - [SPI Agent](./dv/sv/spi_agent/README.md)
  - [String Utils](./dv/sv/str_utils/README.md)
  - [Test Vectors](./dv/sv/test_vectors/README.md)
  - [Tile Link Agent](./dv/sv/tl_agent/README.md)
  - [UART Agent](./dv/sv/uart_agent/README.md)
  - [USB20 Agent](./dv/sv/usb20_agent/README.md)
