Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 08 23:59:53 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_timing_summary_routed.rpt -rpx VGA_timing_summary_routed.rpx
| Design       : VGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.799        0.000                      0                  130        0.117        0.000                      0                  130        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         26.799        0.000                      0                  130        0.215        0.000                      0                  130       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       26.802        0.000                      0                  130        0.215        0.000                      0                  130       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         26.799        0.000                      0                  130        0.117        0.000                      0                  130  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       26.799        0.000                      0                  130        0.117        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 6.506ns (51.421%)  route 6.146ns (48.579%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           1.026    10.925    p_m_inst/is_piano_reg_0_i_1_n_0
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.124    11.049 r  p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.689    11.738    p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.537    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 26.799    

Slack (MET) :             27.624ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 6.258ns (53.469%)  route 5.446ns (46.531%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           2.210    10.790    p_m_inst/is_piano1_n_91
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.624    

Slack (MET) :             27.746ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 6.382ns (54.500%)  route 5.328ns (45.500%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           0.897    10.796    p_m_inst/is_piano_reg_0_i_1_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.542    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 27.746    

Slack (MET) :             27.967ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 6.258ns (55.059%)  route 5.108ns (44.941%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           1.872    10.452    p_m_inst/is_piano1_n_91
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.419    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 27.967    

Slack (MET) :             27.971ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 6.258ns (55.105%)  route 5.098ns (44.895%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[12]
                         net (fo=4, routed)           1.862    10.442    p_m_inst/is_piano1_n_93
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 27.971    

Slack (MET) :             27.992ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.335ns  (logic 6.258ns (55.207%)  route 5.077ns (44.793%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[13]
                         net (fo=4, routed)           1.841    10.421    p_m_inst/is_piano1_n_92
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 27.992    

Slack (MET) :             28.155ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 6.382ns (56.436%)  route 4.926ns (43.564%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 38.530 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           0.807     9.387    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.511 r  p_m_inst/is_piano_reg_2_i_1/O
                         net (fo=3, routed)           0.883    10.394    p_m_inst/is_piano_reg_2_i_1_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.550    38.530    p_m_inst/clk_out1
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/CLKARDCLK
                         clock pessimism              0.560    39.089    
                         clock uncertainty           -0.098    38.992    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    p_m_inst/is_piano_reg_3
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 28.155    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 6.258ns (56.291%)  route 4.859ns (43.709%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[3]
                         net (fo=4, routed)           1.623    10.203    p_m_inst/is_piano1_n_102
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.222ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 6.258ns (56.350%)  route 4.848ns (43.650%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[6]
                         net (fo=4, routed)           1.612    10.191    p_m_inst/is_piano1_n_99
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 28.222    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 6.258ns (56.358%)  route 4.846ns (43.642%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[8]
                         net (fo=4, routed)           1.610    10.190    p_m_inst/is_piano1_n_97
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 28.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.576%)  route 0.110ns (34.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[5]/Q
                         net (fo=11, routed)          0.110    -0.325    hcount[5]
    SLICE_X15Y136        LUT4 (Prop_lut4_I1_O)        0.045    -0.280 r  hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    hcount[7]_i_1_n_0
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X15Y136        FDRE (Hold_fdre_C_D)         0.091    -0.495    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[4]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.463    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[5]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.463    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.327%)  route 0.191ns (50.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.191    -0.267    hcount[8]
    SLICE_X14Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    hcount[9]_i_1_n_0
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.120    -0.463    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.153    -0.281    vcount[0]
    SLICE_X13Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.236 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vcount[4]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.092    -0.493    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.152    -0.282    vcount[0]
    SLICE_X13Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vcount[5]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.091    -0.494    vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.869%)  route 0.166ns (47.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.292    hcount[2]
    SLICE_X13Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    hcount[2]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092    -0.507    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p_m_inst/is_background_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_background_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  p_m_inst/is_background_reg/Q
                         net (fo=2, routed)           0.174    -0.260    p_m_inst/is_background_reg_n_0
    SLICE_X10Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  p_m_inst/is_background_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_m_inst/is_background_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.120    -0.478    p_m_inst/is_background_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[10]/Q
                         net (fo=5, routed)           0.175    -0.260    hcount[10]
    SLICE_X14Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    hcount[10]_i_2_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.120    -0.479    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.179    -0.279    hcount[8]
    SLICE_X13Y136        LUT5 (Prop_lut5_I0_O)        0.045    -0.234 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    hcount[8]_i_1_n_0
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.091    -0.508    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25     p_m_inst/is_piano_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     p_m_inst/is_piano_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     p_m_inst/is_piano_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28     p_m_inst/is_piano_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y136    hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y135    hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y136    hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y136    hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y138     hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     p_m_inst/p_m_inst/is_piano_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y138    vcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.802ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 6.506ns (51.421%)  route 6.146ns (48.579%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           1.026    10.925    p_m_inst/is_piano_reg_0_i_1_n_0
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.124    11.049 r  p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.689    11.738    p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.540    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 26.802    

Slack (MET) :             27.627ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 6.258ns (53.469%)  route 5.446ns (46.531%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           2.210    10.790    p_m_inst/is_piano1_n_91
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.627    

Slack (MET) :             27.749ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 6.382ns (54.500%)  route 5.328ns (45.500%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           0.897    10.796    p_m_inst/is_piano_reg_0_i_1_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.094    38.988    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.545    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 27.749    

Slack (MET) :             27.970ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 6.258ns (55.059%)  route 5.108ns (44.941%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           1.872    10.452    p_m_inst/is_piano1_n_91
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.094    38.988    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.422    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.422    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 27.970    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 6.258ns (55.105%)  route 5.098ns (44.895%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[12]
                         net (fo=4, routed)           1.862    10.442    p_m_inst/is_piano1_n_93
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 27.975    

Slack (MET) :             27.996ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.335ns  (logic 6.258ns (55.207%)  route 5.077ns (44.793%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[13]
                         net (fo=4, routed)           1.841    10.421    p_m_inst/is_piano1_n_92
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 27.996    

Slack (MET) :             28.158ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 6.382ns (56.436%)  route 4.926ns (43.564%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 38.530 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           0.807     9.387    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.511 r  p_m_inst/is_piano_reg_2_i_1/O
                         net (fo=3, routed)           0.883    10.394    p_m_inst/is_piano_reg_2_i_1_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.550    38.530    p_m_inst/clk_out1
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/CLKARDCLK
                         clock pessimism              0.560    39.089    
                         clock uncertainty           -0.094    38.995    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.552    p_m_inst/is_piano_reg_3
  -------------------------------------------------------------------
                         required time                         38.552    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 28.158    

Slack (MET) :             28.214ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 6.258ns (56.291%)  route 4.859ns (43.709%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[3]
                         net (fo=4, routed)           1.623    10.203    p_m_inst/is_piano1_n_102
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 28.214    

Slack (MET) :             28.226ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 6.258ns (56.350%)  route 4.848ns (43.650%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[6]
                         net (fo=4, routed)           1.612    10.191    p_m_inst/is_piano1_n_99
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 28.226    

Slack (MET) :             28.227ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 6.258ns (56.358%)  route 4.846ns (43.642%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[8]
                         net (fo=4, routed)           1.610    10.190    p_m_inst/is_piano1_n_97
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.094    38.983    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.417    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 28.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.576%)  route 0.110ns (34.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[5]/Q
                         net (fo=11, routed)          0.110    -0.325    hcount[5]
    SLICE_X15Y136        LUT4 (Prop_lut4_I1_O)        0.045    -0.280 r  hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    hcount[7]_i_1_n_0
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X15Y136        FDRE (Hold_fdre_C_D)         0.091    -0.495    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[4]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.463    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[5]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.463    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.327%)  route 0.191ns (50.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.191    -0.267    hcount[8]
    SLICE_X14Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    hcount[9]_i_1_n_0
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.120    -0.463    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.153    -0.281    vcount[0]
    SLICE_X13Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.236 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vcount[4]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.092    -0.493    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.152    -0.282    vcount[0]
    SLICE_X13Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vcount[5]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.091    -0.494    vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.869%)  route 0.166ns (47.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.292    hcount[2]
    SLICE_X13Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    hcount[2]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092    -0.507    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p_m_inst/is_background_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_background_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  p_m_inst/is_background_reg/Q
                         net (fo=2, routed)           0.174    -0.260    p_m_inst/is_background_reg_n_0
    SLICE_X10Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  p_m_inst/is_background_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_m_inst/is_background_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
                         clock pessimism              0.239    -0.598    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.120    -0.478    p_m_inst/is_background_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[10]/Q
                         net (fo=5, routed)           0.175    -0.260    hcount[10]
    SLICE_X14Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    hcount[10]_i_2_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.120    -0.479    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.179    -0.279    hcount[8]
    SLICE_X13Y136        LUT5 (Prop_lut5_I0_O)        0.045    -0.234 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    hcount[8]_i_1_n_0
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.091    -0.508    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25     p_m_inst/is_piano_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     p_m_inst/is_piano_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     p_m_inst/is_piano_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y28     p_m_inst/is_piano_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y136    hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y135    hcount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y135    hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y136    hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y136    hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y138     hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     p_m_inst/p_m_inst/is_piano_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y138    vcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y135    hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y136    hcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 6.506ns (51.421%)  route 6.146ns (48.579%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           1.026    10.925    p_m_inst/is_piano_reg_0_i_1_n_0
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.124    11.049 r  p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.689    11.738    p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.537    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 26.799    

Slack (MET) :             27.624ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 6.258ns (53.469%)  route 5.446ns (46.531%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           2.210    10.790    p_m_inst/is_piano1_n_91
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.624    

Slack (MET) :             27.746ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 6.382ns (54.500%)  route 5.328ns (45.500%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           0.897    10.796    p_m_inst/is_piano_reg_0_i_1_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.542    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 27.746    

Slack (MET) :             27.967ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 6.258ns (55.059%)  route 5.108ns (44.941%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           1.872    10.452    p_m_inst/is_piano1_n_91
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.419    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 27.967    

Slack (MET) :             27.971ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 6.258ns (55.105%)  route 5.098ns (44.895%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[12]
                         net (fo=4, routed)           1.862    10.442    p_m_inst/is_piano1_n_93
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 27.971    

Slack (MET) :             27.992ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.335ns  (logic 6.258ns (55.207%)  route 5.077ns (44.793%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[13]
                         net (fo=4, routed)           1.841    10.421    p_m_inst/is_piano1_n_92
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 27.992    

Slack (MET) :             28.155ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 6.382ns (56.436%)  route 4.926ns (43.564%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 38.530 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           0.807     9.387    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.511 r  p_m_inst/is_piano_reg_2_i_1/O
                         net (fo=3, routed)           0.883    10.394    p_m_inst/is_piano_reg_2_i_1_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.550    38.530    p_m_inst/clk_out1
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/CLKARDCLK
                         clock pessimism              0.560    39.089    
                         clock uncertainty           -0.098    38.992    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    p_m_inst/is_piano_reg_3
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 28.155    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 6.258ns (56.291%)  route 4.859ns (43.709%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[3]
                         net (fo=4, routed)           1.623    10.203    p_m_inst/is_piano1_n_102
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.222ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 6.258ns (56.350%)  route 4.848ns (43.650%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[6]
                         net (fo=4, routed)           1.612    10.191    p_m_inst/is_piano1_n_99
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 28.222    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 6.258ns (56.358%)  route 4.846ns (43.642%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[8]
                         net (fo=4, routed)           1.610    10.190    p_m_inst/is_piano1_n_97
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 28.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.576%)  route 0.110ns (34.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[5]/Q
                         net (fo=11, routed)          0.110    -0.325    hcount[5]
    SLICE_X15Y136        LUT4 (Prop_lut4_I1_O)        0.045    -0.280 r  hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    hcount[7]_i_1_n_0
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X15Y136        FDRE (Hold_fdre_C_D)         0.091    -0.398    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[4]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.366    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[5]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.366    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.327%)  route 0.191ns (50.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.191    -0.267    hcount[8]
    SLICE_X14Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    hcount[9]_i_1_n_0
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.120    -0.366    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.153    -0.281    vcount[0]
    SLICE_X13Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.236 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vcount[4]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.092    -0.396    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.152    -0.282    vcount[0]
    SLICE_X13Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vcount[5]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.091    -0.397    vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.869%)  route 0.166ns (47.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.292    hcount[2]
    SLICE_X13Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    hcount[2]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092    -0.410    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 p_m_inst/is_background_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_background_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  p_m_inst/is_background_reg/Q
                         net (fo=2, routed)           0.174    -0.260    p_m_inst/is_background_reg_n_0
    SLICE_X10Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  p_m_inst/is_background_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_m_inst/is_background_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.120    -0.381    p_m_inst/is_background_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[10]/Q
                         net (fo=5, routed)           0.175    -0.260    hcount[10]
    SLICE_X14Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    hcount[10]_i_2_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.120    -0.382    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.179    -0.279    hcount[8]
    SLICE_X13Y136        LUT5 (Prop_lut5_I0_O)        0.045    -0.234 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    hcount[8]_i_1_n_0
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.091    -0.411    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.799ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 6.506ns (51.421%)  route 6.146ns (48.579%))
  Logic Levels:           6  (DSP48E1=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           1.026    10.925    p_m_inst/is_piano_reg_0_i_1_n_0
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.124    11.049 r  p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.689    11.738    p_m_inst/is_piano_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.537    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                 26.799    

Slack (MET) :             27.624ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.704ns  (logic 6.258ns (53.469%)  route 5.446ns (46.531%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           2.210    10.790    p_m_inst/is_piano1_n_91
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 27.624    

Slack (MET) :             27.746ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 6.382ns (54.500%)  route 5.328ns (45.500%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 f  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           1.195     9.775    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.899 r  p_m_inst/is_piano_reg_0_i_1/O
                         net (fo=3, routed)           0.897    10.796    p_m_inst/is_piano_reg_0_i_1_n_0
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.542    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 27.746    

Slack (MET) :             27.967ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 6.258ns (55.059%)  route 5.108ns (44.941%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[14]
                         net (fo=4, routed)           1.872    10.452    p_m_inst/is_piano1_n_91
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.543    38.523    p_m_inst/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  p_m_inst/is_piano_reg_1/CLKARDCLK
                         clock pessimism              0.560    39.082    
                         clock uncertainty           -0.098    38.985    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    38.419    p_m_inst/is_piano_reg_1
  -------------------------------------------------------------------
                         required time                         38.419    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 27.967    

Slack (MET) :             27.971ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 6.258ns (55.105%)  route 5.098ns (44.895%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[12]
                         net (fo=4, routed)           1.862    10.442    p_m_inst/is_piano1_n_93
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 27.971    

Slack (MET) :             27.992ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.335ns  (logic 6.258ns (55.207%)  route 5.077ns (44.793%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[13]
                         net (fo=4, routed)           1.841    10.421    p_m_inst/is_piano1_n_92
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 27.992    

Slack (MET) :             28.155ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 6.382ns (56.436%)  route 4.926ns (43.564%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 38.530 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[16]
                         net (fo=3, routed)           0.807     9.387    p_m_inst/is_piano1_n_89
    SLICE_X8Y137         LUT2 (Prop_lut2_I1_O)        0.124     9.511 r  p_m_inst/is_piano_reg_2_i_1/O
                         net (fo=3, routed)           0.883    10.394    p_m_inst/is_piano_reg_2_i_1_n_0
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.550    38.530    p_m_inst/clk_out1
    RAMB36_X0Y28         RAMB36E1                                     r  p_m_inst/is_piano_reg_3/CLKARDCLK
                         clock pessimism              0.560    39.089    
                         clock uncertainty           -0.098    38.992    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.549    p_m_inst/is_piano_reg_3
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 28.155    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.117ns  (logic 6.258ns (56.291%)  route 4.859ns (43.709%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[3]
                         net (fo=4, routed)           1.623    10.203    p_m_inst/is_piano1_n_102
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.222ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 6.258ns (56.350%)  route 4.848ns (43.650%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[6]
                         net (fo=4, routed)           1.612    10.191    p_m_inst/is_piano1_n_99
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                 28.222    

Slack (MET) :             28.224ns  (required time - arrival time)
  Source:                 vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 6.258ns (56.358%)  route 4.846ns (43.642%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  vcount_reg[5]/Q
                         net (fo=11, routed)          1.426     0.968    p_m_inst/vcount_reg[10][5]
    SLICE_X13Y137        LUT6 (Prop_lut6_I0_O)        0.124     1.092 r  p_m_inst/is_piano2_i_13/O
                         net (fo=7, routed)           1.072     2.163    p_m_inst/is_piano2_i_13_n_0
    SLICE_X12Y139        LUT6 (Prop_lut6_I1_O)        0.124     2.287 r  p_m_inst/is_piano2_i_1/O
                         net (fo=6, routed)           0.737     3.024    p_m_inst/is_piano3[16]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     7.060 r  p_m_inst/is_piano2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.062    p_m_inst/is_piano2_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     8.580 r  p_m_inst/is_piano1/P[8]
                         net (fo=4, routed)           1.610    10.190    p_m_inst/is_piano1_n_97
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.538    38.518    p_m_inst/clk_out1
    RAMB36_X0Y25         RAMB36E1                                     r  p_m_inst/is_piano_reg_0/CLKARDCLK
                         clock pessimism              0.560    39.077    
                         clock uncertainty           -0.098    38.980    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.414    p_m_inst/is_piano_reg_0
  -------------------------------------------------------------------
                         required time                         38.414    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 28.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.576%)  route 0.110ns (34.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[5]/Q
                         net (fo=11, routed)          0.110    -0.325    hcount[5]
    SLICE_X15Y136        LUT4 (Prop_lut4_I1_O)        0.045    -0.280 r  hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    hcount[7]_i_1_n_0
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X15Y136        FDRE                                         r  hcount_reg[7]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X15Y136        FDRE (Hold_fdre_C_D)         0.091    -0.398    hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[4]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.366    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[1]/Q
                         net (fo=9, routed)           0.165    -0.293    hcount[1]
    SLICE_X14Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    hcount[5]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.098    -0.487    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.366    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.327%)  route 0.191ns (50.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.191    -0.267    hcount[8]
    SLICE_X14Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.222 r  hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    hcount[9]_i_1_n_0
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X14Y137        FDRE                                         r  hcount_reg[9]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.120    -0.366    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.153    -0.281    vcount[0]
    SLICE_X13Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.236 r  vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vcount[4]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[4]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.092    -0.396    vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clock_25
    SLICE_X12Y137        FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vcount_reg[0]/Q
                         net (fo=14, routed)          0.152    -0.282    vcount[0]
    SLICE_X13Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vcount[5]_i_1_n_0
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    clock_25
    SLICE_X13Y137        FDRE                                         r  vcount_reg[5]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X13Y137        FDRE (Hold_fdre_C_D)         0.091    -0.397    vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.869%)  route 0.166ns (47.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[2]/Q
                         net (fo=8, routed)           0.166    -0.292    hcount[2]
    SLICE_X13Y135        LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    hcount[2]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y135        FDRE                                         r  hcount_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092    -0.410    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 p_m_inst/is_background_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            p_m_inst/is_background_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  p_m_inst/is_background_reg/Q
                         net (fo=2, routed)           0.174    -0.260    p_m_inst/is_background_reg_n_0
    SLICE_X10Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.215 r  p_m_inst/is_background_i_1/O
                         net (fo=1, routed)           0.000    -0.215    p_m_inst/is_background_i_1_n_0
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.837    p_m_inst/clk_out1
    SLICE_X10Y137        FDRE                                         r  p_m_inst/is_background_reg/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.120    -0.381    p_m_inst/is_background_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  hcount_reg[10]/Q
                         net (fo=5, routed)           0.175    -0.260    hcount[10]
    SLICE_X14Y136        LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    hcount[10]_i_2_n_0
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X14Y136        FDRE                                         r  hcount_reg[10]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.120    -0.382    hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  hcount_reg[8]/Q
                         net (fo=8, routed)           0.179    -0.279    hcount[8]
    SLICE_X13Y136        LUT5 (Prop_lut5_I0_O)        0.045    -0.234 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    hcount[8]_i_1_n_0
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clock_25
    SLICE_X13Y136        FDRE                                         r  hcount_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.098    -0.502    
    SLICE_X13Y136        FDRE (Hold_fdre_C_D)         0.091    -0.411    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.177    





