
SPI3-NUCLEO-F401RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc08  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d4  0800cda8  0800cda8  0000dda8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d57c  0800d57c  0000f1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d57c  0800d57c  0000e57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d584  0800d584  0000f1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800d584  0800d584  0000e584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800d58c  0800d58c  0000e58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800d594  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d80  200001dc  0800d770  0000f1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f5c  0800d770  0000ff5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025da9  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005746  00000000  00000000  00034fb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e90  00000000  00000000  0003a700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001780  00000000  00000000  0003c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c725  00000000  00000000  0003dd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dcd7  00000000  00000000  0005a435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5fe1  00000000  00000000  0007810c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e0ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000093e8  00000000  00000000  0011e130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00127518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cd90 	.word	0x0800cd90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800cd90 	.word	0x0800cd90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <_ZNK3csp9CSProcess4nameEv>:

        /**
         * @brief Returns the name of the process for FreeRTOS task registration.
         * Users can override this in their derived classes for better debugging.
         */
        virtual const char* name() const { return "csp_task"; } // FIX: Added default name
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <_ZNK3csp9CSProcess4nameEv+0x18>)
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	0800cda8 	.word	0x0800cda8

08000f00 <_ZN3csp9CSProcess10endProcessEv>:
    protected:
        // C++CSP Standard: The primary process logic.
        virtual void run() = 0; 
        
        // C++CSP4CMSIS Extension: Called by the ThreadFuncWrapper upon completion.
        virtual void endProcess() {} 
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <_ZN3csp8internal5GuardC1Ev>:
        class AltScheduler; 

        /**
         * @brief Base Guard Interface.
         */
        class Guard {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	4a04      	ldr	r2, [pc, #16]	@ (8000f30 <_ZN3csp8internal5GuardC1Ev+0x1c>)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	0800d154 	.word	0x0800d154

08000f34 <_ZN3csp8internal5GuardD1Ev>:
        public:
            virtual bool enable(AltScheduler* alt, EventBits_t bit) = 0;
            virtual bool disable() = 0;
            virtual void activate() = 0;
            virtual ~Guard() = default;
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <_ZN3csp8internal5GuardD1Ev+0x1c>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4618      	mov	r0, r3
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	0800d154 	.word	0x0800d154

08000f54 <_ZN3csp8internal5GuardD0Ev>:
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff ffe9 	bl	8000f34 <_ZN3csp8internal5GuardD1Ev>
 8000f62:	2104      	movs	r1, #4
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f009 f98e 	bl	800a286 <_ZdlPvj>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>:
        bool tryHandshake(void* data_ptr, size_t size, bool is_writer);
        
        // Register a standard task for blocking I/O
        void registerWaitingTask(void* data_ptr, bool is_writer);
        
        void clearWaitingIn() { waiting_in_task = nullptr; non_alt_in_data_ptr = nullptr; }
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2200      	movs	r2, #0
 8000f86:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f88:	bf00      	nop
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>:
        void clearWaitingOut() { waiting_out_task = nullptr; non_alt_out_data_ptr = nullptr; }

        // Getters for thread safety and logic
        SemaphoreHandle_t getMutex() { return mutex; }
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>:
        TaskHandle_t getWaitingInTask() const { return waiting_in_task; }
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb8:	4618      	mov	r0, r3
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>:
        TaskHandle_t getWaitingOutTask() const { return waiting_out_task; }
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>:
        void* getNonAltInDataPtr() const { return non_alt_in_data_ptr; }
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	4618      	mov	r0, r3
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>:
        const void* getNonAltOutDataPtr() const { return non_alt_out_data_ptr; }
        
        AltScheduler* getAltInScheduler() const { return waiting_in_alt.alt_ptr; }
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>:
        EventBits_t   getAltInBit() const       { return waiting_in_alt.assigned_bit; }
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	4618      	mov	r0, r3
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>:
        AltScheduler* getAltOutScheduler() const { return waiting_out_alt.alt_ptr; }
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <_ZNK3csp8internal15AltChanSyncBase12getAltOutBitEv>:
        EventBits_t   getAltOutBit() const       { return waiting_out_alt.assigned_bit; }
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	4618      	mov	r0, r3
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <_ZN3csp8internal11ChanInGuardC1EPNS0_15AltChanSyncBaseEPvj>:
    private: 
        AltChanSyncBase* parent_channel;
        void* user_data_dest; 
        size_t data_size;
    public:
        ChanInGuard(AltChanSyncBase* parent, void* dest = nullptr, size_t size = 0) 
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	603b      	str	r3, [r7, #0]
            : parent_channel(parent), user_data_dest(dest), data_size(size) {}
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff55 	bl	8000f14 <_ZN3csp8internal5GuardC1Ev>
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <_ZN3csp8internal11ChanInGuardC1EPNS0_15AltChanSyncBaseEPvj+0x38>)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	683a      	ldr	r2, [r7, #0]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4618      	mov	r0, r3
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	0800d1e4 	.word	0x0800d1e4

08001090 <_ZN3csp8internal11ChanInGuard12updateBufferEPv>:
        
        bool enable(AltScheduler* alt, EventBits_t bit) override;
        bool disable() override;
        void activate() override;
        void updateBuffer(void* new_dest) { user_data_dest = new_dest; }
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN3csp8internal12ChanOutGuardC1EPNS0_15AltChanSyncBaseEPKvj>:
    private: 
        AltChanSyncBase* parent_channel;
        const void* user_data_source; 
        size_t data_size;
    public:
        ChanOutGuard(AltChanSyncBase* parent, const void* src = nullptr, size_t size = 0) 
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
 80010b8:	603b      	str	r3, [r7, #0]
            : parent_channel(parent), user_data_source(src), data_size(size) {}
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff29 	bl	8000f14 <_ZN3csp8internal5GuardC1Ev>
 80010c2:	4a08      	ldr	r2, [pc, #32]	@ (80010e4 <_ZN3csp8internal12ChanOutGuardC1EPNS0_15AltChanSyncBaseEPKvj+0x38>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	683a      	ldr	r2, [r7, #0]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	0800d1c8 	.word	0x0800d1c8

080010e8 <_ZN3csp8internal12ChanOutGuard12updateBufferEPKv>:
        
        bool enable(AltScheduler* alt, EventBits_t bit) override;
        bool disable() override;
        void activate() override;
        void updateBuffer(const void* new_src) { user_data_source = new_src; }
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <_ZN3csp8internal8BaseChanI9trigger_tED1Ev>:

        template <typename U>
        friend class csp::Chanout;
        
    protected:
        inline virtual ~BaseChan() = default;
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	4a04      	ldr	r2, [pc, #16]	@ (8001120 <_ZN3csp8internal8BaseChanI9trigger_tED1Ev+0x1c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	0800d134 	.word	0x0800d134

08001124 <_ZN3csp8internal8BaseChanI9trigger_tED0Ev>:
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ffe9 	bl	8001104 <_ZN3csp8internal8BaseChanI9trigger_tED1Ev>
 8001132:	2104      	movs	r1, #4
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f009 f8a6 	bl	800a286 <_ZdlPvj>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_ZN3csp8internal11BaseAltChanI9trigger_tED1Ev>:
        virtual bool putFromISR(const DATA_TYPE& data) = 0;
        virtual internal::Guard* getInputGuard(DATA_TYPE& dest) = 0;
        virtual internal::Guard* getOutputGuard(const DATA_TYPE& source) = 0;
        
    public:
        inline virtual ~BaseAltChan() = default;
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <_ZN3csp8internal11BaseAltChanI9trigger_tED1Ev+0x20>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ffd5 	bl	8001104 <_ZN3csp8internal8BaseChanI9trigger_tED1Ev>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4618      	mov	r0, r3
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	0800d104 	.word	0x0800d104

08001168 <_ZN3csp8internal11BaseAltChanI9trigger_tED0Ev>:
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ffe7 	bl	8001144 <_ZN3csp8internal11BaseAltChanI9trigger_tED1Ev>
 8001176:	2104      	movs	r1, #4
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f009 f884 	bl	800a286 <_ZdlPvj>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_ZN3csp8internal11ChanInGuardD1Ev>:
    class ChanInGuard : public Guard {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	4a05      	ldr	r2, [pc, #20]	@ (80011a8 <_ZN3csp8internal11ChanInGuardD1Ev+0x20>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fecb 	bl	8000f34 <_ZN3csp8internal5GuardD1Ev>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	0800d1e4 	.word	0x0800d1e4

080011ac <_ZN3csp8internal11ChanInGuardD0Ev>:
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ffe7 	bl	8001188 <_ZN3csp8internal11ChanInGuardD1Ev>
 80011ba:	2110      	movs	r1, #16
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f009 f862 	bl	800a286 <_ZdlPvj>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <_ZN3csp8internal12ChanOutGuardD1Ev>:
    class ChanOutGuard : public Guard { 
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	4a05      	ldr	r2, [pc, #20]	@ (80011ec <_ZN3csp8internal12ChanOutGuardD1Ev+0x20>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fea9 	bl	8000f34 <_ZN3csp8internal5GuardD1Ev>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	0800d1c8 	.word	0x0800d1c8

080011f0 <_ZN3csp8internal12ChanOutGuardD0Ev>:
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ffe7 	bl	80011cc <_ZN3csp8internal12ChanOutGuardD1Ev>
 80011fe:	2110      	movs	r1, #16
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f009 f840 	bl	800a286 <_ZdlPvj>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <_ZN3csp8internal17RendezvousChannelI9trigger_tED1Ev>:
public:
    RendezvousChannel() 
        : res_in_guard(&sync_base, nullptr, sizeof(T)),
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}

    virtual ~RendezvousChannel() override = default;
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <_ZN3csp8internal17RendezvousChannelI9trigger_tED1Ev+0x40>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	334c      	adds	r3, #76	@ 0x4c
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ffd2 	bl	80011cc <_ZN3csp8internal12ChanOutGuardD1Ev>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	333c      	adds	r3, #60	@ 0x3c
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ffab 	bl	8001188 <_ZN3csp8internal11ChanInGuardD1Ev>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3304      	adds	r3, #4
 8001236:	4618      	mov	r0, r3
 8001238:	f008 fd06 	bl	8009c48 <_ZN3csp8internal15AltChanSyncBaseD1Ev>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff80 	bl	8001144 <_ZN3csp8internal11BaseAltChanI9trigger_tED1Ev>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	0800d0d4 	.word	0x0800d0d4

08001254 <_ZN3csp8internal17RendezvousChannelI9trigger_tED0Ev>:
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ffd7 	bl	8001210 <_ZN3csp8internal17RendezvousChannelI9trigger_tED1Ev>
 8001262:	215c      	movs	r1, #92	@ 0x5c
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f009 f80e 	bl	800a286 <_ZdlPvj>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <_ZN3csp14One2OneChannelI9trigger_tEC1Ev>:
template <typename T>
class One2OneChannel {
private:
    internal::RendezvousChannel<T> internal_chan;
public:
    One2OneChannel() = default;
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4618      	mov	r0, r3
 8001280:	f000 fcd2 	bl	8001c28 <_ZN3csp8internal17RendezvousChannelI9trigger_tEC1Ev>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <HAL_GPIO_EXTI_Callback>:

struct Result {
	float result;
};

extern "C" void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GYRO_INT1_PIN) {
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	2b02      	cmp	r3, #2
 800129e:	d119      	bne.n	80012d4 <HAL_GPIO_EXTI_Callback+0x44>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
        g_trigger_chan.writer().putFromISR(trigger_t{});
 80012a4:	480d      	ldr	r0, [pc, #52]	@ (80012dc <HAL_GPIO_EXTI_Callback+0x4c>)
 80012a6:	f000 fce9 	bl	8001c7c <_ZN3csp14One2OneChannelI9trigger_tE6writerEv>
 80012aa:	4603      	mov	r3, r0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	f107 0210 	add.w	r2, r7, #16
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f000 fcef 	bl	8001c9c <_ZN3csp7ChanoutI9trigger_tE10putFromISRERKS1_>
        // This forces a context switch if the Receiver task has higher priority
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d007      	beq.n	80012d4 <HAL_GPIO_EXTI_Callback+0x44>
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_GPIO_EXTI_Callback+0x50>)
 80012c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	f3bf 8f4f 	dsb	sy
 80012d0:	f3bf 8f6f 	isb	sy
    }
}
 80012d4:	bf00      	nop
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001f8 	.word	0x200001f8
 80012e0:	e000ed04 	.word	0xe000ed04

080012e4 <_ZN3csp9CSProcessC1Ev>:
    class CSProcess {
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <_ZN3csp9CSProcessC1Ev+0x1c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	0800d170 	.word	0x0800d170

08001304 <_ZN3csp9CSProcessD1Ev>:
        virtual ~CSProcess() = default;
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <_ZN3csp9CSProcessD1Ev+0x1c>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	0800d170 	.word	0x0800d170

08001324 <_ZN3csp9CSProcessD0Ev>:
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ffe9 	bl	8001304 <_ZN3csp9CSProcessD1Ev>
 8001332:	2104      	movs	r1, #4
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f008 ffa6 	bl	800a286 <_ZdlPvj>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4618      	mov	r0, r3
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <_ZN8L3g4200dC1EN3csp7ChanoutI7MessageEE>:

class L3g4200d : public CSProcess {
private:
	Chanout<Message> out;
public:
	L3g4200d(Chanout<Message> w) : out(w) {}
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ffc7 	bl	80012e4 <_ZN3csp9CSProcessC1Ev>
 8001356:	4a05      	ldr	r2, [pc, #20]	@ (800136c <_ZN8L3g4200dC1EN3csp7ChanoutI7MessageEE+0x28>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4618      	mov	r0, r3
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	0800d0b8 	.word	0x0800d0b8

08001370 <_ZN8L3g4200d3runEv>:

    void run() override {
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b08d      	sub	sp, #52	@ 0x34
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    	trigger_t t;
    	auto trigger_reader = g_trigger_chan.reader();
 8001378:	4830      	ldr	r0, [pc, #192]	@ (800143c <_ZN8L3g4200d3runEv+0xcc>)
 800137a:	f000 fca3 	bl	8001cc4 <_ZN3csp14One2OneChannelI9trigger_tE6readerEv>
 800137e:	4603      	mov	r3, r0
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
        vTaskDelay(pdMS_TO_TICKS(10));
 8001382:	200a      	movs	r0, #10
 8001384:	f006 fb68 	bl	8007a58 <vTaskDelay>
        L3G4200D_t gyro;

        gyro.hspi = &hspi3;
 8001388:	4b2d      	ldr	r3, [pc, #180]	@ (8001440 <_ZN8L3g4200d3runEv+0xd0>)
 800138a:	61bb      	str	r3, [r7, #24]
        gyro.cs_port = GPIOB;
 800138c:	4b2d      	ldr	r3, [pc, #180]	@ (8001444 <_ZN8L3g4200d3runEv+0xd4>)
 800138e:	61fb      	str	r3, [r7, #28]
        gyro.cs_pin = GPIO_PIN_12;
 8001390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001394:	843b      	strh	r3, [r7, #32]

        if (HAL_ERROR == L3G4200D_Init(&gyro, L3G4200D_SCALE_250DPS)){
 8001396:	f107 0318 	add.w	r3, r7, #24
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f001 fe8f 	bl	80030c0 <L3G4200D_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	bf0c      	ite	eq
 80013a8:	2301      	moveq	r3, #1
 80013aa:	2300      	movne	r3, #0
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <_ZN8L3g4200d3runEv+0x48>
        	printf("HAL-ERROR during init\r\n");
 80013b2:	4825      	ldr	r0, [pc, #148]	@ (8001448 <_ZN8L3g4200d3runEv+0xd8>)
 80013b4:	f009 fd1e 	bl	800adf4 <puts>
        }
        if (HAL_ERROR == L3G4200D_EnableINT1(&gyro)){
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	4618      	mov	r0, r3
 80013be:	f001 fe6d 	bl	800309c <L3G4200D_EnableINT1>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	bf0c      	ite	eq
 80013c8:	2301      	moveq	r3, #1
 80013ca:	2300      	movne	r3, #0
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d003      	beq.n	80013da <_ZN8L3g4200d3runEv+0x6a>
        	printf("HAL-ERROR during INT1 enable\r\n");
 80013d2:	481e      	ldr	r0, [pc, #120]	@ (800144c <_ZN8L3g4200d3runEv+0xdc>)
 80013d4:	f009 fd0e 	bl	800adf4 <puts>
        	return;
 80013d8:	e02d      	b.n	8001436 <_ZN8L3g4200d3runEv+0xc6>
        }

        Message msg;
        L3G4200D_ReadDPS(&gyro, &msg.x, &msg.y, &msg.z);
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	f103 0408 	add.w	r4, r3, #8
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	1d1a      	adds	r2, r3, #4
 80013e8:	f107 010c 	add.w	r1, r7, #12
 80013ec:	f107 0018 	add.w	r0, r7, #24
 80013f0:	4623      	mov	r3, r4
 80013f2:	f001 ff71 	bl	80032d8 <L3G4200D_ReadDPS>
        while(true) {
        	trigger_reader >> t;
 80013f6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80013fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fc6f 	bl	8001ce4 <_ZN3csp6ChaninI9trigger_tErsERS1_>
			L3G4200D_ReadDPS(&gyro, &msg.x, &msg.y, &msg.z);
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	f103 0408 	add.w	r4, r3, #8
 800140e:	f107 030c 	add.w	r3, r7, #12
 8001412:	1d1a      	adds	r2, r3, #4
 8001414:	f107 010c 	add.w	r1, r7, #12
 8001418:	f107 0018 	add.w	r0, r7, #24
 800141c:	4623      	mov	r3, r4
 800141e:	f001 ff5b 	bl	80032d8 <L3G4200D_ReadDPS>
			out << msg;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3304      	adds	r3, #4
 8001426:	f107 020c 	add.w	r2, r7, #12
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f000 fc6d 	bl	8001d0c <_ZN3csp7ChanoutI7MessageElsERKS1_>
        	trigger_reader >> t;
 8001432:	bf00      	nop
 8001434:	e7df      	b.n	80013f6 <_ZN8L3g4200d3runEv+0x86>
        }
    }
 8001436:	3734      	adds	r7, #52	@ 0x34
 8001438:	46bd      	mov	sp, r7
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	200001f8 	.word	0x200001f8
 8001440:	2000033c 	.word	0x2000033c
 8001444:	40020400 	.word	0x40020400
 8001448:	0800cdb4 	.word	0x0800cdb4
 800144c:	0800cdcc 	.word	0x0800cdcc

08001450 <_ZN11ShakeDetectC1EN3csp6ChaninI7MessageEENS0_7ChanoutI6ResultEE>:
private:
    Chanin<Message> in;
    Chanout<Result> out;

public:
    ShakeDetect(Chanin<Message> r, Chanout<Result> w)
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
        : in(r), out(w) {}
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff40 	bl	80012e4 <_ZN3csp9CSProcessC1Ev>
 8001464:	4a06      	ldr	r2, [pc, #24]	@ (8001480 <_ZN11ShakeDetectC1EN3csp6ChaninI7MessageEENS0_7ChanoutI6ResultEE+0x30>)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	68ba      	ldr	r2, [r7, #8]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	0800d09c 	.word	0x0800d09c

08001484 <_ZN11ShakeDetect3runEv>:

    void run() override {
 8001484:	b580      	push	{r7, lr}
 8001486:	b092      	sub	sp, #72	@ 0x48
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

        const float alpha = 0.02f;          // mean filter speed
 800148c:	4b54      	ldr	r3, [pc, #336]	@ (80015e0 <_ZN11ShakeDetect3runEv+0x15c>)
 800148e:	637b      	str	r3, [r7, #52]	@ 0x34
        const int window_size = 10;         // ~100ms if 100Hz
 8001490:	230a      	movs	r3, #10
 8001492:	633b      	str	r3, [r7, #48]	@ 0x30
        const float threshold_on  = 3000.0f;
 8001494:	4b53      	ldr	r3, [pc, #332]	@ (80015e4 <_ZN11ShakeDetect3runEv+0x160>)
 8001496:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const float threshold_off = 1500.0f;
 8001498:	4b53      	ldr	r3, [pc, #332]	@ (80015e8 <_ZN11ShakeDetect3runEv+0x164>)
 800149a:	62bb      	str	r3, [r7, #40]	@ 0x28

        float mean = 0.0f;
 800149c:	f04f 0300 	mov.w	r3, #0
 80014a0:	647b      	str	r3, [r7, #68]	@ 0x44
        float energy = 0.0f;
 80014a2:	f04f 0300 	mov.w	r3, #0
 80014a6:	643b      	str	r3, [r7, #64]	@ 0x40
        int count = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        bool shake_state = false;
 80014ac:	2300      	movs	r3, #0
 80014ae:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        Message msg;
        Result result;

        while (true) {

            in >> msg;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3304      	adds	r3, #4
 80014b6:	f107 0210 	add.w	r2, r7, #16
 80014ba:	4611      	mov	r1, r2
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fc39 	bl	8001d34 <_ZN3csp6ChaninI7MessageErsERS1_>

            // --- 1. Magnitude ---
            float mag = sqrtf(msg.x*msg.x +
 80014c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80014c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ca:	ee27 7a27 	vmul.f32	s14, s14, s15
                              msg.y*msg.y +
 80014ce:	edd7 6a05 	vldr	s13, [r7, #20]
 80014d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80014d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
            float mag = sqrtf(msg.x*msg.x +
 80014da:	ee37 7a27 	vadd.f32	s14, s14, s15
                              msg.z*msg.z);
 80014de:	edd7 6a06 	vldr	s13, [r7, #24]
 80014e2:	edd7 7a06 	vldr	s15, [r7, #24]
 80014e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
            float mag = sqrtf(msg.x*msg.x +
 80014ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ee:	eeb0 0a67 	vmov.f32	s0, s15
 80014f2:	f008 fed9 	bl	800a2a8 <sqrtf>
 80014f6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

            // --- 2. High-pass via running mean ---
            mean += alpha * (mag - mean);
 80014fa:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014fe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001502:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001506:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80015ec <_ZN11ShakeDetect3runEv+0x168>
 800150a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150e:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001516:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
            float hp = mag - mean;
 800151a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800151e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001522:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001526:	edc7 7a08 	vstr	s15, [r7, #32]

            // --- 3. Accumulate energy ---
            energy += hp * hp;
 800152a:	edd7 7a08 	vldr	s15, [r7, #32]
 800152e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001532:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800153a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            count++;
 800153e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001540:	3301      	adds	r3, #1
 8001542:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if (count >= window_size) {
 8001544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001546:	2b09      	cmp	r3, #9
 8001548:	ddb3      	ble.n	80014b2 <_ZN11ShakeDetect3runEv+0x2e>

                float avg_energy = energy / count;
 800154a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001554:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800155c:	edc7 7a07 	vstr	s15, [r7, #28]

                // --- 4. Hysteresis detection ---
                if (!shake_state && avg_energy > threshold_on) {
 8001560:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001564:	f083 0301 	eor.w	r3, r3, #1
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d017      	beq.n	800159e <_ZN11ShakeDetect3runEv+0x11a>
 800156e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001572:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80015f0 <_ZN11ShakeDetect3runEv+0x16c>
 8001576:	eef4 7ac7 	vcmpe.f32	s15, s14
 800157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157e:	dd0e      	ble.n	800159e <_ZN11ShakeDetect3runEv+0x11a>
                    shake_state = true;
 8001580:	2301      	movs	r3, #1
 8001582:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    result.result = 1.0f;
 8001586:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800158a:	60fb      	str	r3, [r7, #12]
                    out << result;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3308      	adds	r3, #8
 8001590:	f107 020c 	add.w	r2, r7, #12
 8001594:	4611      	mov	r1, r2
 8001596:	4618      	mov	r0, r3
 8001598:	f000 fbe0 	bl	8001d5c <_ZN3csp7ChanoutI6ResultElsERKS1_>
 800159c:	e01a      	b.n	80015d4 <_ZN11ShakeDetect3runEv+0x150>
                }
                else if (shake_state && avg_energy < threshold_off) {
 800159e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d016      	beq.n	80015d4 <_ZN11ShakeDetect3runEv+0x150>
 80015a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80015aa:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80015f4 <_ZN11ShakeDetect3runEv+0x170>
 80015ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	d50d      	bpl.n	80015d4 <_ZN11ShakeDetect3runEv+0x150>
                    shake_state = false;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    result.result = 0.0f;
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
                    out << result;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3308      	adds	r3, #8
 80015c8:	f107 020c 	add.w	r2, r7, #12
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 fbc4 	bl	8001d5c <_ZN3csp7ChanoutI6ResultElsERKS1_>
                }

                energy = 0.0f;
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	643b      	str	r3, [r7, #64]	@ 0x40
                count = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
 80015de:	e768      	b.n	80014b2 <_ZN11ShakeDetect3runEv+0x2e>
 80015e0:	3ca3d70a 	.word	0x3ca3d70a
 80015e4:	453b8000 	.word	0x453b8000
 80015e8:	44bb8000 	.word	0x44bb8000
 80015ec:	3ca3d70a 	.word	0x3ca3d70a
 80015f0:	453b8000 	.word	0x453b8000
 80015f4:	44bb8000 	.word	0x44bb8000

080015f8 <_ZN2UIC1EN3csp6ChaninI6ResultEE>:
class UI : public CSProcess {
private:
    Chanin<Result> in;

public:
    UI(Chanin<Result> r) : in(r) {}
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fe6d 	bl	80012e4 <_ZN3csp9CSProcessC1Ev>
 800160a:	4a05      	ldr	r2, [pc, #20]	@ (8001620 <_ZN2UIC1EN3csp6ChaninI6ResultEE+0x28>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	683a      	ldr	r2, [r7, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4618      	mov	r0, r3
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	0800d080 	.word	0x0800d080

08001624 <_ZN2UI3runEv>:

    void run() override {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]

        Result res;

        while (true) {
            in >> res;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3304      	adds	r3, #4
 8001630:	f107 020c 	add.w	r2, r7, #12
 8001634:	4611      	mov	r1, r2
 8001636:	4618      	mov	r0, r3
 8001638:	f000 fba4 	bl	8001d84 <_ZN3csp6ChaninI6ResultErsERS1_>

            if (res.result > 0.5f) {
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	dd03      	ble.n	8001656 <_ZN2UI3runEv+0x32>
                printf(">>> SHAKE DETECTED! <<<\r\n");
 800164e:	4804      	ldr	r0, [pc, #16]	@ (8001660 <_ZN2UI3runEv+0x3c>)
 8001650:	f009 fbd0 	bl	800adf4 <puts>
 8001654:	e7ea      	b.n	800162c <_ZN2UI3runEv+0x8>
            } else {
                printf("Shake ended.\r\n");
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <_ZN2UI3runEv+0x40>)
 8001658:	f009 fbcc 	bl	800adf4 <puts>
            in >> res;
 800165c:	e7e6      	b.n	800162c <_ZN2UI3runEv+0x8>
 800165e:	bf00      	nop
 8001660:	0800cdec 	.word	0x0800cdec
 8001664:	0800ce08 	.word	0x0800ce08

08001668 <_ZN3csp8internal8BaseChanI7MessageED1Ev>:
        inline virtual ~BaseChan() = default;
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	4a04      	ldr	r2, [pc, #16]	@ (8001684 <_ZN3csp8internal8BaseChanI7MessageED1Ev+0x1c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	0800d060 	.word	0x0800d060

08001688 <_ZN3csp8internal8BaseChanI7MessageED0Ev>:
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ffe9 	bl	8001668 <_ZN3csp8internal8BaseChanI7MessageED1Ev>
 8001696:	2104      	movs	r1, #4
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f008 fdf4 	bl	800a286 <_ZdlPvj>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <_ZN3csp8internal11BaseAltChanI7MessageED1Ev>:
        inline virtual ~BaseAltChan() = default;
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <_ZN3csp8internal11BaseAltChanI7MessageED1Ev+0x20>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff ffd5 	bl	8001668 <_ZN3csp8internal8BaseChanI7MessageED1Ev>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	0800d030 	.word	0x0800d030

080016cc <_ZN3csp8internal11BaseAltChanI7MessageED0Ev>:
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ffe7 	bl	80016a8 <_ZN3csp8internal11BaseAltChanI7MessageED1Ev>
 80016da:	2104      	movs	r1, #4
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f008 fdd2 	bl	800a286 <_ZdlPvj>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <_ZN3csp8internal17RendezvousChannelI7MessageED1Ev>:
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <_ZN3csp8internal17RendezvousChannelI7MessageED1Ev+0x40>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	334c      	adds	r3, #76	@ 0x4c
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff fd64 	bl	80011cc <_ZN3csp8internal12ChanOutGuardD1Ev>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	333c      	adds	r3, #60	@ 0x3c
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fd3d 	bl	8001188 <_ZN3csp8internal11ChanInGuardD1Ev>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3304      	adds	r3, #4
 8001712:	4618      	mov	r0, r3
 8001714:	f008 fa98 	bl	8009c48 <_ZN3csp8internal15AltChanSyncBaseD1Ev>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff ffc4 	bl	80016a8 <_ZN3csp8internal11BaseAltChanI7MessageED1Ev>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	0800d000 	.word	0x0800d000

08001730 <_ZN3csp8internal17RendezvousChannelI7MessageED0Ev>:
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ffd7 	bl	80016ec <_ZN3csp8internal17RendezvousChannelI7MessageED1Ev>
 800173e:	215c      	movs	r1, #92	@ 0x5c
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f008 fda0 	bl	800a286 <_ZdlPvj>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_ZN3csp14One2OneChannelI7MessageEC1Ev>:
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4618      	mov	r0, r3
 800175c:	f000 fb48 	bl	8001df0 <_ZN3csp8internal17RendezvousChannelI7MessageEC1Ev>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <_ZN3csp14One2OneChannelI7MessageED1Ev>:
class One2OneChannel {
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ffb9 	bl	80016ec <_ZN3csp8internal17RendezvousChannelI7MessageED1Ev>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <__tcf_0>:
void MainApp_Task(void* params) {
    vTaskDelay(pdMS_TO_TICKS(10));

    printf("\r\n--- Launching CSP Static Network (Zero-Heap) ---\r\n");

    static Channel<Message>  msg_chan;      // unbuffered  can be buffered if needed
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
 8001788:	4801      	ldr	r0, [pc, #4]	@ (8001790 <__tcf_0+0xc>)
 800178a:	f7ff ffee 	bl	800176a <_ZN3csp14One2OneChannelI7MessageED1Ev>
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000254 	.word	0x20000254

08001794 <_ZN3csp8internal8BaseChanI6ResultED1Ev>:
        inline virtual ~BaseChan() = default;
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <_ZN3csp8internal8BaseChanI6ResultED1Ev+0x1c>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	0800cfe0 	.word	0x0800cfe0

080017b4 <_ZN3csp8internal8BaseChanI6ResultED0Ev>:
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f7ff ffe9 	bl	8001794 <_ZN3csp8internal8BaseChanI6ResultED1Ev>
 80017c2:	2104      	movs	r1, #4
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f008 fd5e 	bl	800a286 <_ZdlPvj>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_ZN3csp8internal11BaseAltChanI6ResultED1Ev>:
        inline virtual ~BaseAltChan() = default;
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <_ZN3csp8internal11BaseAltChanI6ResultED1Ev+0x20>)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ffd5 	bl	8001794 <_ZN3csp8internal8BaseChanI6ResultED1Ev>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	0800cfb0 	.word	0x0800cfb0

080017f8 <_ZN3csp8internal11BaseAltChanI6ResultED0Ev>:
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ffe7 	bl	80017d4 <_ZN3csp8internal11BaseAltChanI6ResultED1Ev>
 8001806:	2104      	movs	r1, #4
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f008 fd3c 	bl	800a286 <_ZdlPvj>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <_ZN3csp8internal17RendezvousChannelI6ResultED1Ev>:
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	4a0d      	ldr	r2, [pc, #52]	@ (8001858 <_ZN3csp8internal17RendezvousChannelI6ResultED1Ev+0x40>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	334c      	adds	r3, #76	@ 0x4c
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fcce 	bl	80011cc <_ZN3csp8internal12ChanOutGuardD1Ev>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	333c      	adds	r3, #60	@ 0x3c
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fca7 	bl	8001188 <_ZN3csp8internal11ChanInGuardD1Ev>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3304      	adds	r3, #4
 800183e:	4618      	mov	r0, r3
 8001840:	f008 fa02 	bl	8009c48 <_ZN3csp8internal15AltChanSyncBaseD1Ev>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff ffc4 	bl	80017d4 <_ZN3csp8internal11BaseAltChanI6ResultED1Ev>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	0800cf80 	.word	0x0800cf80

0800185c <_ZN3csp8internal17RendezvousChannelI6ResultED0Ev>:
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ffd7 	bl	8001818 <_ZN3csp8internal17RendezvousChannelI6ResultED1Ev>
 800186a:	215c      	movs	r1, #92	@ 0x5c
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f008 fd0a 	bl	800a286 <_ZdlPvj>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4618      	mov	r0, r3
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <_ZN3csp14One2OneChannelI6ResultEC1Ev>:
    One2OneChannel() = default;
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fafe 	bl	8001e88 <_ZN3csp8internal17RendezvousChannelI6ResultEC1Ev>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <_ZN3csp14One2OneChannelI6ResultED1Ev>:
class One2OneChannel {
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ffb9 	bl	8001818 <_ZN3csp8internal17RendezvousChannelI6ResultED1Ev>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4618      	mov	r0, r3
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <__tcf_1>:
    static Channel<Result> result_chan;
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	4801      	ldr	r0, [pc, #4]	@ (80018bc <__tcf_1+0xc>)
 80018b6:	f7ff ffee 	bl	8001896 <_ZN3csp14One2OneChannelI6ResultED1Ev>
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200002b4 	.word	0x200002b4

080018c0 <_ZN8L3g4200dD1Ev>:
class L3g4200d : public CSProcess {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <_ZN8L3g4200dD1Ev+0x20>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fd17 	bl	8001304 <_ZN3csp9CSProcessD1Ev>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4618      	mov	r0, r3
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	0800d0b8 	.word	0x0800d0b8

080018e4 <_ZN8L3g4200dD0Ev>:
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ffe7 	bl	80018c0 <_ZN8L3g4200dD1Ev>
 80018f2:	2108      	movs	r1, #8
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f008 fcc6 	bl	800a286 <_ZdlPvj>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <__tcf_2>:

    static L3g4200d pL3g4200d(msg_chan.writer());
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
 8001908:	4801      	ldr	r0, [pc, #4]	@ (8001910 <__tcf_2+0xc>)
 800190a:	f7ff ffd9 	bl	80018c0 <_ZN8L3g4200dD1Ev>
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20000314 	.word	0x20000314

08001914 <_ZN11ShakeDetectD1Ev>:
class ShakeDetect : public CSProcess {
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	4a05      	ldr	r2, [pc, #20]	@ (8001934 <_ZN11ShakeDetectD1Ev+0x20>)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fced 	bl	8001304 <_ZN3csp9CSProcessD1Ev>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	0800d09c 	.word	0x0800d09c

08001938 <_ZN11ShakeDetectD0Ev>:
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ffe7 	bl	8001914 <_ZN11ShakeDetectD1Ev>
 8001946:	210c      	movs	r1, #12
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f008 fc9c 	bl	800a286 <_ZdlPvj>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <__tcf_3>:
    static ShakeDetect pShakeDetect(msg_chan.reader(), result_chan.writer());
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
 800195c:	4801      	ldr	r0, [pc, #4]	@ (8001964 <__tcf_3+0xc>)
 800195e:	f7ff ffd9 	bl	8001914 <_ZN11ShakeDetectD1Ev>
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000320 	.word	0x20000320

08001968 <_ZN2UID1Ev>:
class UI : public CSProcess {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <_ZN2UID1Ev+0x20>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fcc3 	bl	8001304 <_ZN3csp9CSProcessD1Ev>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	0800d080 	.word	0x0800d080

0800198c <_ZN2UID0Ev>:
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff ffe7 	bl	8001968 <_ZN2UID1Ev>
 800199a:	2108      	movs	r1, #8
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f008 fc72 	bl	800a286 <_ZdlPvj>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <__tcf_4>:
    static UI pUI(result_chan.reader());
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4801      	ldr	r0, [pc, #4]	@ (80019b8 <__tcf_4+0xc>)
 80019b2:	f7ff ffd9 	bl	8001968 <_ZN2UID1Ev>
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000330 	.word	0x20000330

080019bc <_Z12MainApp_TaskPv>:
void MainApp_Task(void* params) {
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b087      	sub	sp, #28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
    vTaskDelay(pdMS_TO_TICKS(10));
 80019c4:	200a      	movs	r0, #10
 80019c6:	f006 f847 	bl	8007a58 <vTaskDelay>
    printf("\r\n--- Launching CSP Static Network (Zero-Heap) ---\r\n");
 80019ca:	4866      	ldr	r0, [pc, #408]	@ (8001b64 <_Z12MainApp_TaskPv+0x1a8>)
 80019cc:	f009 fa12 	bl	800adf4 <puts>
    static Channel<Message>  msg_chan;      // unbuffered  can be buffered if needed
 80019d0:	4b65      	ldr	r3, [pc, #404]	@ (8001b68 <_Z12MainApp_TaskPv+0x1ac>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f3bf 8f5b 	dmb	ish
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b00      	cmp	r3, #0
 80019de:	bf0c      	ite	eq
 80019e0:	2301      	moveq	r3, #1
 80019e2:	2300      	movne	r3, #0
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d013      	beq.n	8001a12 <_Z12MainApp_TaskPv+0x56>
 80019ea:	485f      	ldr	r0, [pc, #380]	@ (8001b68 <_Z12MainApp_TaskPv+0x1ac>)
 80019ec:	f008 fc4d 	bl	800a28a <__cxa_guard_acquire>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	bf14      	ite	ne
 80019f6:	2301      	movne	r3, #1
 80019f8:	2300      	moveq	r3, #0
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d008      	beq.n	8001a12 <_Z12MainApp_TaskPv+0x56>
 8001a00:	485a      	ldr	r0, [pc, #360]	@ (8001b6c <_Z12MainApp_TaskPv+0x1b0>)
 8001a02:	f7ff fea5 	bl	8001750 <_ZN3csp14One2OneChannelI7MessageEC1Ev>
 8001a06:	485a      	ldr	r0, [pc, #360]	@ (8001b70 <_Z12MainApp_TaskPv+0x1b4>)
 8001a08:	f008 fc6f 	bl	800a2ea <atexit>
 8001a0c:	4856      	ldr	r0, [pc, #344]	@ (8001b68 <_Z12MainApp_TaskPv+0x1ac>)
 8001a0e:	f008 fc48 	bl	800a2a2 <__cxa_guard_release>
    static Channel<Result> result_chan;
 8001a12:	4b58      	ldr	r3, [pc, #352]	@ (8001b74 <_Z12MainApp_TaskPv+0x1b8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f3bf 8f5b 	dmb	ish
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	bf0c      	ite	eq
 8001a22:	2301      	moveq	r3, #1
 8001a24:	2300      	movne	r3, #0
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d013      	beq.n	8001a54 <_Z12MainApp_TaskPv+0x98>
 8001a2c:	4851      	ldr	r0, [pc, #324]	@ (8001b74 <_Z12MainApp_TaskPv+0x1b8>)
 8001a2e:	f008 fc2c 	bl	800a28a <__cxa_guard_acquire>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bf14      	ite	ne
 8001a38:	2301      	movne	r3, #1
 8001a3a:	2300      	moveq	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d008      	beq.n	8001a54 <_Z12MainApp_TaskPv+0x98>
 8001a42:	484d      	ldr	r0, [pc, #308]	@ (8001b78 <_Z12MainApp_TaskPv+0x1bc>)
 8001a44:	f7ff ff1a 	bl	800187c <_ZN3csp14One2OneChannelI6ResultEC1Ev>
 8001a48:	484c      	ldr	r0, [pc, #304]	@ (8001b7c <_Z12MainApp_TaskPv+0x1c0>)
 8001a4a:	f008 fc4e 	bl	800a2ea <atexit>
 8001a4e:	4849      	ldr	r0, [pc, #292]	@ (8001b74 <_Z12MainApp_TaskPv+0x1b8>)
 8001a50:	f008 fc27 	bl	800a2a2 <__cxa_guard_release>
    static L3g4200d pL3g4200d(msg_chan.writer());
 8001a54:	4b4a      	ldr	r3, [pc, #296]	@ (8001b80 <_Z12MainApp_TaskPv+0x1c4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f3bf 8f5b 	dmb	ish
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	bf0c      	ite	eq
 8001a64:	2301      	moveq	r3, #1
 8001a66:	2300      	movne	r3, #0
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d018      	beq.n	8001aa0 <_Z12MainApp_TaskPv+0xe4>
 8001a6e:	4844      	ldr	r0, [pc, #272]	@ (8001b80 <_Z12MainApp_TaskPv+0x1c4>)
 8001a70:	f008 fc0b 	bl	800a28a <__cxa_guard_acquire>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	bf14      	ite	ne
 8001a7a:	2301      	movne	r3, #1
 8001a7c:	2300      	moveq	r3, #0
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00d      	beq.n	8001aa0 <_Z12MainApp_TaskPv+0xe4>
 8001a84:	4839      	ldr	r0, [pc, #228]	@ (8001b6c <_Z12MainApp_TaskPv+0x1b0>)
 8001a86:	f000 fa29 	bl	8001edc <_ZN3csp14One2OneChannelI7MessageE6writerEv>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	483d      	ldr	r0, [pc, #244]	@ (8001b84 <_Z12MainApp_TaskPv+0x1c8>)
 8001a90:	f7ff fc58 	bl	8001344 <_ZN8L3g4200dC1EN3csp7ChanoutI7MessageEE>
 8001a94:	483c      	ldr	r0, [pc, #240]	@ (8001b88 <_Z12MainApp_TaskPv+0x1cc>)
 8001a96:	f008 fc28 	bl	800a2ea <atexit>
 8001a9a:	4839      	ldr	r0, [pc, #228]	@ (8001b80 <_Z12MainApp_TaskPv+0x1c4>)
 8001a9c:	f008 fc01 	bl	800a2a2 <__cxa_guard_release>
    static ShakeDetect pShakeDetect(msg_chan.reader(), result_chan.writer());
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <_Z12MainApp_TaskPv+0x1d0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f3bf 8f5b 	dmb	ish
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	bf0c      	ite	eq
 8001ab0:	2301      	moveq	r3, #1
 8001ab2:	2300      	movne	r3, #0
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d01d      	beq.n	8001af6 <_Z12MainApp_TaskPv+0x13a>
 8001aba:	4834      	ldr	r0, [pc, #208]	@ (8001b8c <_Z12MainApp_TaskPv+0x1d0>)
 8001abc:	f008 fbe5 	bl	800a28a <__cxa_guard_acquire>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	bf14      	ite	ne
 8001ac6:	2301      	movne	r3, #1
 8001ac8:	2300      	moveq	r3, #0
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d012      	beq.n	8001af6 <_Z12MainApp_TaskPv+0x13a>
 8001ad0:	4826      	ldr	r0, [pc, #152]	@ (8001b6c <_Z12MainApp_TaskPv+0x1b0>)
 8001ad2:	f000 fa13 	bl	8001efc <_ZN3csp14One2OneChannelI7MessageE6readerEv>
 8001ad6:	4604      	mov	r4, r0
 8001ad8:	4827      	ldr	r0, [pc, #156]	@ (8001b78 <_Z12MainApp_TaskPv+0x1bc>)
 8001ada:	f000 fa1f 	bl	8001f1c <_ZN3csp14One2OneChannelI6ResultE6writerEv>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	482a      	ldr	r0, [pc, #168]	@ (8001b90 <_Z12MainApp_TaskPv+0x1d4>)
 8001ae6:	f7ff fcb3 	bl	8001450 <_ZN11ShakeDetectC1EN3csp6ChaninI7MessageEENS0_7ChanoutI6ResultEE>
 8001aea:	482a      	ldr	r0, [pc, #168]	@ (8001b94 <_Z12MainApp_TaskPv+0x1d8>)
 8001aec:	f008 fbfd 	bl	800a2ea <atexit>
 8001af0:	4826      	ldr	r0, [pc, #152]	@ (8001b8c <_Z12MainApp_TaskPv+0x1d0>)
 8001af2:	f008 fbd6 	bl	800a2a2 <__cxa_guard_release>
    static UI pUI(result_chan.reader());
 8001af6:	4b28      	ldr	r3, [pc, #160]	@ (8001b98 <_Z12MainApp_TaskPv+0x1dc>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f3bf 8f5b 	dmb	ish
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	bf0c      	ite	eq
 8001b06:	2301      	moveq	r3, #1
 8001b08:	2300      	movne	r3, #0
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d018      	beq.n	8001b42 <_Z12MainApp_TaskPv+0x186>
 8001b10:	4821      	ldr	r0, [pc, #132]	@ (8001b98 <_Z12MainApp_TaskPv+0x1dc>)
 8001b12:	f008 fbba 	bl	800a28a <__cxa_guard_acquire>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	bf14      	ite	ne
 8001b1c:	2301      	movne	r3, #1
 8001b1e:	2300      	moveq	r3, #0
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d00d      	beq.n	8001b42 <_Z12MainApp_TaskPv+0x186>
 8001b26:	4814      	ldr	r0, [pc, #80]	@ (8001b78 <_Z12MainApp_TaskPv+0x1bc>)
 8001b28:	f000 fa08 	bl	8001f3c <_ZN3csp14One2OneChannelI6ResultE6readerEv>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481a      	ldr	r0, [pc, #104]	@ (8001b9c <_Z12MainApp_TaskPv+0x1e0>)
 8001b32:	f7ff fd61 	bl	80015f8 <_ZN2UIC1EN3csp6ChaninI6ResultEE>
 8001b36:	481a      	ldr	r0, [pc, #104]	@ (8001ba0 <_Z12MainApp_TaskPv+0x1e4>)
 8001b38:	f008 fbd7 	bl	800a2ea <atexit>
 8001b3c:	4816      	ldr	r0, [pc, #88]	@ (8001b98 <_Z12MainApp_TaskPv+0x1dc>)
 8001b3e:	f008 fbb0 	bl	800a2a2 <__cxa_guard_release>

    // Run parallel processes using static execution
    Run(
        InParallel(pL3g4200d, pShakeDetect, pUI),
 8001b42:	f107 000c 	add.w	r0, r7, #12
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <_Z12MainApp_TaskPv+0x1e0>)
 8001b48:	4a11      	ldr	r2, [pc, #68]	@ (8001b90 <_Z12MainApp_TaskPv+0x1d4>)
 8001b4a:	490e      	ldr	r1, [pc, #56]	@ (8001b84 <_Z12MainApp_TaskPv+0x1c8>)
 8001b4c:	f000 fa06 	bl	8001f5c <_ZN3csp10InParallelIJ8L3g4200d11ShakeDetect2UIEEENS_14ParallelHelperIJDpT_EEEDpRS5_>
    Run(
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2101      	movs	r1, #1
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 fa11 	bl	8001f7e <_ZN3csp3RunIJ8L3g4200d11ShakeDetect2UIEEEvNS_14ParallelHelperIJDpT_EEENS_13ExecutionModeE>
        ExecutionMode::StaticNetwork
    );
}
 8001b5c:	bf00      	nop
 8001b5e:	371c      	adds	r7, #28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	0800ce18 	.word	0x0800ce18
 8001b68:	200002b0 	.word	0x200002b0
 8001b6c:	20000254 	.word	0x20000254
 8001b70:	08001785 	.word	0x08001785
 8001b74:	20000310 	.word	0x20000310
 8001b78:	200002b4 	.word	0x200002b4
 8001b7c:	080018b1 	.word	0x080018b1
 8001b80:	2000031c 	.word	0x2000031c
 8001b84:	20000314 	.word	0x20000314
 8001b88:	08001905 	.word	0x08001905
 8001b8c:	2000032c 	.word	0x2000032c
 8001b90:	20000320 	.word	0x20000320
 8001b94:	08001959 	.word	0x08001959
 8001b98:	20000338 	.word	0x20000338
 8001b9c:	20000330 	.word	0x20000330
 8001ba0:	080019ad 	.word	0x080019ad

08001ba4 <csp_app_main_init>:

void csp_app_main_init(void) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af02      	add	r7, sp, #8
	BaseType_t status = xTaskCreate(MainApp_Task, "MainApp", 2048, NULL, tskIDLE_PRIORITY + 3, NULL);
 8001baa:	2300      	movs	r3, #0
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	2303      	movs	r3, #3
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bb8:	4907      	ldr	r1, [pc, #28]	@ (8001bd8 <csp_app_main_init+0x34>)
 8001bba:	4808      	ldr	r0, [pc, #32]	@ (8001bdc <csp_app_main_init+0x38>)
 8001bbc:	f005 fd92 	bl	80076e4 <xTaskCreate>
 8001bc0:	6078      	str	r0, [r7, #4]
	if (status != pdPASS) {
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d002      	beq.n	8001bce <csp_app_main_init+0x2a>
	    printf("ERROR: MainApp_Task creation failed!\r\n");
 8001bc8:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <csp_app_main_init+0x3c>)
 8001bca:	f009 f913 	bl	800adf4 <puts>
	}
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	0800ce4c 	.word	0x0800ce4c
 8001bdc:	080019bd 	.word	0x080019bd
 8001be0:	0800ce54 	.word	0x0800ce54

08001be4 <_ZN3csp8internal8BaseChanI9trigger_tEC1Ev>:
    class BaseChan 
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	4a04      	ldr	r2, [pc, #16]	@ (8001c00 <_ZN3csp8internal8BaseChanI9trigger_tEC1Ev+0x1c>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	0800d134 	.word	0x0800d134

08001c04 <_ZN3csp8internal11BaseAltChanI9trigger_tEC1Ev>:
    class BaseAltChan : public BaseChan<DATA_TYPE>
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ffe8 	bl	8001be4 <_ZN3csp8internal8BaseChanI9trigger_tEC1Ev>
 8001c14:	4a03      	ldr	r2, [pc, #12]	@ (8001c24 <_ZN3csp8internal11BaseAltChanI9trigger_tEC1Ev+0x20>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	0800d104 	.word	0x0800d104

08001c28 <_ZN3csp8internal17RendezvousChannelI9trigger_tEC1Ev>:
    RendezvousChannel() 
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff ffe6 	bl	8001c04 <_ZN3csp8internal11BaseAltChanI9trigger_tEC1Ev>
 8001c38:	4a0f      	ldr	r2, [pc, #60]	@ (8001c78 <_ZN3csp8internal17RendezvousChannelI9trigger_tEC1Ev+0x50>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	3304      	adds	r3, #4
 8001c42:	4618      	mov	r0, r3
 8001c44:	f007 ffd2 	bl	8009bec <_ZN3csp8internal15AltChanSyncBaseC1Ev>
        : res_in_guard(&sync_base, nullptr, sizeof(T)),
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	1d19      	adds	r1, r3, #4
 8001c52:	2301      	movs	r3, #1
 8001c54:	2200      	movs	r2, #0
 8001c56:	f7ff f9fd 	bl	8001054 <_ZN3csp8internal11ChanInGuardC1EPNS0_15AltChanSyncBaseEPvj>
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	1d19      	adds	r1, r3, #4
 8001c64:	2301      	movs	r3, #1
 8001c66:	2200      	movs	r2, #0
 8001c68:	f7ff fa20 	bl	80010ac <_ZN3csp8internal12ChanOutGuardC1EPNS0_15AltChanSyncBaseEPKvj>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	0800d0d4 	.word	0x0800d0d4

08001c7c <_ZN3csp14One2OneChannelI9trigger_tE6writerEv>:
    
    Chanout<T> writer() { return Chanout<T>(&internal_chan); }
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 f98b 	bl	8001fa8 <_ZN3csp7ChanoutI9trigger_tEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4618      	mov	r0, r3
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <_ZN3csp7ChanoutI9trigger_tE10putFromISRERKS1_>:
    bool putFromISR(const T& data) { 
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
        return internal_ptr->putFromISR(data); 
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	331c      	adds	r3, #28
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6839      	ldr	r1, [r7, #0]
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	4798      	blx	r3
 8001cba:	4603      	mov	r3, r0
    }
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_ZN3csp14One2OneChannelI9trigger_tE6readerEv>:
    Chanin<T> reader() { return Chanin<T>(&internal_chan); }
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 f976 	bl	8001fc6 <_ZN3csp6ChaninI9trigger_tEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN3csp6ChaninI9trigger_tErsERS1_>:
    void operator>>(T& dest) { internal_ptr->input(&dest); }
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	3308      	adds	r3, #8
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6839      	ldr	r1, [r7, #0]
 8001d00:	4610      	mov	r0, r2
 8001d02:	4798      	blx	r3
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <_ZN3csp7ChanoutI7MessageElsERKS1_>:
    void operator<<(const T& data) { internal_ptr->output(&data); }
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	330c      	adds	r3, #12
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6839      	ldr	r1, [r7, #0]
 8001d28:	4610      	mov	r0, r2
 8001d2a:	4798      	blx	r3
 8001d2c:	bf00      	nop
 8001d2e:	3708      	adds	r7, #8
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <_ZN3csp6ChaninI7MessageErsERS1_>:
    void operator>>(T& dest) { internal_ptr->input(&dest); }
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	3308      	adds	r3, #8
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6839      	ldr	r1, [r7, #0]
 8001d50:	4610      	mov	r0, r2
 8001d52:	4798      	blx	r3
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <_ZN3csp7ChanoutI6ResultElsERKS1_>:
    void operator<<(const T& data) { internal_ptr->output(&data); }
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	330c      	adds	r3, #12
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	6839      	ldr	r1, [r7, #0]
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4798      	blx	r3
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_ZN3csp6ChaninI6ResultErsERS1_>:
    void operator>>(T& dest) { internal_ptr->input(&dest); }
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	3308      	adds	r3, #8
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	4610      	mov	r0, r2
 8001da2:	4798      	blx	r3
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_ZN3csp8internal8BaseChanI7MessageEC1Ev>:
    class BaseChan 
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	4a04      	ldr	r2, [pc, #16]	@ (8001dc8 <_ZN3csp8internal8BaseChanI7MessageEC1Ev+0x1c>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	0800d060 	.word	0x0800d060

08001dcc <_ZN3csp8internal11BaseAltChanI7MessageEC1Ev>:
    class BaseAltChan : public BaseChan<DATA_TYPE>
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ffe8 	bl	8001dac <_ZN3csp8internal8BaseChanI7MessageEC1Ev>
 8001ddc:	4a03      	ldr	r2, [pc, #12]	@ (8001dec <_ZN3csp8internal11BaseAltChanI7MessageEC1Ev+0x20>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	0800d030 	.word	0x0800d030

08001df0 <_ZN3csp8internal17RendezvousChannelI7MessageEC1Ev>:
    RendezvousChannel() 
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ffe6 	bl	8001dcc <_ZN3csp8internal11BaseAltChanI7MessageEC1Ev>
 8001e00:	4a0f      	ldr	r2, [pc, #60]	@ (8001e40 <_ZN3csp8internal17RendezvousChannelI7MessageEC1Ev+0x50>)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f007 feee 	bl	8009bec <_ZN3csp8internal15AltChanSyncBaseC1Ev>
        : res_in_guard(&sync_base, nullptr, sizeof(T)),
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	1d19      	adds	r1, r3, #4
 8001e1a:	230c      	movs	r3, #12
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f7ff f919 	bl	8001054 <_ZN3csp8internal11ChanInGuardC1EPNS0_15AltChanSyncBaseEPvj>
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	1d19      	adds	r1, r3, #4
 8001e2c:	230c      	movs	r3, #12
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f7ff f93c 	bl	80010ac <_ZN3csp8internal12ChanOutGuardC1EPNS0_15AltChanSyncBaseEPKvj>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	0800d000 	.word	0x0800d000

08001e44 <_ZN3csp8internal8BaseChanI6ResultEC1Ev>:
    class BaseChan 
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	4a04      	ldr	r2, [pc, #16]	@ (8001e60 <_ZN3csp8internal8BaseChanI6ResultEC1Ev+0x1c>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4618      	mov	r0, r3
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	0800cfe0 	.word	0x0800cfe0

08001e64 <_ZN3csp8internal11BaseAltChanI6ResultEC1Ev>:
    class BaseAltChan : public BaseChan<DATA_TYPE>
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff ffe8 	bl	8001e44 <_ZN3csp8internal8BaseChanI6ResultEC1Ev>
 8001e74:	4a03      	ldr	r2, [pc, #12]	@ (8001e84 <_ZN3csp8internal11BaseAltChanI6ResultEC1Ev+0x20>)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	0800cfb0 	.word	0x0800cfb0

08001e88 <_ZN3csp8internal17RendezvousChannelI6ResultEC1Ev>:
    RendezvousChannel() 
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ffe6 	bl	8001e64 <_ZN3csp8internal11BaseAltChanI6ResultEC1Ev>
 8001e98:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed8 <_ZN3csp8internal17RendezvousChannelI6ResultEC1Ev+0x50>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f007 fea2 	bl	8009bec <_ZN3csp8internal15AltChanSyncBaseC1Ev>
        : res_in_guard(&sync_base, nullptr, sizeof(T)),
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	1d19      	adds	r1, r3, #4
 8001eb2:	2304      	movs	r3, #4
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f7ff f8cd 	bl	8001054 <_ZN3csp8internal11ChanInGuardC1EPNS0_15AltChanSyncBaseEPvj>
          res_out_guard(&sync_base, nullptr, sizeof(T)) {}
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	f103 004c 	add.w	r0, r3, #76	@ 0x4c
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	1d19      	adds	r1, r3, #4
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f7ff f8f0 	bl	80010ac <_ZN3csp8internal12ChanOutGuardC1EPNS0_15AltChanSyncBaseEPKvj>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	0800cf80 	.word	0x0800cf80

08001edc <_ZN3csp14One2OneChannelI7MessageE6writerEv>:
    Chanout<T> writer() { return Chanout<T>(&internal_chan); }
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	4611      	mov	r1, r2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 f879 	bl	8001fe4 <_ZN3csp7ChanoutI7MessageEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_ZN3csp14One2OneChannelI7MessageE6readerEv>:
    Chanin<T> reader() { return Chanin<T>(&internal_chan); }
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	f107 030c 	add.w	r3, r7, #12
 8001f0a:	4611      	mov	r1, r2
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f000 f878 	bl	8002002 <_ZN3csp6ChaninI7MessageEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_ZN3csp14One2OneChannelI6ResultE6writerEv>:
    Chanout<T> writer() { return Chanout<T>(&internal_chan); }
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	f107 030c 	add.w	r3, r7, #12
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f000 f877 	bl	8002020 <_ZN3csp7ChanoutI6ResultEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4618      	mov	r0, r3
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_ZN3csp14One2OneChannelI6ResultE6readerEv>:
    Chanin<T> reader() { return Chanin<T>(&internal_chan); }
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	f107 030c 	add.w	r3, r7, #12
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 f876 	bl	800203e <_ZN3csp6ChaninI6ResultEC1EPNS_8internal11BaseAltChanIS1_EE>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4618      	mov	r0, r3
 8001f56:	3710      	adds	r7, #16
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <_ZN3csp10InParallelIJ8L3g4200d11ShakeDetect2UIEEENS_14ParallelHelperIJDpT_EEEDpRS5_>:
};

// --- Public API Syntax ---

template <typename... Processes>
ParallelHelper<Processes...> InParallel(Processes&... procs) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
 8001f68:	603b      	str	r3, [r7, #0]
    return ParallelHelper<Processes...>(procs...);
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	68b9      	ldr	r1, [r7, #8]
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f000 f873 	bl	800205c <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEEC1ERS1_RS2_RS3_>
}
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_ZN3csp3RunIJ8L3g4200d11ShakeDetect2UIEEEvNS_14ParallelHelperIJDpT_EEENS_13ExecutionModeE>:
    helper.execute_terminating(tskIDLE_PRIORITY + 2);
}

// 2. *** NEW Overloaded Run (The requested change) ***
template <typename... Processes>
void Run(ParallelHelper<Processes...> helper, ExecutionMode mode) {
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
    if (mode == ExecutionMode::StaticNetwork) {
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d104      	bne.n	8001f98 <_ZN3csp3RunIJ8L3g4200d11ShakeDetect2UIEEEvNS_14ParallelHelperIJDpT_EEENS_13ExecutionModeE+0x1a>
        helper.execute_static(tskIDLE_PRIORITY + 2);
 8001f8e:	2102      	movs	r1, #2
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f875 	bl	8002080 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE14execute_staticEm>
    } else {
        // Fallback or explicit selection of TerminatingNetwork
        helper.execute_terminating(tskIDLE_PRIORITY + 2);
    }
}
 8001f96:	e003      	b.n	8001fa0 <_ZN3csp3RunIJ8L3g4200d11ShakeDetect2UIEEEvNS_14ParallelHelperIJDpT_EEENS_13ExecutionModeE+0x22>
        helper.execute_terminating(tskIDLE_PRIORITY + 2);
 8001f98:	2102      	movs	r1, #2
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f88a 	bl	80020b4 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE19execute_terminatingEm>
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <_ZN3csp7ChanoutI9trigger_tEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanout(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <_ZN3csp6ChaninI9trigger_tEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanin(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	6039      	str	r1, [r7, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_ZN3csp7ChanoutI7MessageEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanout(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <_ZN3csp6ChaninI7MessageEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanin(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
 800200a:	6039      	str	r1, [r7, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_ZN3csp7ChanoutI6ResultEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanout(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <_ZN3csp6ChaninI6ResultEC1EPNS_8internal11BaseAltChanIS1_EE>:
    Chanin(internal::BaseAltChan<T>* ptr) : internal_ptr(ptr) {}
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
 8002046:	6039      	str	r1, [r7, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEEC1ERS1_RS2_RS3_>:
    explicit ParallelHelper(Processes&... p) : procs(p...) {}
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	f000 f854 	bl	800211e <_ZNSt5tupleIJR8L3g4200dR11ShakeDetectR2UIEEC1ILb1ELb1EEES1_S3_S5_>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE14execute_staticEm>:
    void execute_static(UBaseType_t priority) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
        constexpr size_t num_procs = sizeof...(Processes);
 800208a:	2303      	movs	r3, #3
 800208c:	60fb      	str	r3, [r7, #12]
             spawn_others<1>(NULL, priority); 
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	2100      	movs	r1, #0
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f000 f855 	bl	8002142 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj1EEEvP15QueueDefinitionm>
        std::get<0>(procs).run(); 
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4618      	mov	r0, r3
 800209c:	f000 f865 	bl	800216a <_ZSt3getILj0EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80020a0:	4603      	mov	r3, r0
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	320c      	adds	r2, #12
 80020a6:	6812      	ldr	r2, [r2, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	4790      	blx	r2
    }
 80020ac:	bf00      	nop
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE19execute_terminatingEm>:
    void execute_terminating(UBaseType_t priority) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
        constexpr size_t num_procs = sizeof...(Processes);
 80020be:	2303      	movs	r3, #3
 80020c0:	613b      	str	r3, [r7, #16]
        SemaphoreHandle_t done_sem = NULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
             done_sem = xSemaphoreCreateCounting(num_procs - 1, 0);
 80020c6:	2100      	movs	r1, #0
 80020c8:	2002      	movs	r0, #2
 80020ca:	f004 fd10 	bl	8006aee <xQueueCreateCountingSemaphore>
 80020ce:	60f8      	str	r0, [r7, #12]
             spawn_others<1>(done_sem, priority);
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	68f9      	ldr	r1, [r7, #12]
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f834 	bl	8002142 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj1EEEvP15QueueDefinitionm>
        std::get<0>(procs).run(); 
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f844 	bl	800216a <_ZSt3getILj0EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80020e2:	4603      	mov	r3, r0
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	320c      	adds	r2, #12
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	4790      	blx	r2
        if (done_sem) {
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d010      	beq.n	8002116 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE19execute_terminatingEm+0x62>
            for (size_t i = 1; i < num_procs; ++i) {
 80020f4:	2301      	movs	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	e007      	b.n	800210a <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE19execute_terminatingEm+0x56>
                xSemaphoreTake(done_sem, portMAX_DELAY);
 80020fa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f004 ffac 	bl	800705c <xQueueSemaphoreTake>
            for (size_t i = 1; i < num_procs; ++i) {
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	3301      	adds	r3, #1
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b02      	cmp	r3, #2
 800210e:	d9f4      	bls.n	80020fa <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE19execute_terminatingEm+0x46>
            vSemaphoreDelete(done_sem);
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f005 f8b3 	bl	800727c <vQueueDelete>
    }
 8002116:	bf00      	nop
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_ZNSt5tupleIJR8L3g4200dR11ShakeDetectR2UIEEC1ILb1ELb1EEES1_S3_S5_>:
	: _Inherited() { }

      template<bool _NotEmpty = (sizeof...(_Elements) >= 1),
	       _ImplicitCtor<_NotEmpty, const _Elements&...> = true>
	constexpr
	tuple(const _Elements&... __elements)
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	603b      	str	r3, [r7, #0]
	noexcept(__nothrow_constructible<const _Elements&...>())
	: _Inherited(__elements...) { }
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	68b9      	ldr	r1, [r7, #8]
 8002134:	f000 f826 	bl	8002184 <_ZNSt11_Tuple_implILj0EJR8L3g4200dR11ShakeDetectR2UIEEC1ES1_S3_S5_>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj1EEEvP15QueueDefinitionm>:
    void spawn_others(SemaphoreHandle_t sem, UBaseType_t priority) {
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
            spawn_task<I>(sem, priority);
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f82e 	bl	80021b4 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj1EEEvP15QueueDefinitionm>
            spawn_others<I + 1>(sem, priority);
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	68b9      	ldr	r1, [r7, #8]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f859 	bl	8002214 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj2EEEvP15QueueDefinitionm>
    }
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <_ZSt3getILj0EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4618      	mov	r0, r3
 8002176:	f000 f861 	bl	800223c <_ZSt12__get_helperILj0ER8L3g4200dJR11ShakeDetectR2UIEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 800217a:	4603      	mov	r3, r0
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <_ZNSt11_Tuple_implILj0EJR8L3g4200dR11ShakeDetectR2UIEEC1ES1_S3_S5_>:
      _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	603b      	str	r3, [r7, #0]
      : _Inherited(__tail...), _Base(__head)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4618      	mov	r0, r3
 800219a:	f000 f85b 	bl	8002254 <_ZNSt11_Tuple_implILj1EJR11ShakeDetectR2UIEEC1ES1_S3_>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	3308      	adds	r3, #8
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 f86b 	bl	8002280 <_ZNSt10_Head_baseILj0ER8L3g4200dLb0EEC1ES1_>
      { }
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj1EEEvP15QueueDefinitionm>:
    void spawn_task(SemaphoreHandle_t sem, UBaseType_t priority) {
 80021b4:	b590      	push	{r4, r7, lr}
 80021b6:	b089      	sub	sp, #36	@ 0x24
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
        TaskCtx* ctx = new TaskCtx{ &std::get<I>(procs), sem };
 80021c0:	2008      	movs	r0, #8
 80021c2:	f008 f849 	bl	800a258 <_Znwj>
 80021c6:	4603      	mov	r3, r0
 80021c8:	461c      	mov	r4, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 f866 	bl	800229e <_ZSt3getILj1EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80021d2:	4603      	mov	r3, r0
 80021d4:	6023      	str	r3, [r4, #0]
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	6063      	str	r3, [r4, #4]
 80021da:	617c      	str	r4, [r7, #20]
            std::get<I>(procs).name(),
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4618      	mov	r0, r3
 80021e0:	f000 f85d 	bl	800229e <_ZSt3getILj1EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80021e4:	4603      	mov	r3, r0
        xTaskCreate(
 80021e6:	461a      	mov	r2, r3
            std::get<I>(procs).name(),
 80021e8:	6813      	ldr	r3, [r2, #0]
 80021ea:	3308      	adds	r3, #8
 80021ec:	681b      	ldr	r3, [r3, #0]
        xTaskCreate(
 80021ee:	4610      	mov	r0, r2
 80021f0:	4798      	blx	r3
 80021f2:	4601      	mov	r1, r0
 80021f4:	2300      	movs	r3, #0
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002202:	4803      	ldr	r0, [pc, #12]	@ (8002210 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj1EEEvP15QueueDefinitionm+0x5c>)
 8002204:	f005 fa6e 	bl	80076e4 <xTaskCreate>
    }
 8002208:	bf00      	nop
 800220a:	371c      	adds	r7, #28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd90      	pop	{r4, r7, pc}
 8002210:	0800a209 	.word	0x0800a209

08002214 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj2EEEvP15QueueDefinitionm>:
    void spawn_others(SemaphoreHandle_t sem, UBaseType_t priority) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
            spawn_task<I>(sem, priority);
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f847 	bl	80022b8 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj2EEEvP15QueueDefinitionm>
            spawn_others<I + 1>(sem, priority);
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f000 f872 	bl	8002318 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj3EEEvP15QueueDefinitionm>
    }
 8002234:	bf00      	nop
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <_ZSt12__get_helperILj0ER8L3g4200dJR11ShakeDetectR2UIEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 f873 	bl	8002330 <_ZNSt11_Tuple_implILj0EJR8L3g4200dR11ShakeDetectR2UIEE7_M_headERS6_>
 800224a:	4603      	mov	r3, r0
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_ZNSt11_Tuple_implILj1EJR11ShakeDetectR2UIEEC1ES1_S3_>:
      _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
      : _Inherited(__tail...), _Base(__head)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4618      	mov	r0, r3
 8002266:	f000 f871 	bl	800234c <_ZNSt11_Tuple_implILj2EJR2UIEEC1ES1_>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	3304      	adds	r3, #4
 800226e:	68b9      	ldr	r1, [r7, #8]
 8002270:	4618      	mov	r0, r3
 8002272:	f000 f87a 	bl	800236a <_ZNSt10_Head_baseILj1ER11ShakeDetectLb0EEC1ES1_>
      { }
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_ZNSt10_Head_baseILj0ER8L3g4200dLb0EEC1ES1_>:
      constexpr _Head_base(const _Head& __h)
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
      : _M_head_impl(__h) { }
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_ZSt3getILj1EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 f86d 	bl	8002388 <_ZSt12__get_helperILj1ER11ShakeDetectJR2UIEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80022ae:	4603      	mov	r3, r0
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj2EEEvP15QueueDefinitionm>:
    void spawn_task(SemaphoreHandle_t sem, UBaseType_t priority) {
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af02      	add	r7, sp, #8
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
        TaskCtx* ctx = new TaskCtx{ &std::get<I>(procs), sem };
 80022c4:	2008      	movs	r0, #8
 80022c6:	f007 ffc7 	bl	800a258 <_Znwj>
 80022ca:	4603      	mov	r3, r0
 80022cc:	461c      	mov	r4, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f000 f865 	bl	80023a0 <_ZSt3getILj2EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80022d6:	4603      	mov	r3, r0
 80022d8:	6023      	str	r3, [r4, #0]
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	6063      	str	r3, [r4, #4]
 80022de:	617c      	str	r4, [r7, #20]
            std::get<I>(procs).name(),
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 f85c 	bl	80023a0 <_ZSt3getILj2EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 80022e8:	4603      	mov	r3, r0
        xTaskCreate(
 80022ea:	461a      	mov	r2, r3
            std::get<I>(procs).name(),
 80022ec:	6813      	ldr	r3, [r2, #0]
 80022ee:	3308      	adds	r3, #8
 80022f0:	681b      	ldr	r3, [r3, #0]
        xTaskCreate(
 80022f2:	4610      	mov	r0, r2
 80022f4:	4798      	blx	r3
 80022f6:	4601      	mov	r1, r0
 80022f8:	2300      	movs	r3, #0
 80022fa:	9301      	str	r3, [sp, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002306:	4803      	ldr	r0, [pc, #12]	@ (8002314 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE10spawn_taskILj2EEEvP15QueueDefinitionm+0x5c>)
 8002308:	f005 f9ec 	bl	80076e4 <xTaskCreate>
    }
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	bd90      	pop	{r4, r7, pc}
 8002314:	0800a209 	.word	0x0800a209

08002318 <_ZN3csp14ParallelHelperIJ8L3g4200d11ShakeDetect2UIEE12spawn_othersILj3EEEvP15QueueDefinitionm>:
    void spawn_others(SemaphoreHandle_t sem, UBaseType_t priority) {
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
    }
 8002324:	bf00      	nop
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_ZNSt11_Tuple_implILj0EJR8L3g4200dR11ShakeDetectR2UIEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3308      	adds	r3, #8
 800233c:	4618      	mov	r0, r3
 800233e:	f000 f83c 	bl	80023ba <_ZNSt10_Head_baseILj0ER8L3g4200dLb0EE7_M_headERS2_>
 8002342:	4603      	mov	r3, r0
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_ZNSt11_Tuple_implILj2EJR2UIEEC1ES1_>:
      _Tuple_impl(const _Head& __head)
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
      : _Base(__head)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6839      	ldr	r1, [r7, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f839 	bl	80023d2 <_ZNSt10_Head_baseILj2ER2UILb0EEC1ES1_>
      { }
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_ZNSt10_Head_baseILj1ER11ShakeDetectLb0EEC1ES1_>:
      constexpr _Head_base(const _Head& __h)
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	6039      	str	r1, [r7, #0]
      : _M_head_impl(__h) { }
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_ZSt12__get_helperILj1ER11ShakeDetectJR2UIEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 f82d 	bl	80023f0 <_ZNSt11_Tuple_implILj1EJR11ShakeDetectR2UIEE7_M_headERS4_>
 8002396:	4603      	mov	r3, r0
 8002398:	4618      	mov	r0, r3
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <_ZSt3getILj2EJR8L3g4200dR11ShakeDetectR2UIEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 f82e 	bl	800240c <_ZSt12__get_helperILj2ER2UIJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <_ZNSt10_Head_baseILj0ER8L3g4200dLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_ZNSt10_Head_baseILj2ER2UILb0EEC1ES1_>:
      constexpr _Head_base(const _Head& __h)
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	6039      	str	r1, [r7, #0]
      : _M_head_impl(__h) { }
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <_ZNSt11_Tuple_implILj1EJR11ShakeDetectR2UIEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3304      	adds	r3, #4
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 f811 	bl	8002424 <_ZNSt10_Head_baseILj1ER11ShakeDetectLb0EE7_M_headERS2_>
 8002402:	4603      	mov	r3, r0
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <_ZSt12__get_helperILj2ER2UIJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f000 f811 	bl	800243c <_ZNSt11_Tuple_implILj2EJR2UIEE7_M_headERS2_>
 800241a:	4603      	mov	r3, r0
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <_ZNSt10_Head_baseILj1ER11ShakeDetectLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <_ZNSt11_Tuple_implILj2EJR2UIEE7_M_headERS2_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f805 	bl	8002456 <_ZNSt10_Head_baseILj2ER2UILb0EE7_M_headERS2_>
 800244c:	4603      	mov	r3, r0
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <_ZNSt10_Head_baseILj2ER2UILb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <_Z41__static_initialization_and_destruction_0v>:
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
static Channel<trigger_t> g_trigger_chan;
 8002474:	4802      	ldr	r0, [pc, #8]	@ (8002480 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8002476:	f7fe fefd 	bl	8001274 <_ZN3csp14One2OneChannelI9trigger_tEC1Ev>
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200001f8 	.word	0x200001f8

08002484 <_ZN3csp14One2OneChannelI9trigger_tED1Ev>:
class One2OneChannel {
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe febe 	bl	8001210 <_ZN3csp8internal17RendezvousChannelI9trigger_tED1Ev>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <_Z41__static_initialization_and_destruction_1v>:
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
static Channel<trigger_t> g_trigger_chan;
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <_Z41__static_initialization_and_destruction_1v+0x10>)
 80024a6:	f7ff ffed 	bl	8002484 <_ZN3csp14One2OneChannelI9trigger_tED1Ev>
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200001f8 	.word	0x200001f8

080024b4 <_ZN3csp8internal17RendezvousChannelI6ResultE5inputEPS2_>:

    // --- Blocking Input (Receiver) ---
    virtual void input(T* const dest) override {
 80024b4:	b590      	push	{r4, r7, lr}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 80024be:	2000      	movs	r0, #0
 80024c0:	f006 fae6 	bl	8008a90 <xTaskNotifyStateClear>

        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3304      	adds	r3, #4
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe fd63 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 80024ce:	4603      	mov	r3, r0
 80024d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024d4:	4618      	mov	r0, r3
 80024d6:	f004 fdc1 	bl	800705c <xQueueSemaphoreTake>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b01      	cmp	r3, #1
 80024de:	bf0c      	ite	eq
 80024e0:	2301      	moveq	r3, #1
 80024e2:	2300      	movne	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d042      	beq.n	8002570 <_ZN3csp8internal17RendezvousChannelI6ResultE5inputEPS2_+0xbc>
            // 1. Check if a standard sender is already waiting
            if (sync_base.tryHandshake((void*)dest, sizeof(T), false)) {
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	1d18      	adds	r0, r3, #4
 80024ee:	2300      	movs	r3, #0
 80024f0:	2204      	movs	r2, #4
 80024f2:	6839      	ldr	r1, [r7, #0]
 80024f4:	f007 fbd0 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <_ZN3csp8internal17RendezvousChannelI6ResultE5inputEPS2_+0x60>
                xSemaphoreGive(sync_base.getMutex());
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3304      	adds	r3, #4
 8002502:	4618      	mov	r0, r3
 8002504:	f7fe fd46 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002508:	2300      	movs	r3, #0
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	f004 fb23 	bl	8006b58 <xQueueGenericSend>
                return; 
 8002512:	e032      	b.n	800257a <_ZN3csp8internal17RendezvousChannelI6ResultE5inputEPS2_+0xc6>
            }

            // 2. NEW: Check if a sender is currently in an ALT on this channel
            if (sync_base.getAltOutScheduler() != nullptr) {
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3304      	adds	r3, #4
 8002518:	4618      	mov	r0, r3
 800251a:	f7fe fd83 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	bf14      	ite	ne
 8002524:	2301      	movne	r3, #1
 8002526:	2300      	moveq	r3, #0
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00f      	beq.n	800254e <_ZN3csp8internal17RendezvousChannelI6ResultE5inputEPS2_+0x9a>
                // Wake up the ALTed sender
                sync_base.getAltOutScheduler()->wakeUp(sync_base.getAltOutBit());
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3304      	adds	r3, #4
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fd76 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 8002538:	4604      	mov	r4, r0
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3304      	adds	r3, #4
 800253e:	4618      	mov	r0, r3
 8002540:	f7fe fd7c 	bl	800103c <_ZNK3csp8internal15AltChanSyncBase12getAltOutBitEv>
 8002544:	4603      	mov	r3, r0
 8002546:	4619      	mov	r1, r3
 8002548:	4620      	mov	r0, r4
 800254a:	f007 fe1d 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            }

            // 3. No partner ready yet: Register and block
            sync_base.registerWaitingTask((void*)dest, false);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3304      	adds	r3, #4
 8002552:	2200      	movs	r2, #0
 8002554:	6839      	ldr	r1, [r7, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f007 fc15 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3304      	adds	r3, #4
 8002560:	4618      	mov	r0, r3
 8002562:	f7fe fd17 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002566:	2300      	movs	r3, #0
 8002568:	2200      	movs	r2, #0
 800256a:	2100      	movs	r1, #0
 800256c:	f004 faf4 	bl	8006b58 <xQueueGenericSend>
        }

        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002570:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002574:	2001      	movs	r0, #1
 8002576:	f006 f8f5 	bl	8008764 <ulTaskNotifyTake>
    }
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bd90      	pop	{r4, r7, pc}

08002580 <_ZN3csp8internal17RendezvousChannelI6ResultE6outputEPKS2_>:

    // --- Blocking Output (Sender) ---
    virtual void output(const T* const source) override {
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 800258a:	2000      	movs	r0, #0
 800258c:	f006 fa80 	bl	8008a90 <xTaskNotifyStateClear>
        // printf("[Producer] Channel %p: Entering output()\n", (void*)this);

        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3304      	adds	r3, #4
 8002594:	4618      	mov	r0, r3
 8002596:	f7fe fcfd 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800259a:	4603      	mov	r3, r0
 800259c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 fd5b 	bl	800705c <xQueueSemaphoreTake>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	bf0c      	ite	eq
 80025ac:	2301      	moveq	r3, #1
 80025ae:	2300      	movne	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d04c      	beq.n	8002650 <_ZN3csp8internal17RendezvousChannelI6ResultE6outputEPKS2_+0xd0>
            // 1. Check for standard waiter
            if (sync_base.getWaitingInTask() != nullptr) {
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3304      	adds	r3, #4
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fcf6 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	bf14      	ite	ne
 80025c6:	2301      	movne	r3, #1
 80025c8:	2300      	moveq	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d011      	beq.n	80025f4 <_ZN3csp8internal17RendezvousChannelI6ResultE6outputEPKS2_+0x74>
                // printf("[Producer] Channel %p: Found standard blocking receiver.\r\n", (void*)this);
                sync_base.tryHandshake((void*)const_cast<T*>(source), sizeof(T), true);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	1d18      	adds	r0, r3, #4
 80025d4:	2301      	movs	r3, #1
 80025d6:	2204      	movs	r2, #4
 80025d8:	6839      	ldr	r1, [r7, #0]
 80025da:	f007 fb5d 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
                xSemaphoreGive(sync_base.getMutex());
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3304      	adds	r3, #4
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fcd6 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 80025e8:	2300      	movs	r3, #0
 80025ea:	2200      	movs	r2, #0
 80025ec:	2100      	movs	r1, #0
 80025ee:	f004 fab3 	bl	8006b58 <xQueueGenericSend>
                return; 
 80025f2:	e032      	b.n	800265a <_ZN3csp8internal17RendezvousChannelI6ResultE6outputEPKS2_+0xda>
            }

            // 2. Check for ALT waiter (The Critical Path)
            if (sync_base.getAltInScheduler() != nullptr) {
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3304      	adds	r3, #4
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe fcfb 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf14      	ite	ne
 8002604:	2301      	movne	r3, #1
 8002606:	2300      	moveq	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00f      	beq.n	800262e <_ZN3csp8internal17RendezvousChannelI6ResultE6outputEPKS2_+0xae>
                // printf("[Producer] Channel %p: FOUND ALTed receiver! Waking bit %lu\r\n", (void*)this, (unsigned long)sync_base.getAltInBit());
                
                sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3304      	adds	r3, #4
 8002612:	4618      	mov	r0, r3
 8002614:	f7fe fcee 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002618:	4604      	mov	r4, r0
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3304      	adds	r3, #4
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fcf4 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 8002624:	4603      	mov	r3, r0
 8002626:	4619      	mov	r1, r3
 8002628:	4620      	mov	r0, r4
 800262a:	f007 fdad 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
                // printf("[Producer] Channel %p: Partner signaled. Registering to block...\r\n", (void*)this);
            } else {
                // printf("[Producer] Channel %p: No receiver found. Registering and blocking.\r\n", (void*)this);
            }

            sync_base.registerWaitingTask((void*)const_cast<T*>(source), true);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3304      	adds	r3, #4
 8002632:	2201      	movs	r2, #1
 8002634:	6839      	ldr	r1, [r7, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f007 fba5 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3304      	adds	r3, #4
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fca7 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002646:	2300      	movs	r3, #0
 8002648:	2200      	movs	r2, #0
 800264a:	2100      	movs	r1, #0
 800264c:	f004 fa84 	bl	8006b58 <xQueueGenericSend>
        }
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002650:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002654:	2001      	movs	r0, #1
 8002656:	f006 f885 	bl	8008764 <ulTaskNotifyTake>
        // printf("[Producer] Channel %p: Output complete.\n", (void*)this);
    }
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	bd90      	pop	{r4, r7, pc}

08002660 <_ZN3csp8internal17RendezvousChannelI6ResultE13beginExtInputEPS2_>:
        // Request context switch
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
        return success;
    }

    virtual void beginExtInput(T* const dest) override {}
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <_ZN3csp8internal17RendezvousChannelI6ResultE11endExtInputEv>:
    virtual void endExtInput() override {}
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv>:
    virtual bool pending() override {
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
        bool has_partner = false;
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
        if (xSemaphoreTake(sync_base.getMutex(), 0) == pdTRUE) {
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3304      	adds	r3, #4
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fc7a 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f004 fcd9 	bl	800705c <xQueueSemaphoreTake>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d02d      	beq.n	8002716 <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x8c>
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3304      	adds	r3, #4
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fc74 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 80026c4:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d117      	bne.n	80026fa <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x70>
                          (sync_base.getWaitingOutTask() != nullptr) ||
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3304      	adds	r3, #4
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7fe fc78 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 80026d4:	4603      	mov	r3, r0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10f      	bne.n	80026fa <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x70>
                          (sync_base.getAltInScheduler() != nullptr) ||
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3304      	adds	r3, #4
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fc88 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80026e4:	4603      	mov	r3, r0
                          (sync_base.getWaitingOutTask() != nullptr) ||
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d107      	bne.n	80026fa <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x70>
                          (sync_base.getAltOutScheduler() != nullptr);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3304      	adds	r3, #4
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fc98 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 80026f4:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x74>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <_ZN3csp8internal17RendezvousChannelI6ResultE7pendingEv+0x76>
 80026fe:	2300      	movs	r3, #0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002700:	73fb      	strb	r3, [r7, #15]
            xSemaphoreGive(sync_base.getMutex());
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3304      	adds	r3, #4
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fc44 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800270c:	2300      	movs	r3, #0
 800270e:	2200      	movs	r2, #0
 8002710:	2100      	movs	r1, #0
 8002712:	f004 fa21 	bl	8006b58 <xQueueGenericSend>
        return has_partner;
 8002716:	7bfb      	ldrb	r3, [r7, #15]
    }
 8002718:	4618      	mov	r0, r3
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_>:
    virtual bool putFromISR(const T& data) override {
 8002720:	b590      	push	{r4, r7, lr}
 8002722:	b08b      	sub	sp, #44	@ 0x2c
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
        bool success = false;
 800272a:	2300      	movs	r3, #0
 800272c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002734:	f3ef 8211 	mrs	r2, BASEPRI
 8002738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800273c:	f383 8811 	msr	BASEPRI, r3
 8002740:	f3bf 8f6f 	isb	sy
 8002744:	f3bf 8f4f 	dsb	sy
 8002748:	61ba      	str	r2, [r7, #24]
 800274a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800274c:	69bb      	ldr	r3, [r7, #24]
        UBaseType_t uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
 800274e:	623b      	str	r3, [r7, #32]
        if (sync_base.getWaitingInTask() != nullptr) {
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3304      	adds	r3, #4
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fc29 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	bf14      	ite	ne
 8002760:	2301      	movne	r3, #1
 8002762:	2300      	moveq	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d01d      	beq.n	80027a6 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_+0x86>
            std::memcpy(sync_base.getNonAltInDataPtr(), &data, sizeof(T));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	3304      	adds	r3, #4
 800276e:	4618      	mov	r0, r3
 8002770:	f7fe fc34 	bl	8000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>
 8002774:	4602      	mov	r2, r0
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6013      	str	r3, [r2, #0]
            TaskHandle_t toWake = sync_base.getWaitingInTask();
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3304      	adds	r3, #4
 8002780:	4618      	mov	r0, r3
 8002782:	f7fe fc13 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002786:	61f8      	str	r0, [r7, #28]
            sync_base.clearWaitingIn(); // Clear internal pointers
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3304      	adds	r3, #4
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe fbf1 	bl	8000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>
            vTaskNotifyGiveFromISR(toWake, &xHigherPriorityTaskWoken);
 8002792:	f107 030c 	add.w	r3, r7, #12
 8002796:	4619      	mov	r1, r3
 8002798:	69f8      	ldr	r0, [r7, #28]
 800279a:	f006 f8e5 	bl	8008968 <vTaskNotifyGiveFromISR>
            success = true;
 800279e:	2301      	movs	r3, #1
 80027a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80027a4:	e01f      	b.n	80027e6 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_+0xc6>
        else if (sync_base.getAltInScheduler() != nullptr) {
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3304      	adds	r3, #4
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7fe fc22 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	bf14      	ite	ne
 80027b6:	2301      	movne	r3, #1
 80027b8:	2300      	moveq	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d012      	beq.n	80027e6 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_+0xc6>
            sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3304      	adds	r3, #4
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe fc15 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80027ca:	4604      	mov	r4, r0
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3304      	adds	r3, #4
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe fc1b 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 80027d6:	4603      	mov	r3, r0
 80027d8:	4619      	mov	r1, r3
 80027da:	4620      	mov	r0, r4
 80027dc:	f007 fcd4 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            success = true; 
 80027e0:	2301      	movs	r3, #1
 80027e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80027e6:	6a3b      	ldr	r3, [r7, #32]
 80027e8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80027f0:	bf00      	nop
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d007      	beq.n	8002808 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_+0xe8>
 80027f8:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <_ZN3csp8internal17RendezvousChannelI6ResultE10putFromISRERKS2_+0xf4>)
 80027fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	f3bf 8f4f 	dsb	sy
 8002804:	f3bf 8f6f 	isb	sy
        return success;
 8002808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 800280c:	4618      	mov	r0, r3
 800280e:	372c      	adds	r7, #44	@ 0x2c
 8002810:	46bd      	mov	sp, r7
 8002812:	bd90      	pop	{r4, r7, pc}
 8002814:	e000ed04 	.word	0xe000ed04

08002818 <_ZN3csp8internal17RendezvousChannelI6ResultE13getInputGuardERS2_>:
    virtual internal::Guard* getInputGuard(T& dest) override {
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
        res_in_guard.updateBuffer(&dest); 
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	333c      	adds	r3, #60	@ 0x3c
 8002826:	6839      	ldr	r1, [r7, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7fe fc31 	bl	8001090 <_ZN3csp8internal11ChanInGuard12updateBufferEPv>
        return &res_in_guard;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	333c      	adds	r3, #60	@ 0x3c
    }
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <_ZN3csp8internal17RendezvousChannelI6ResultE14getOutputGuardERKS2_>:
    virtual internal::Guard* getOutputGuard(const T& source) override { 
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
        res_out_guard.updateBuffer(const_cast<void*>(static_cast<const void*>(&source)));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	334c      	adds	r3, #76	@ 0x4c
 8002848:	6839      	ldr	r1, [r7, #0]
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fc4c 	bl	80010e8 <_ZN3csp8internal12ChanOutGuard12updateBufferEPKv>
        return &res_out_guard; 
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	334c      	adds	r3, #76	@ 0x4c
    }
 8002854:	4618      	mov	r0, r3
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <_ZN3csp8internal17RendezvousChannelI7MessageE5inputEPS2_>:
    virtual void input(T* const dest) override {
 800285c:	b590      	push	{r4, r7, lr}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 8002866:	2000      	movs	r0, #0
 8002868:	f006 f912 	bl	8008a90 <xTaskNotifyStateClear>
        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3304      	adds	r3, #4
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fb8f 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002876:	4603      	mov	r3, r0
 8002878:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800287c:	4618      	mov	r0, r3
 800287e:	f004 fbed 	bl	800705c <xQueueSemaphoreTake>
 8002882:	4603      	mov	r3, r0
 8002884:	2b01      	cmp	r3, #1
 8002886:	bf0c      	ite	eq
 8002888:	2301      	moveq	r3, #1
 800288a:	2300      	movne	r3, #0
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d042      	beq.n	8002918 <_ZN3csp8internal17RendezvousChannelI7MessageE5inputEPS2_+0xbc>
            if (sync_base.tryHandshake((void*)dest, sizeof(T), false)) {
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	1d18      	adds	r0, r3, #4
 8002896:	2300      	movs	r3, #0
 8002898:	220c      	movs	r2, #12
 800289a:	6839      	ldr	r1, [r7, #0]
 800289c:	f007 f9fc 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00a      	beq.n	80028bc <_ZN3csp8internal17RendezvousChannelI7MessageE5inputEPS2_+0x60>
                xSemaphoreGive(sync_base.getMutex());
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3304      	adds	r3, #4
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fe fb72 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 80028b0:	2300      	movs	r3, #0
 80028b2:	2200      	movs	r2, #0
 80028b4:	2100      	movs	r1, #0
 80028b6:	f004 f94f 	bl	8006b58 <xQueueGenericSend>
                return; 
 80028ba:	e032      	b.n	8002922 <_ZN3csp8internal17RendezvousChannelI7MessageE5inputEPS2_+0xc6>
            if (sync_base.getAltOutScheduler() != nullptr) {
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3304      	adds	r3, #4
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7fe fbaf 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	bf14      	ite	ne
 80028cc:	2301      	movne	r3, #1
 80028ce:	2300      	moveq	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00f      	beq.n	80028f6 <_ZN3csp8internal17RendezvousChannelI7MessageE5inputEPS2_+0x9a>
                sync_base.getAltOutScheduler()->wakeUp(sync_base.getAltOutBit());
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3304      	adds	r3, #4
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe fba2 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 80028e0:	4604      	mov	r4, r0
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3304      	adds	r3, #4
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fe fba8 	bl	800103c <_ZNK3csp8internal15AltChanSyncBase12getAltOutBitEv>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4619      	mov	r1, r3
 80028f0:	4620      	mov	r0, r4
 80028f2:	f007 fc49 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            sync_base.registerWaitingTask((void*)dest, false);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3304      	adds	r3, #4
 80028fa:	2200      	movs	r2, #0
 80028fc:	6839      	ldr	r1, [r7, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f007 fa41 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3304      	adds	r3, #4
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe fb43 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800290e:	2300      	movs	r3, #0
 8002910:	2200      	movs	r2, #0
 8002912:	2100      	movs	r1, #0
 8002914:	f004 f920 	bl	8006b58 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002918:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800291c:	2001      	movs	r0, #1
 800291e:	f005 ff21 	bl	8008764 <ulTaskNotifyTake>
    }
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	bd90      	pop	{r4, r7, pc}

08002928 <_ZN3csp8internal17RendezvousChannelI7MessageE6outputEPKS2_>:
    virtual void output(const T* const source) override {
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 8002932:	2000      	movs	r0, #0
 8002934:	f006 f8ac 	bl	8008a90 <xTaskNotifyStateClear>
        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3304      	adds	r3, #4
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe fb29 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002942:	4603      	mov	r3, r0
 8002944:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002948:	4618      	mov	r0, r3
 800294a:	f004 fb87 	bl	800705c <xQueueSemaphoreTake>
 800294e:	4603      	mov	r3, r0
 8002950:	2b01      	cmp	r3, #1
 8002952:	bf0c      	ite	eq
 8002954:	2301      	moveq	r3, #1
 8002956:	2300      	movne	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d04c      	beq.n	80029f8 <_ZN3csp8internal17RendezvousChannelI7MessageE6outputEPKS2_+0xd0>
            if (sync_base.getWaitingInTask() != nullptr) {
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3304      	adds	r3, #4
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fb22 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d011      	beq.n	800299c <_ZN3csp8internal17RendezvousChannelI7MessageE6outputEPKS2_+0x74>
                sync_base.tryHandshake((void*)const_cast<T*>(source), sizeof(T), true);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	1d18      	adds	r0, r3, #4
 800297c:	2301      	movs	r3, #1
 800297e:	220c      	movs	r2, #12
 8002980:	6839      	ldr	r1, [r7, #0]
 8002982:	f007 f989 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
                xSemaphoreGive(sync_base.getMutex());
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3304      	adds	r3, #4
 800298a:	4618      	mov	r0, r3
 800298c:	f7fe fb02 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002990:	2300      	movs	r3, #0
 8002992:	2200      	movs	r2, #0
 8002994:	2100      	movs	r1, #0
 8002996:	f004 f8df 	bl	8006b58 <xQueueGenericSend>
                return; 
 800299a:	e032      	b.n	8002a02 <_ZN3csp8internal17RendezvousChannelI7MessageE6outputEPKS2_+0xda>
            if (sync_base.getAltInScheduler() != nullptr) {
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3304      	adds	r3, #4
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fe fb27 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	bf14      	ite	ne
 80029ac:	2301      	movne	r3, #1
 80029ae:	2300      	moveq	r3, #0
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00f      	beq.n	80029d6 <_ZN3csp8internal17RendezvousChannelI7MessageE6outputEPKS2_+0xae>
                sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3304      	adds	r3, #4
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7fe fb1a 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 80029c0:	4604      	mov	r4, r0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3304      	adds	r3, #4
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fe fb20 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 80029cc:	4603      	mov	r3, r0
 80029ce:	4619      	mov	r1, r3
 80029d0:	4620      	mov	r0, r4
 80029d2:	f007 fbd9 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            sync_base.registerWaitingTask((void*)const_cast<T*>(source), true);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3304      	adds	r3, #4
 80029da:	2201      	movs	r2, #1
 80029dc:	6839      	ldr	r1, [r7, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f007 f9d1 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3304      	adds	r3, #4
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7fe fad3 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 80029ee:	2300      	movs	r3, #0
 80029f0:	2200      	movs	r2, #0
 80029f2:	2100      	movs	r1, #0
 80029f4:	f004 f8b0 	bl	8006b58 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80029f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029fc:	2001      	movs	r0, #1
 80029fe:	f005 feb1 	bl	8008764 <ulTaskNotifyTake>
    }
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd90      	pop	{r4, r7, pc}

08002a08 <_ZN3csp8internal17RendezvousChannelI7MessageE13beginExtInputEPS2_>:
    virtual void beginExtInput(T* const dest) override {}
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <_ZN3csp8internal17RendezvousChannelI7MessageE11endExtInputEv>:
    virtual void endExtInput() override {}
 8002a1e:	b480      	push	{r7}
 8002a20:	b083      	sub	sp, #12
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	bf00      	nop
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv>:
    virtual bool pending() override {
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
        bool has_partner = false;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	73fb      	strb	r3, [r7, #15]
        if (xSemaphoreTake(sync_base.getMutex(), 0) == pdTRUE) {
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3304      	adds	r3, #4
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe faa6 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f004 fb05 	bl	800705c <xQueueSemaphoreTake>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d02d      	beq.n	8002abe <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x8c>
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	3304      	adds	r3, #4
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe faa0 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002a6c:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d117      	bne.n	8002aa2 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x70>
                          (sync_base.getWaitingOutTask() != nullptr) ||
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	3304      	adds	r3, #4
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fe faa4 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 8002a7c:	4603      	mov	r3, r0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10f      	bne.n	8002aa2 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x70>
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	3304      	adds	r3, #4
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe fab4 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002a8c:	4603      	mov	r3, r0
                          (sync_base.getWaitingOutTask() != nullptr) ||
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d107      	bne.n	8002aa2 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x70>
                          (sync_base.getAltOutScheduler() != nullptr);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3304      	adds	r3, #4
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe fac4 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 8002a9c:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x74>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e000      	b.n	8002aa8 <_ZN3csp8internal17RendezvousChannelI7MessageE7pendingEv+0x76>
 8002aa6:	2300      	movs	r3, #0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002aa8:	73fb      	strb	r3, [r7, #15]
            xSemaphoreGive(sync_base.getMutex());
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3304      	adds	r3, #4
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fa70 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2100      	movs	r1, #0
 8002aba:	f004 f84d 	bl	8006b58 <xQueueGenericSend>
        return has_partner;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
    }
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_>:
    virtual bool putFromISR(const T& data) override {
 8002ac8:	b590      	push	{r4, r7, lr}
 8002aca:	b08b      	sub	sp, #44	@ 0x2c
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
        bool success = false;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002adc:	f3ef 8211 	mrs	r2, BASEPRI
 8002ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae4:	f383 8811 	msr	BASEPRI, r3
 8002ae8:	f3bf 8f6f 	isb	sy
 8002aec:	f3bf 8f4f 	dsb	sy
 8002af0:	61ba      	str	r2, [r7, #24]
 8002af2:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002af4:	69bb      	ldr	r3, [r7, #24]
        UBaseType_t uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
 8002af6:	623b      	str	r3, [r7, #32]
        if (sync_base.getWaitingInTask() != nullptr) {
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3304      	adds	r3, #4
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fe fa55 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bf14      	ite	ne
 8002b08:	2301      	movne	r3, #1
 8002b0a:	2300      	moveq	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d01f      	beq.n	8002b52 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_+0x8a>
            std::memcpy(sync_base.getNonAltInDataPtr(), &data, sizeof(T));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3304      	adds	r3, #4
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fe fa60 	bl	8000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	220c      	movs	r2, #12
 8002b20:	6839      	ldr	r1, [r7, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f008 fac5 	bl	800b0b2 <memcpy>
            TaskHandle_t toWake = sync_base.getWaitingInTask();
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3304      	adds	r3, #4
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe fa3d 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002b32:	61f8      	str	r0, [r7, #28]
            sync_base.clearWaitingIn(); // Clear internal pointers
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3304      	adds	r3, #4
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7fe fa1b 	bl	8000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>
            vTaskNotifyGiveFromISR(toWake, &xHigherPriorityTaskWoken);
 8002b3e:	f107 030c 	add.w	r3, r7, #12
 8002b42:	4619      	mov	r1, r3
 8002b44:	69f8      	ldr	r0, [r7, #28]
 8002b46:	f005 ff0f 	bl	8008968 <vTaskNotifyGiveFromISR>
            success = true;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002b50:	e01f      	b.n	8002b92 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_+0xca>
        else if (sync_base.getAltInScheduler() != nullptr) {
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	3304      	adds	r3, #4
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7fe fa4c 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	bf14      	ite	ne
 8002b62:	2301      	movne	r3, #1
 8002b64:	2300      	moveq	r3, #0
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d012      	beq.n	8002b92 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_+0xca>
            sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3304      	adds	r3, #4
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7fe fa3f 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002b76:	4604      	mov	r4, r0
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fa45 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4619      	mov	r1, r3
 8002b86:	4620      	mov	r0, r4
 8002b88:	f007 fafe 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            success = true; 
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f383 8811 	msr	BASEPRI, r3
}
 8002b9c:	bf00      	nop
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d007      	beq.n	8002bb4 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_+0xec>
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <_ZN3csp8internal17RendezvousChannelI7MessageE10putFromISRERKS2_+0xf8>)
 8002ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	f3bf 8f6f 	isb	sy
        return success;
 8002bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 8002bb8:	4618      	mov	r0, r3
 8002bba:	372c      	adds	r7, #44	@ 0x2c
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}
 8002bc0:	e000ed04 	.word	0xe000ed04

08002bc4 <_ZN3csp8internal17RendezvousChannelI7MessageE13getInputGuardERS2_>:
    virtual internal::Guard* getInputGuard(T& dest) override {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
        res_in_guard.updateBuffer(&dest); 
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	333c      	adds	r3, #60	@ 0x3c
 8002bd2:	6839      	ldr	r1, [r7, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe fa5b 	bl	8001090 <_ZN3csp8internal11ChanInGuard12updateBufferEPv>
        return &res_in_guard;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	333c      	adds	r3, #60	@ 0x3c
    }
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <_ZN3csp8internal17RendezvousChannelI7MessageE14getOutputGuardERKS2_>:
    virtual internal::Guard* getOutputGuard(const T& source) override { 
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
 8002bee:	6039      	str	r1, [r7, #0]
        res_out_guard.updateBuffer(const_cast<void*>(static_cast<const void*>(&source)));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	334c      	adds	r3, #76	@ 0x4c
 8002bf4:	6839      	ldr	r1, [r7, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fe fa76 	bl	80010e8 <_ZN3csp8internal12ChanOutGuard12updateBufferEPKv>
        return &res_out_guard; 
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	334c      	adds	r3, #76	@ 0x4c
    }
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <_ZN3csp8internal17RendezvousChannelI9trigger_tE5inputEPS2_>:
    virtual void input(T* const dest) override {
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 8002c12:	2000      	movs	r0, #0
 8002c14:	f005 ff3c 	bl	8008a90 <xTaskNotifyStateClear>
        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe f9b9 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002c22:	4603      	mov	r3, r0
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f004 fa17 	bl	800705c <xQueueSemaphoreTake>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d042      	beq.n	8002cc4 <_ZN3csp8internal17RendezvousChannelI9trigger_tE5inputEPS2_+0xbc>
            if (sync_base.tryHandshake((void*)dest, sizeof(T), false)) {
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	1d18      	adds	r0, r3, #4
 8002c42:	2300      	movs	r3, #0
 8002c44:	2201      	movs	r2, #1
 8002c46:	6839      	ldr	r1, [r7, #0]
 8002c48:	f007 f826 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00a      	beq.n	8002c68 <_ZN3csp8internal17RendezvousChannelI9trigger_tE5inputEPS2_+0x60>
                xSemaphoreGive(sync_base.getMutex());
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	3304      	adds	r3, #4
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fe f99c 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	f003 ff79 	bl	8006b58 <xQueueGenericSend>
                return; 
 8002c66:	e032      	b.n	8002cce <_ZN3csp8internal17RendezvousChannelI9trigger_tE5inputEPS2_+0xc6>
            if (sync_base.getAltOutScheduler() != nullptr) {
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fe f9d9 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	bf14      	ite	ne
 8002c78:	2301      	movne	r3, #1
 8002c7a:	2300      	moveq	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00f      	beq.n	8002ca2 <_ZN3csp8internal17RendezvousChannelI9trigger_tE5inputEPS2_+0x9a>
                sync_base.getAltOutScheduler()->wakeUp(sync_base.getAltOutBit());
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3304      	adds	r3, #4
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fe f9cc 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 8002c8c:	4604      	mov	r4, r0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3304      	adds	r3, #4
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe f9d2 	bl	800103c <_ZNK3csp8internal15AltChanSyncBase12getAltOutBitEv>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f007 fa73 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            sync_base.registerWaitingTask((void*)dest, false);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	6839      	ldr	r1, [r7, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f007 f86b 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	3304      	adds	r3, #4
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fe f96d 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	f003 ff4a 	bl	8006b58 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002cc8:	2001      	movs	r0, #1
 8002cca:	f005 fd4b 	bl	8008764 <ulTaskNotifyTake>
    }
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}

08002cd4 <_ZN3csp8internal17RendezvousChannelI9trigger_tE6outputEPKS2_>:
    virtual void output(const T* const source) override {
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
        xTaskNotifyStateClear(NULL);
 8002cde:	2000      	movs	r0, #0
 8002ce0:	f005 fed6 	bl	8008a90 <xTaskNotifyStateClear>
        if (xSemaphoreTake(sync_base.getMutex(), portMAX_DELAY) == pdTRUE) {
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3304      	adds	r3, #4
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7fe f953 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f004 f9b1 	bl	800705c <xQueueSemaphoreTake>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	bf0c      	ite	eq
 8002d00:	2301      	moveq	r3, #1
 8002d02:	2300      	movne	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d04c      	beq.n	8002da4 <_ZN3csp8internal17RendezvousChannelI9trigger_tE6outputEPKS2_+0xd0>
            if (sync_base.getWaitingInTask() != nullptr) {
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fe f94c 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	bf14      	ite	ne
 8002d1a:	2301      	movne	r3, #1
 8002d1c:	2300      	moveq	r3, #0
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d011      	beq.n	8002d48 <_ZN3csp8internal17RendezvousChannelI9trigger_tE6outputEPKS2_+0x74>
                sync_base.tryHandshake((void*)const_cast<T*>(source), sizeof(T), true);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	1d18      	adds	r0, r3, #4
 8002d28:	2301      	movs	r3, #1
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	6839      	ldr	r1, [r7, #0]
 8002d2e:	f006 ffb3 	bl	8009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>
                xSemaphoreGive(sync_base.getMutex());
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3304      	adds	r3, #4
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fe f92c 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	2200      	movs	r2, #0
 8002d40:	2100      	movs	r1, #0
 8002d42:	f003 ff09 	bl	8006b58 <xQueueGenericSend>
                return; 
 8002d46:	e032      	b.n	8002dae <_ZN3csp8internal17RendezvousChannelI9trigger_tE6outputEPKS2_+0xda>
            if (sync_base.getAltInScheduler() != nullptr) {
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe f951 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf14      	ite	ne
 8002d58:	2301      	movne	r3, #1
 8002d5a:	2300      	moveq	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00f      	beq.n	8002d82 <_ZN3csp8internal17RendezvousChannelI9trigger_tE6outputEPKS2_+0xae>
                sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	3304      	adds	r3, #4
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe f944 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3304      	adds	r3, #4
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fe f94a 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f007 fa03 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            sync_base.registerWaitingTask((void*)const_cast<T*>(source), true);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3304      	adds	r3, #4
 8002d86:	2201      	movs	r2, #1
 8002d88:	6839      	ldr	r1, [r7, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f006 fffb 	bl	8009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>
            xSemaphoreGive(sync_base.getMutex());
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3304      	adds	r3, #4
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe f8fd 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2100      	movs	r1, #0
 8002da0:	f003 feda 	bl	8006b58 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002da4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002da8:	2001      	movs	r0, #1
 8002daa:	f005 fcdb 	bl	8008764 <ulTaskNotifyTake>
    }
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd90      	pop	{r4, r7, pc}

08002db4 <_ZN3csp8internal17RendezvousChannelI9trigger_tE13beginExtInputEPS2_>:
    virtual void beginExtInput(T* const dest) override {}
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
 8002dbe:	bf00      	nop
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <_ZN3csp8internal17RendezvousChannelI9trigger_tE11endExtInputEv>:
    virtual void endExtInput() override {}
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr

08002dde <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv>:
    virtual bool pending() override {
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b084      	sub	sp, #16
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	6078      	str	r0, [r7, #4]
        bool has_partner = false;
 8002de6:	2300      	movs	r3, #0
 8002de8:	73fb      	strb	r3, [r7, #15]
        if (xSemaphoreTake(sync_base.getMutex(), 0) == pdTRUE) {
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3304      	adds	r3, #4
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fe f8d0 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2100      	movs	r1, #0
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f004 f92f 	bl	800705c <xQueueSemaphoreTake>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	bf0c      	ite	eq
 8002e04:	2301      	moveq	r3, #1
 8002e06:	2300      	movne	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d02d      	beq.n	8002e6a <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x8c>
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	3304      	adds	r3, #4
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7fe f8ca 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002e18:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d117      	bne.n	8002e4e <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x70>
                          (sync_base.getWaitingOutTask() != nullptr) ||
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3304      	adds	r3, #4
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe f8ce 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 8002e28:	4603      	mov	r3, r0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10f      	bne.n	8002e4e <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x70>
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	3304      	adds	r3, #4
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe f8de 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002e38:	4603      	mov	r3, r0
                          (sync_base.getWaitingOutTask() != nullptr) ||
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d107      	bne.n	8002e4e <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x70>
                          (sync_base.getAltOutScheduler() != nullptr);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3304      	adds	r3, #4
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe f8ee 	bl	8001024 <_ZNK3csp8internal15AltChanSyncBase18getAltOutSchedulerEv>
 8002e48:	4603      	mov	r3, r0
                          (sync_base.getAltInScheduler() != nullptr) ||
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x74>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <_ZN3csp8internal17RendezvousChannelI9trigger_tE7pendingEv+0x76>
 8002e52:	2300      	movs	r3, #0
            has_partner = (sync_base.getWaitingInTask() != nullptr) || 
 8002e54:	73fb      	strb	r3, [r7, #15]
            xSemaphoreGive(sync_base.getMutex());
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe f89a 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8002e60:	2300      	movs	r3, #0
 8002e62:	2200      	movs	r2, #0
 8002e64:	2100      	movs	r1, #0
 8002e66:	f003 fe77 	bl	8006b58 <xQueueGenericSend>
        return has_partner;
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
    }
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_>:
    virtual bool putFromISR(const T& data) override {
 8002e74:	b590      	push	{r4, r7, lr}
 8002e76:	b08b      	sub	sp, #44	@ 0x2c
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
        bool success = false;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8002e88:	f3ef 8211 	mrs	r2, BASEPRI
 8002e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e90:	f383 8811 	msr	BASEPRI, r3
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	f3bf 8f4f 	dsb	sy
 8002e9c:	61ba      	str	r2, [r7, #24]
 8002e9e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002ea0:	69bb      	ldr	r3, [r7, #24]
        UBaseType_t uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();
 8002ea2:	623b      	str	r3, [r7, #32]
        if (sync_base.getWaitingInTask() != nullptr) {
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe f87f 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf14      	ite	ne
 8002eb4:	2301      	movne	r3, #1
 8002eb6:	2300      	moveq	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d01d      	beq.n	8002efa <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_+0x86>
            std::memcpy(sync_base.getNonAltInDataPtr(), &data, sizeof(T));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe f88a 	bl	8000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	781b      	ldrb	r3, [r3, #0]
 8002ece:	7013      	strb	r3, [r2, #0]
            TaskHandle_t toWake = sync_base.getWaitingInTask();
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7fe f869 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8002eda:	61f8      	str	r0, [r7, #28]
            sync_base.clearWaitingIn(); // Clear internal pointers
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3304      	adds	r3, #4
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fe f847 	bl	8000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>
            vTaskNotifyGiveFromISR(toWake, &xHigherPriorityTaskWoken);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4619      	mov	r1, r3
 8002eec:	69f8      	ldr	r0, [r7, #28]
 8002eee:	f005 fd3b 	bl	8008968 <vTaskNotifyGiveFromISR>
            success = true;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002ef8:	e01f      	b.n	8002f3a <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_+0xc6>
        else if (sync_base.getAltInScheduler() != nullptr) {
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fe f878 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	bf14      	ite	ne
 8002f0a:	2301      	movne	r3, #1
 8002f0c:	2300      	moveq	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d012      	beq.n	8002f3a <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_+0xc6>
            sync_base.getAltInScheduler()->wakeUp(sync_base.getAltInBit());
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3304      	adds	r3, #4
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe f86b 	bl	8000ff4 <_ZNK3csp8internal15AltChanSyncBase17getAltInSchedulerEv>
 8002f1e:	4604      	mov	r4, r0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3304      	adds	r3, #4
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7fe f871 	bl	800100c <_ZNK3csp8internal15AltChanSyncBase11getAltInBitEv>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f007 f92a 	bl	800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>
            success = true; 
 8002f34:	2301      	movs	r3, #1
 8002f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f383 8811 	msr	BASEPRI, r3
}
 8002f44:	bf00      	nop
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d007      	beq.n	8002f5c <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_+0xe8>
 8002f4c:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <_ZN3csp8internal17RendezvousChannelI9trigger_tE10putFromISRERKS2_+0xf4>)
 8002f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	f3bf 8f6f 	isb	sy
        return success;
 8002f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 8002f60:	4618      	mov	r0, r3
 8002f62:	372c      	adds	r7, #44	@ 0x2c
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd90      	pop	{r4, r7, pc}
 8002f68:	e000ed04 	.word	0xe000ed04

08002f6c <_ZN3csp8internal17RendezvousChannelI9trigger_tE13getInputGuardERS2_>:
    virtual internal::Guard* getInputGuard(T& dest) override {
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
        res_in_guard.updateBuffer(&dest); 
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	333c      	adds	r3, #60	@ 0x3c
 8002f7a:	6839      	ldr	r1, [r7, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe f887 	bl	8001090 <_ZN3csp8internal11ChanInGuard12updateBufferEPv>
        return &res_in_guard;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	333c      	adds	r3, #60	@ 0x3c
    }
 8002f86:	4618      	mov	r0, r3
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <_ZN3csp8internal17RendezvousChannelI9trigger_tE14getOutputGuardERKS2_>:
    virtual internal::Guard* getOutputGuard(const T& source) override { 
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
        res_out_guard.updateBuffer(const_cast<void*>(static_cast<const void*>(&source)));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	334c      	adds	r3, #76	@ 0x4c
 8002f9c:	6839      	ldr	r1, [r7, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe f8a2 	bl	80010e8 <_ZN3csp8internal12ChanOutGuard12updateBufferEPKv>
        return &res_out_guard; 
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	334c      	adds	r3, #76	@ 0x4c
    }
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <_GLOBAL__sub_I_HAL_GPIO_EXTI_Callback>:
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	f7ff fa5c 	bl	8002470 <_Z41__static_initialization_and_destruction_0v>
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <_GLOBAL__sub_D_HAL_GPIO_EXTI_Callback>:
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	f7ff fa6f 	bl	80024a0 <_Z41__static_initialization_and_destruction_1v>
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <cs_low>:

#define READ_BIT       0x80
#define AUTO_INC       0x40

static void cs_low(L3G4200D_t *dev)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6858      	ldr	r0, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	891b      	ldrh	r3, [r3, #8]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f001 f8e2 	bl	80041a0 <HAL_GPIO_WritePin>
}
 8002fdc:	bf00      	nop
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <cs_high>:

static void cs_high(L3G4200D_t *dev)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6858      	ldr	r0, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	891b      	ldrh	r3, [r3, #8]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	f001 f8d2 	bl	80041a0 <HAL_GPIO_WritePin>
}
 8002ffc:	bf00      	nop
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <write_reg>:

HAL_StatusTypeDef write_reg(L3G4200D_t *dev, uint8_t reg, uint8_t data)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	460b      	mov	r3, r1
 800300e:	70fb      	strb	r3, [r7, #3]
 8003010:	4613      	mov	r3, r2
 8003012:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg, data};
 8003014:	78fb      	ldrb	r3, [r7, #3]
 8003016:	733b      	strb	r3, [r7, #12]
 8003018:	78bb      	ldrb	r3, [r7, #2]
 800301a:	737b      	strb	r3, [r7, #13]

    cs_low(dev);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ffd1 	bl	8002fc4 <cs_low>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	f107 010c 	add.w	r1, r7, #12
 800302a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800302e:	2202      	movs	r2, #2
 8003030:	f001 fe3b 	bl	8004caa <HAL_SPI_Transmit>
 8003034:	4603      	mov	r3, r0
 8003036:	73fb      	strb	r3, [r7, #15]
    cs_high(dev);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff ffd3 	bl	8002fe4 <cs_high>

    return status;
 800303e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <read_reg>:

HAL_StatusTypeDef read_reg(L3G4200D_t *dev, uint8_t reg, uint8_t *data)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b088      	sub	sp, #32
 800304c:	af02      	add	r7, sp, #8
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	460b      	mov	r3, r1
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	72fb      	strb	r3, [r7, #11]
    uint8_t tx[2] = {reg | READ_BIT, 0};
 8003056:	7afb      	ldrb	r3, [r7, #11]
 8003058:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800305c:	b2db      	uxtb	r3, r3
 800305e:	753b      	strb	r3, [r7, #20]
 8003060:	2300      	movs	r3, #0
 8003062:	757b      	strb	r3, [r7, #21]
    uint8_t rx[2];

    cs_low(dev);
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f7ff ffad 	bl	8002fc4 <cs_low>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	f107 0210 	add.w	r2, r7, #16
 8003072:	f107 0114 	add.w	r1, r7, #20
 8003076:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	2302      	movs	r3, #2
 800307e:	f001 ff58 	bl	8004f32 <HAL_SPI_TransmitReceive>
 8003082:	4603      	mov	r3, r0
 8003084:	75fb      	strb	r3, [r7, #23]
    cs_high(dev);
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff ffac 	bl	8002fe4 <cs_high>

    *data = rx[1];
 800308c:	7c7a      	ldrb	r2, [r7, #17]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	701a      	strb	r2, [r3, #0]
    return status;
 8003092:	7dfb      	ldrb	r3, [r7, #23]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <L3G4200D_EnableINT1>:

/**
 * @brief Enables Data Ready interrupt on the INT1 pin of the sensor
 */
HAL_StatusTypeDef L3G4200D_EnableINT1(L3G4200D_t *dev)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
    // CTRL_REG3 (0x22): Bit 3 is I1_DRDY
    // Setting this to 1 routes the "Data Ready" signal to the INT1 pin
    uint8_t ctrl3 = 0x08;
 80030a4:	2308      	movs	r3, #8
 80030a6:	73fb      	strb	r3, [r7, #15]
    return write_reg(dev, REG_CTRL3, ctrl3);
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	461a      	mov	r2, r3
 80030ac:	2122      	movs	r1, #34	@ 0x22
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff ffa8 	bl	8003004 <write_reg>
 80030b4:	4603      	mov	r3, r0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <L3G4200D_Init>:

HAL_StatusTypeDef L3G4200D_Init(L3G4200D_t *dev, L3G4200D_Scale_t scale)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	70fb      	strb	r3, [r7, #3]
    uint8_t id;
    uint8_t verify;
    cs_high(dev);  // Ensure CS is High
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ff89 	bl	8002fe4 <cs_high>
    HAL_Delay(5);  // Short "settling" delay
 80030d2:	2005      	movs	r0, #5
 80030d4:	f000 fdda 	bl	8003c8c <HAL_Delay>
    const int MAX_RETRIES = 100;
 80030d8:	2364      	movs	r3, #100	@ 0x64
 80030da:	613b      	str	r3, [r7, #16]
    uint8_t success = 0;
 80030dc:	2300      	movs	r3, #0
 80030de:	77fb      	strb	r3, [r7, #31]
	const uint8_t EXPECTED_ID = 0xD3;
 80030e0:	23d3      	movs	r3, #211	@ 0xd3
 80030e2:	73fb      	strb	r3, [r7, #15]

    // 2. Retry loop for WHO_AM_I
	for (int i = 0; i < MAX_RETRIES; i++) {
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	e016      	b.n	8003118 <L3G4200D_Init+0x58>
		if (read_reg(dev, REG_WHO_AM_I, &id) == HAL_OK) {
 80030ea:	f107 030e 	add.w	r3, r7, #14
 80030ee:	461a      	mov	r2, r3
 80030f0:	210f      	movs	r1, #15
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ffa8 	bl	8003048 <read_reg>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d106      	bne.n	800310c <L3G4200D_Init+0x4c>
			if (id == EXPECTED_ID) {
 80030fe:	7bbb      	ldrb	r3, [r7, #14]
 8003100:	7bfa      	ldrb	r2, [r7, #15]
 8003102:	429a      	cmp	r2, r3
 8003104:	d102      	bne.n	800310c <L3G4200D_Init+0x4c>
				success = 1;
 8003106:	2301      	movs	r3, #1
 8003108:	77fb      	strb	r3, [r7, #31]
				break; // Found it! Exit the loop early.
 800310a:	e009      	b.n	8003120 <L3G4200D_Init+0x60>
			}
		}
		// Small delay to let the bus/sensor settle before trying again
		HAL_Delay(1);
 800310c:	2001      	movs	r0, #1
 800310e:	f000 fdbd 	bl	8003c8c <HAL_Delay>
	for (int i = 0; i < MAX_RETRIES; i++) {
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	3301      	adds	r3, #1
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	429a      	cmp	r2, r3
 800311e:	dbe4      	blt.n	80030ea <L3G4200D_Init+0x2a>
	}

	if (!success) {
 8003120:	7ffb      	ldrb	r3, [r7, #31]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d107      	bne.n	8003136 <L3G4200D_Init+0x76>
		printf("L3G4200D Fault: WHO_AM_I failed after %d attempts. Last value: 0x%02X\r\n", MAX_RETRIES, id);
 8003126:	7bbb      	ldrb	r3, [r7, #14]
 8003128:	461a      	mov	r2, r3
 800312a:	6939      	ldr	r1, [r7, #16]
 800312c:	483e      	ldr	r0, [pc, #248]	@ (8003228 <L3G4200D_Init+0x168>)
 800312e:	f007 fdf9 	bl	800ad24 <iprintf>
		return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e074      	b.n	8003220 <L3G4200D_Init+0x160>
	}

    // 1. Force a Reboot of the internal memory (Reset everything)
    // REG_CTRL5 is 0x24. Bit 7 is BOOT.
    write_reg(dev, 0x24, 0x80);
 8003136:	2280      	movs	r2, #128	@ 0x80
 8003138:	2124      	movs	r1, #36	@ 0x24
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7ff ff62 	bl	8003004 <write_reg>
    HAL_Delay(10); // Give it time to reload from flash
 8003140:	200a      	movs	r0, #10
 8003142:	f000 fda3 	bl	8003c8c <HAL_Delay>
    read_reg(dev, 0x24, &verify);
 8003146:	f107 030d 	add.w	r3, r7, #13
 800314a:	461a      	mov	r2, r3
 800314c:	2124      	movs	r1, #36	@ 0x24
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ff7a 	bl	8003048 <read_reg>
    printf("REG_CTRL5 = 0x%02X\r\n", verify);
 8003154:	7b7b      	ldrb	r3, [r7, #13]
 8003156:	4619      	mov	r1, r3
 8003158:	4834      	ldr	r0, [pc, #208]	@ (800322c <L3G4200D_Init+0x16c>)
 800315a:	f007 fde3 	bl	800ad24 <iprintf>

    // 2. Set ODR and Power Mode (CTRL1: 0x20)
    // 0x0F = 100Hz ODR, 12.5 BW, Normal Mode, All axes enabled
    write_reg(dev, 0x20, 0x0F);
 800315e:	220f      	movs	r2, #15
 8003160:	2120      	movs	r1, #32
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff ff4e 	bl	8003004 <write_reg>
    read_reg(dev, 0x20, &verify);
 8003168:	f107 030d 	add.w	r3, r7, #13
 800316c:	461a      	mov	r2, r3
 800316e:	2120      	movs	r1, #32
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7ff ff69 	bl	8003048 <read_reg>
    printf("REG_CTRL1 = 0x%02X\r\n", verify);
 8003176:	7b7b      	ldrb	r3, [r7, #13]
 8003178:	4619      	mov	r1, r3
 800317a:	482d      	ldr	r0, [pc, #180]	@ (8003230 <L3G4200D_Init+0x170>)
 800317c:	f007 fdd2 	bl	800ad24 <iprintf>

    // 3. Disable High Pass Filter (CTRL2: 0x21)
    write_reg(dev, 0x21, 0x00);
 8003180:	2200      	movs	r2, #0
 8003182:	2121      	movs	r1, #33	@ 0x21
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7ff ff3d 	bl	8003004 <write_reg>
    read_reg(dev, 0x21, &verify);
 800318a:	f107 030d 	add.w	r3, r7, #13
 800318e:	461a      	mov	r2, r3
 8003190:	2121      	movs	r1, #33	@ 0x21
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ff58 	bl	8003048 <read_reg>
    printf("REG_CTRL2 = 0x%02X\r\n", verify);
 8003198:	7b7b      	ldrb	r3, [r7, #13]
 800319a:	4619      	mov	r1, r3
 800319c:	4825      	ldr	r0, [pc, #148]	@ (8003234 <L3G4200D_Init+0x174>)
 800319e:	f007 fdc1 	bl	800ad24 <iprintf>

    // 4. Set Scale and Disable BDU for now (CTRL4: 0x23)
    // We set BDU=0 (Bit 7) to ensure registers update continuously
    // regardless of when we read them.
    uint8_t ctrl4 = 0x00;
 80031a2:	2300      	movs	r3, #0
 80031a4:	75fb      	strb	r3, [r7, #23]
    switch(scale) {
 80031a6:	78fb      	ldrb	r3, [r7, #3]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d012      	beq.n	80031d2 <L3G4200D_Init+0x112>
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	dc18      	bgt.n	80031e2 <L3G4200D_Init+0x122>
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <L3G4200D_Init+0xfa>
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d004      	beq.n	80031c2 <L3G4200D_Init+0x102>
 80031b8:	e013      	b.n	80031e2 <L3G4200D_Init+0x122>
        case L3G4200D_SCALE_250DPS:  ctrl4 |= (0x00 << 4); dev->sensitivity = 8.75f; break;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003238 <L3G4200D_Init+0x178>)
 80031be:	60da      	str	r2, [r3, #12]
 80031c0:	e00f      	b.n	80031e2 <L3G4200D_Init+0x122>
        case L3G4200D_SCALE_500DPS:  ctrl4 |= (0x01 << 4); dev->sensitivity = 17.5f; break;
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
 80031c4:	f043 0310 	orr.w	r3, r3, #16
 80031c8:	75fb      	strb	r3, [r7, #23]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a1b      	ldr	r2, [pc, #108]	@ (800323c <L3G4200D_Init+0x17c>)
 80031ce:	60da      	str	r2, [r3, #12]
 80031d0:	e007      	b.n	80031e2 <L3G4200D_Init+0x122>
        case L3G4200D_SCALE_2000DPS: ctrl4 |= (0x02 << 4); dev->sensitivity = 70.0f; break;
 80031d2:	7dfb      	ldrb	r3, [r7, #23]
 80031d4:	f043 0320 	orr.w	r3, r3, #32
 80031d8:	75fb      	strb	r3, [r7, #23]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a18      	ldr	r2, [pc, #96]	@ (8003240 <L3G4200D_Init+0x180>)
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	bf00      	nop
    }
    write_reg(dev, 0x23, ctrl4);
 80031e2:	7dfb      	ldrb	r3, [r7, #23]
 80031e4:	461a      	mov	r2, r3
 80031e6:	2123      	movs	r1, #35	@ 0x23
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f7ff ff0b 	bl	8003004 <write_reg>
    read_reg(dev, 0x23, &verify);
 80031ee:	f107 030d 	add.w	r3, r7, #13
 80031f2:	461a      	mov	r2, r3
 80031f4:	2123      	movs	r1, #35	@ 0x23
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7ff ff26 	bl	8003048 <read_reg>
    printf("REG_CTRL4 = 0x%02X\r\n", verify);
 80031fc:	7b7b      	ldrb	r3, [r7, #13]
 80031fe:	4619      	mov	r1, r3
 8003200:	4810      	ldr	r0, [pc, #64]	@ (8003244 <L3G4200D_Init+0x184>)
 8003202:	f007 fd8f 	bl	800ad24 <iprintf>

    // 5. Verification: Read back CTRL1 to make sure the write "stuck"
    read_reg(dev, 0x20, &verify);
 8003206:	f107 030d 	add.w	r3, r7, #13
 800320a:	461a      	mov	r2, r3
 800320c:	2120      	movs	r1, #32
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7ff ff1a 	bl	8003048 <read_reg>
    if (verify != 0x0F) return HAL_ERROR;
 8003214:	7b7b      	ldrb	r3, [r7, #13]
 8003216:	2b0f      	cmp	r3, #15
 8003218:	d001      	beq.n	800321e <L3G4200D_Init+0x15e>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <L3G4200D_Init+0x160>

    return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3720      	adds	r7, #32
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	0800ce7c 	.word	0x0800ce7c
 800322c:	0800cec4 	.word	0x0800cec4
 8003230:	0800cedc 	.word	0x0800cedc
 8003234:	0800cef4 	.word	0x0800cef4
 8003238:	410c0000 	.word	0x410c0000
 800323c:	418c0000 	.word	0x418c0000
 8003240:	428c0000 	.word	0x428c0000
 8003244:	0800cf0c 	.word	0x0800cf0c

08003248 <L3G4200D_ReadRaw>:

HAL_StatusTypeDef L3G4200D_ReadRaw(L3G4200D_t *dev, int16_t *x, int16_t *y, int16_t *z)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08a      	sub	sp, #40	@ 0x28
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
	uint8_t tx[7] = {
 8003256:	23e8      	movs	r3, #232	@ 0xe8
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	f107 031c 	add.w	r3, r7, #28
 800325e:	2100      	movs	r1, #0
 8003260:	460a      	mov	r2, r1
 8003262:	801a      	strh	r2, [r3, #0]
 8003264:	460a      	mov	r2, r1
 8003266:	709a      	strb	r2, [r3, #2]
	    REG_OUT_X_L | READ_BIT | AUTO_INC,
	    0,0,0,0,0,0
	};
    uint8_t rx[7];

    cs_low(dev);
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f7ff feab 	bl	8002fc4 <cs_low>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 7, HAL_MAX_DELAY);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6818      	ldr	r0, [r3, #0]
 8003272:	f107 0210 	add.w	r2, r7, #16
 8003276:	f107 0118 	add.w	r1, r7, #24
 800327a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	2307      	movs	r3, #7
 8003282:	f001 fe56 	bl	8004f32 <HAL_SPI_TransmitReceive>
 8003286:	4603      	mov	r3, r0
 8003288:	77fb      	strb	r3, [r7, #31]
    cs_high(dev);
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f7ff feaa 	bl	8002fe4 <cs_high>

    *x = (int16_t)(rx[2] << 8 | rx[1]);
 8003290:	7cbb      	ldrb	r3, [r7, #18]
 8003292:	b21b      	sxth	r3, r3
 8003294:	021b      	lsls	r3, r3, #8
 8003296:	b21a      	sxth	r2, r3
 8003298:	7c7b      	ldrb	r3, [r7, #17]
 800329a:	b21b      	sxth	r3, r3
 800329c:	4313      	orrs	r3, r2
 800329e:	b21a      	sxth	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)(rx[4] << 8 | rx[3]);
 80032a4:	7d3b      	ldrb	r3, [r7, #20]
 80032a6:	b21b      	sxth	r3, r3
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	b21a      	sxth	r2, r3
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	b21b      	sxth	r3, r3
 80032b0:	4313      	orrs	r3, r2
 80032b2:	b21a      	sxth	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)(rx[6] << 8 | rx[5]);
 80032b8:	7dbb      	ldrb	r3, [r7, #22]
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	021b      	lsls	r3, r3, #8
 80032be:	b21a      	sxth	r2, r3
 80032c0:	7d7b      	ldrb	r3, [r7, #21]
 80032c2:	b21b      	sxth	r3, r3
 80032c4:	4313      	orrs	r3, r2
 80032c6:	b21a      	sxth	r2, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	801a      	strh	r2, [r3, #0]

    return status;
 80032cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3720      	adds	r7, #32
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
	...

080032d8 <L3G4200D_ReadDPS>:

HAL_StatusTypeDef L3G4200D_ReadDPS(L3G4200D_t *dev, float *x, float *y, float *z)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	603b      	str	r3, [r7, #0]
    int16_t rx, ry, rz;

    L3G4200D_ReadRaw(dev, &rx, &ry, &rz);
 80032e6:	f107 0312 	add.w	r3, r7, #18
 80032ea:	f107 0214 	add.w	r2, r7, #20
 80032ee:	f107 0116 	add.w	r1, r7, #22
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f7ff ffa8 	bl	8003248 <L3G4200D_ReadRaw>

    *x = rx * dev->sensitivity / 1000.0f;
 80032f8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80032fc:	ee07 3a90 	vmov	s15, r3
 8003300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	edd3 7a03 	vldr	s15, [r3, #12]
 800330a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800330e:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8003370 <L3G4200D_ReadDPS+0x98>
 8003312:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	edc3 7a00 	vstr	s15, [r3]
    *y = ry * dev->sensitivity / 1000.0f;
 800331c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003320:	ee07 3a90 	vmov	s15, r3
 8003324:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	edd3 7a03 	vldr	s15, [r3, #12]
 800332e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003332:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003370 <L3G4200D_ReadDPS+0x98>
 8003336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	edc3 7a00 	vstr	s15, [r3]
    *z = rz * dev->sensitivity / 1000.0f;
 8003340:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003344:	ee07 3a90 	vmov	s15, r3
 8003348:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003352:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003356:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8003370 <L3G4200D_ReadDPS+0x98>
 800335a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	edc3 7a00 	vstr	s15, [r3]

    return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	447a0000 	.word	0x447a0000

08003374 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Redirect printf to UART */
int _write(int file, char *ptr, int len)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	b29a      	uxth	r2, r3
 8003384:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	4804      	ldr	r0, [pc, #16]	@ (800339c <_write+0x28>)
 800338c:	f002 fb14 	bl	80059b8 <HAL_UART_Transmit>
    return len;
 8003390:	687b      	ldr	r3, [r7, #4]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20000394 	.word	0x20000394

080033a0 <_read>:

int _read(int file, char *ptr, int len)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
    HAL_UART_Receive(&huart2, (uint8_t*)ptr, 1, HAL_MAX_DELAY);
 80033ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033b0:	2201      	movs	r2, #1
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	4803      	ldr	r0, [pc, #12]	@ (80033c4 <_read+0x24>)
 80033b6:	f002 fb8a 	bl	8005ace <HAL_UART_Receive>
    return 1;
 80033ba:	2301      	movs	r3, #1
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000394 	.word	0x20000394

080033c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033cc:	f000 fc1c 	bl	8003c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033d0:	f000 f822 	bl	8003418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033d4:	f000 f8ec 	bl	80035b0 <MX_GPIO_Init>
  MX_SPI3_Init();
 80033d8:	f000 f88a 	bl	80034f0 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80033dc:	f000 f8be 	bl	800355c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80033e0:	f002 ff80 	bl	80062e4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80033e4:	4a08      	ldr	r2, [pc, #32]	@ (8003408 <main+0x40>)
 80033e6:	2100      	movs	r1, #0
 80033e8:	4808      	ldr	r0, [pc, #32]	@ (800340c <main+0x44>)
 80033ea:	f002 ffc5 	bl	8006378 <osThreadNew>
 80033ee:	4603      	mov	r3, r0
 80033f0:	4a07      	ldr	r2, [pc, #28]	@ (8003410 <main+0x48>)
 80033f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  printf("\r\n=== STM32 FreeRTOS + CSP4CMSIS bootstrap ===\r\n");
 80033f4:	4807      	ldr	r0, [pc, #28]	@ (8003414 <main+0x4c>)
 80033f6:	f007 fcfd 	bl	800adf4 <puts>

  /* ---- CSP APPLICATION ENTRY POINT ---- */
  csp_app_main_init();
 80033fa:	f7fe fbd3 	bl	8001ba4 <csp_app_main_init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80033fe:	f002 ff95 	bl	800632c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003402:	bf00      	nop
 8003404:	e7fd      	b.n	8003402 <main+0x3a>
 8003406:	bf00      	nop
 8003408:	0800d184 	.word	0x0800d184
 800340c:	08003741 	.word	0x08003741
 8003410:	200003dc 	.word	0x200003dc
 8003414:	0800cf30 	.word	0x0800cf30

08003418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b094      	sub	sp, #80	@ 0x50
 800341c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800341e:	f107 0320 	add.w	r3, r7, #32
 8003422:	2230      	movs	r2, #48	@ 0x30
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f007 fdc4 	bl	800afb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800342c:	f107 030c 	add.w	r3, r7, #12
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800343c:	2300      	movs	r3, #0
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	4b29      	ldr	r3, [pc, #164]	@ (80034e8 <SystemClock_Config+0xd0>)
 8003442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003444:	4a28      	ldr	r2, [pc, #160]	@ (80034e8 <SystemClock_Config+0xd0>)
 8003446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800344a:	6413      	str	r3, [r2, #64]	@ 0x40
 800344c:	4b26      	ldr	r3, [pc, #152]	@ (80034e8 <SystemClock_Config+0xd0>)
 800344e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003454:	60bb      	str	r3, [r7, #8]
 8003456:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003458:	2300      	movs	r3, #0
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	4b23      	ldr	r3, [pc, #140]	@ (80034ec <SystemClock_Config+0xd4>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003464:	4a21      	ldr	r2, [pc, #132]	@ (80034ec <SystemClock_Config+0xd4>)
 8003466:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	4b1f      	ldr	r3, [pc, #124]	@ (80034ec <SystemClock_Config+0xd4>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003474:	607b      	str	r3, [r7, #4]
 8003476:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003478:	2302      	movs	r3, #2
 800347a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800347c:	2301      	movs	r3, #1
 800347e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003480:	2310      	movs	r3, #16
 8003482:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003484:	2302      	movs	r3, #2
 8003486:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003488:	2300      	movs	r3, #0
 800348a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800348c:	2310      	movs	r3, #16
 800348e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003490:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003494:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003496:	2304      	movs	r3, #4
 8003498:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800349a:	2307      	movs	r3, #7
 800349c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800349e:	f107 0320 	add.w	r3, r7, #32
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 feae 	bl	8004204 <HAL_RCC_OscConfig>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80034ae:	f000 f961 	bl	8003774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034b2:	230f      	movs	r3, #15
 80034b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034b6:	2302      	movs	r3, #2
 80034b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034ba:	2300      	movs	r3, #0
 80034bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034c8:	f107 030c 	add.w	r3, r7, #12
 80034cc:	2102      	movs	r1, #2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f001 f910 	bl	80046f4 <HAL_RCC_ClockConfig>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80034da:	f000 f94b 	bl	8003774 <Error_Handler>
  }
}
 80034de:	bf00      	nop
 80034e0:	3750      	adds	r7, #80	@ 0x50
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40007000 	.word	0x40007000

080034f0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80034f4:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <MX_SPI3_Init+0x64>)
 80034f6:	4a18      	ldr	r2, [pc, #96]	@ (8003558 <MX_SPI3_Init+0x68>)
 80034f8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80034fa:	4b16      	ldr	r3, [pc, #88]	@ (8003554 <MX_SPI3_Init+0x64>)
 80034fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003500:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003502:	4b14      	ldr	r3, [pc, #80]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003504:	2200      	movs	r2, #0
 8003506:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003508:	4b12      	ldr	r3, [pc, #72]	@ (8003554 <MX_SPI3_Init+0x64>)
 800350a:	2200      	movs	r2, #0
 800350c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800350e:	4b11      	ldr	r3, [pc, #68]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003510:	2202      	movs	r2, #2
 8003512:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003514:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003516:	2201      	movs	r2, #1
 8003518:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800351a:	4b0e      	ldr	r3, [pc, #56]	@ (8003554 <MX_SPI3_Init+0x64>)
 800351c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003520:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003522:	4b0c      	ldr	r3, [pc, #48]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003524:	2210      	movs	r2, #16
 8003526:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003528:	4b0a      	ldr	r3, [pc, #40]	@ (8003554 <MX_SPI3_Init+0x64>)
 800352a:	2200      	movs	r2, #0
 800352c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800352e:	4b09      	ldr	r3, [pc, #36]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003530:	2200      	movs	r2, #0
 8003532:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003534:	4b07      	ldr	r3, [pc, #28]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003536:	2200      	movs	r2, #0
 8003538:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800353a:	4b06      	ldr	r3, [pc, #24]	@ (8003554 <MX_SPI3_Init+0x64>)
 800353c:	220a      	movs	r2, #10
 800353e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003540:	4804      	ldr	r0, [pc, #16]	@ (8003554 <MX_SPI3_Init+0x64>)
 8003542:	f001 fb29 	bl	8004b98 <HAL_SPI_Init>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800354c:	f000 f912 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003550:	bf00      	nop
 8003552:	bd80      	pop	{r7, pc}
 8003554:	2000033c 	.word	0x2000033c
 8003558:	40003c00 	.word	0x40003c00

0800355c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003560:	4b11      	ldr	r3, [pc, #68]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003562:	4a12      	ldr	r2, [pc, #72]	@ (80035ac <MX_USART2_UART_Init+0x50>)
 8003564:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003566:	4b10      	ldr	r3, [pc, #64]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003568:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800356c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800356e:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003570:	2200      	movs	r2, #0
 8003572:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003574:	4b0c      	ldr	r3, [pc, #48]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003576:	2200      	movs	r2, #0
 8003578:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800357a:	4b0b      	ldr	r3, [pc, #44]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 800357c:	2200      	movs	r2, #0
 800357e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003580:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003582:	220c      	movs	r2, #12
 8003584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003586:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003588:	2200      	movs	r2, #0
 800358a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800358c:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 800358e:	2200      	movs	r2, #0
 8003590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003592:	4805      	ldr	r0, [pc, #20]	@ (80035a8 <MX_USART2_UART_Init+0x4c>)
 8003594:	f002 f9c0 	bl	8005918 <HAL_UART_Init>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800359e:	f000 f8e9 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000394 	.word	0x20000394
 80035ac:	40004400 	.word	0x40004400

080035b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08c      	sub	sp, #48	@ 0x30
 80035b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b6:	f107 031c 	add.w	r3, r7, #28
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	605a      	str	r2, [r3, #4]
 80035c0:	609a      	str	r2, [r3, #8]
 80035c2:	60da      	str	r2, [r3, #12]
 80035c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
 80035ca:	4b59      	ldr	r3, [pc, #356]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	4a58      	ldr	r2, [pc, #352]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035d0:	f043 0304 	orr.w	r3, r3, #4
 80035d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035d6:	4b56      	ldr	r3, [pc, #344]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035da:	f003 0304 	and.w	r3, r3, #4
 80035de:	61bb      	str	r3, [r7, #24]
 80035e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	4b52      	ldr	r3, [pc, #328]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	4a51      	ldr	r2, [pc, #324]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f2:	4b4f      	ldr	r3, [pc, #316]	@ (8003730 <MX_GPIO_Init+0x180>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	4b4b      	ldr	r3, [pc, #300]	@ (8003730 <MX_GPIO_Init+0x180>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	4a4a      	ldr	r2, [pc, #296]	@ (8003730 <MX_GPIO_Init+0x180>)
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	6313      	str	r3, [r2, #48]	@ 0x30
 800360e:	4b48      	ldr	r3, [pc, #288]	@ (8003730 <MX_GPIO_Init+0x180>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	613b      	str	r3, [r7, #16]
 8003618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	4b44      	ldr	r3, [pc, #272]	@ (8003730 <MX_GPIO_Init+0x180>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	4a43      	ldr	r2, [pc, #268]	@ (8003730 <MX_GPIO_Init+0x180>)
 8003624:	f043 0302 	orr.w	r3, r3, #2
 8003628:	6313      	str	r3, [r2, #48]	@ 0x30
 800362a:	4b41      	ldr	r3, [pc, #260]	@ (8003730 <MX_GPIO_Init+0x180>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003636:	2200      	movs	r2, #0
 8003638:	2120      	movs	r1, #32
 800363a:	483e      	ldr	r0, [pc, #248]	@ (8003734 <MX_GPIO_Init+0x184>)
 800363c:	f000 fdb0 	bl	80041a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003640:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003646:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800364a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364c:	2300      	movs	r3, #0
 800364e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003650:	f107 031c 	add.w	r3, r7, #28
 8003654:	4619      	mov	r1, r3
 8003656:	4838      	ldr	r0, [pc, #224]	@ (8003738 <MX_GPIO_Init+0x188>)
 8003658:	f000 fc1e 	bl	8003e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800365c:	2320      	movs	r3, #32
 800365e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003660:	2301      	movs	r3, #1
 8003662:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003664:	2300      	movs	r3, #0
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003668:	2300      	movs	r3, #0
 800366a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800366c:	f107 031c 	add.w	r3, r7, #28
 8003670:	4619      	mov	r1, r3
 8003672:	4830      	ldr	r0, [pc, #192]	@ (8003734 <MX_GPIO_Init+0x184>)
 8003674:	f000 fc10 	bl	8003e98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8003678:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800367c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367e:	2302      	movs	r3, #2
 8003680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003686:	2303      	movs	r3, #3
 8003688:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800368a:	2306      	movs	r3, #6
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800368e:	f107 031c 	add.w	r3, r7, #28
 8003692:	4619      	mov	r1, r3
 8003694:	4828      	ldr	r0, [pc, #160]	@ (8003738 <MX_GPIO_Init+0x188>)
 8003696:	f000 fbff 	bl	8003e98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  __HAL_RCC_GPIOB_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	4b24      	ldr	r3, [pc, #144]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	4a23      	ldr	r2, [pc, #140]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036a4:	f043 0302 	orr.w	r3, r3, #2
 80036a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036aa:	4b21      	ldr	r3, [pc, #132]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80036b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036bc:	2301      	movs	r3, #1
 80036be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c0:	2300      	movs	r3, #0
 80036c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036c4:	2302      	movs	r3, #2
 80036c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c8:	f107 031c 	add.w	r3, r7, #28
 80036cc:	4619      	mov	r1, r3
 80036ce:	481b      	ldr	r0, [pc, #108]	@ (800373c <MX_GPIO_Init+0x18c>)
 80036d0:	f000 fbe2 	bl	8003e98 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // CS idle high
 80036d4:	2201      	movs	r2, #1
 80036d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036da:	4818      	ldr	r0, [pc, #96]	@ (800373c <MX_GPIO_Init+0x18c>)
 80036dc:	f000 fd60 	bl	80041a0 <HAL_GPIO_WritePin>

  // 1. Enable the Clock for whichever port you are using (e.g., GPIOA)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e0:	2300      	movs	r3, #0
 80036e2:	607b      	str	r3, [r7, #4]
 80036e4:	4b12      	ldr	r3, [pc, #72]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e8:	4a11      	ldr	r2, [pc, #68]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <MX_GPIO_Init+0x180>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	607b      	str	r3, [r7, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]

  // 2. Configure Pin 1
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80036fc:	2302      	movs	r3, #2
 80036fe:	61fb      	str	r3, [r7, #28]
  //GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; // L3G4200D pulses high when ready
 8003700:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;         // The sensor drives this pin strongly
 8003706:	2300      	movs	r3, #0
 8003708:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370a:	f107 031c 	add.w	r3, r7, #28
 800370e:	4619      	mov	r1, r3
 8003710:	4808      	ldr	r0, [pc, #32]	@ (8003734 <MX_GPIO_Init+0x184>)
 8003712:	f000 fbc1 	bl	8003e98 <HAL_GPIO_Init>

  // 3. Set the priority for EXTI Line 1 (PA1 uses EXTI1)
  // We use 5 because it must be >= configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8003716:	2200      	movs	r2, #0
 8003718:	2105      	movs	r1, #5
 800371a:	2007      	movs	r0, #7
 800371c:	f000 fb92 	bl	8003e44 <HAL_NVIC_SetPriority>

  // 4. Enable the interrupt line
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003720:	2007      	movs	r0, #7
 8003722:	f000 fbab 	bl	8003e7c <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003726:	bf00      	nop
 8003728:	3730      	adds	r7, #48	@ 0x30
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	40020000 	.word	0x40020000
 8003738:	40020800 	.word	0x40020800
 800373c:	40020400 	.word	0x40020400

08003740 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003748:	2001      	movs	r0, #1
 800374a:	f002 fea7 	bl	800649c <osDelay>
 800374e:	e7fb      	b.n	8003748 <StartDefaultTask+0x8>

08003750 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a04      	ldr	r2, [pc, #16]	@ (8003770 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003762:	f000 fa73 	bl	8003c4c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	40010000 	.word	0x40010000

08003774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003778:	b672      	cpsid	i
}
 800377a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800377c:	bf00      	nop
 800377e:	e7fd      	b.n	800377c <Error_Handler+0x8>

08003780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	607b      	str	r3, [r7, #4]
 800378a:	4b12      	ldr	r3, [pc, #72]	@ (80037d4 <HAL_MspInit+0x54>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	4a11      	ldr	r2, [pc, #68]	@ (80037d4 <HAL_MspInit+0x54>)
 8003790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003794:	6453      	str	r3, [r2, #68]	@ 0x44
 8003796:	4b0f      	ldr	r3, [pc, #60]	@ (80037d4 <HAL_MspInit+0x54>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800379e:	607b      	str	r3, [r7, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	603b      	str	r3, [r7, #0]
 80037a6:	4b0b      	ldr	r3, [pc, #44]	@ (80037d4 <HAL_MspInit+0x54>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	4a0a      	ldr	r2, [pc, #40]	@ (80037d4 <HAL_MspInit+0x54>)
 80037ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037b2:	4b08      	ldr	r3, [pc, #32]	@ (80037d4 <HAL_MspInit+0x54>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	603b      	str	r3, [r7, #0]
 80037bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037be:	2200      	movs	r2, #0
 80037c0:	210f      	movs	r1, #15
 80037c2:	f06f 0001 	mvn.w	r0, #1
 80037c6:	f000 fb3d 	bl	8003e44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b08a      	sub	sp, #40	@ 0x28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f107 0314 	add.w	r3, r7, #20
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a28      	ldr	r2, [pc, #160]	@ (8003898 <HAL_SPI_MspInit+0xc0>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d14a      	bne.n	8003890 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	4b27      	ldr	r3, [pc, #156]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	4a26      	ldr	r2, [pc, #152]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003804:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003808:	6413      	str	r3, [r2, #64]	@ 0x40
 800380a:	4b24      	ldr	r3, [pc, #144]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003812:	613b      	str	r3, [r7, #16]
 8003814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	4b20      	ldr	r3, [pc, #128]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381e:	4a1f      	ldr	r2, [pc, #124]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6313      	str	r3, [r2, #48]	@ 0x30
 8003826:	4b1d      	ldr	r3, [pc, #116]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003832:	2300      	movs	r3, #0
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	4b19      	ldr	r3, [pc, #100]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383a:	4a18      	ldr	r2, [pc, #96]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 800383c:	f043 0304 	orr.w	r3, r3, #4
 8003840:	6313      	str	r3, [r2, #48]	@ 0x30
 8003842:	4b16      	ldr	r3, [pc, #88]	@ (800389c <HAL_SPI_MspInit+0xc4>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	f003 0304 	and.w	r3, r3, #4
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800384e:	2310      	movs	r3, #16
 8003850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003852:	2302      	movs	r3, #2
 8003854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800385a:	2303      	movs	r3, #3
 800385c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800385e:	2306      	movs	r3, #6
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003862:	f107 0314 	add.w	r3, r7, #20
 8003866:	4619      	mov	r1, r3
 8003868:	480d      	ldr	r0, [pc, #52]	@ (80038a0 <HAL_SPI_MspInit+0xc8>)
 800386a:	f000 fb15 	bl	8003e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800386e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003874:	2302      	movs	r3, #2
 8003876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003878:	2300      	movs	r3, #0
 800387a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800387c:	2303      	movs	r3, #3
 800387e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003880:	2306      	movs	r3, #6
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003884:	f107 0314 	add.w	r3, r7, #20
 8003888:	4619      	mov	r1, r3
 800388a:	4806      	ldr	r0, [pc, #24]	@ (80038a4 <HAL_SPI_MspInit+0xcc>)
 800388c:	f000 fb04 	bl	8003e98 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8003890:	bf00      	nop
 8003892:	3728      	adds	r7, #40	@ 0x28
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40003c00 	.word	0x40003c00
 800389c:	40023800 	.word	0x40023800
 80038a0:	40020000 	.word	0x40020000
 80038a4:	40020800 	.word	0x40020800

080038a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08a      	sub	sp, #40	@ 0x28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b0:	f107 0314 	add.w	r3, r7, #20
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	609a      	str	r2, [r3, #8]
 80038bc:	60da      	str	r2, [r3, #12]
 80038be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a19      	ldr	r2, [pc, #100]	@ (800392c <HAL_UART_MspInit+0x84>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d12b      	bne.n	8003922 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	613b      	str	r3, [r7, #16]
 80038ce:	4b18      	ldr	r3, [pc, #96]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	4a17      	ldr	r2, [pc, #92]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038da:	4b15      	ldr	r3, [pc, #84]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ee:	4a10      	ldr	r2, [pc, #64]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003930 <HAL_UART_MspInit+0x88>)
 80038f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003902:	230c      	movs	r3, #12
 8003904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003906:	2302      	movs	r3, #2
 8003908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390a:	2300      	movs	r3, #0
 800390c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390e:	2300      	movs	r3, #0
 8003910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003912:	2307      	movs	r3, #7
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003916:	f107 0314 	add.w	r3, r7, #20
 800391a:	4619      	mov	r1, r3
 800391c:	4805      	ldr	r0, [pc, #20]	@ (8003934 <HAL_UART_MspInit+0x8c>)
 800391e:	f000 fabb 	bl	8003e98 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003922:	bf00      	nop
 8003924:	3728      	adds	r7, #40	@ 0x28
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40004400 	.word	0x40004400
 8003930:	40023800 	.word	0x40023800
 8003934:	40020000 	.word	0x40020000

08003938 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	@ 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003948:	2300      	movs	r3, #0
 800394a:	60bb      	str	r3, [r7, #8]
 800394c:	4b2e      	ldr	r3, [pc, #184]	@ (8003a08 <HAL_InitTick+0xd0>)
 800394e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003950:	4a2d      	ldr	r2, [pc, #180]	@ (8003a08 <HAL_InitTick+0xd0>)
 8003952:	f043 0301 	orr.w	r3, r3, #1
 8003956:	6453      	str	r3, [r2, #68]	@ 0x44
 8003958:	4b2b      	ldr	r3, [pc, #172]	@ (8003a08 <HAL_InitTick+0xd0>)
 800395a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003964:	f107 020c 	add.w	r2, r7, #12
 8003968:	f107 0310 	add.w	r3, r7, #16
 800396c:	4611      	mov	r1, r2
 800396e:	4618      	mov	r0, r3
 8003970:	f001 f8e0 	bl	8004b34 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003974:	f001 f8ca 	bl	8004b0c <HAL_RCC_GetPCLK2Freq>
 8003978:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800397a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397c:	4a23      	ldr	r2, [pc, #140]	@ (8003a0c <HAL_InitTick+0xd4>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	0c9b      	lsrs	r3, r3, #18
 8003984:	3b01      	subs	r3, #1
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003988:	4b21      	ldr	r3, [pc, #132]	@ (8003a10 <HAL_InitTick+0xd8>)
 800398a:	4a22      	ldr	r2, [pc, #136]	@ (8003a14 <HAL_InitTick+0xdc>)
 800398c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800398e:	4b20      	ldr	r3, [pc, #128]	@ (8003a10 <HAL_InitTick+0xd8>)
 8003990:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003994:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003996:	4a1e      	ldr	r2, [pc, #120]	@ (8003a10 <HAL_InitTick+0xd8>)
 8003998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800399c:	4b1c      	ldr	r3, [pc, #112]	@ (8003a10 <HAL_InitTick+0xd8>)
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a10 <HAL_InitTick+0xd8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a8:	4b19      	ldr	r3, [pc, #100]	@ (8003a10 <HAL_InitTick+0xd8>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80039ae:	4818      	ldr	r0, [pc, #96]	@ (8003a10 <HAL_InitTick+0xd8>)
 80039b0:	f001 fd44 	bl	800543c <HAL_TIM_Base_Init>
 80039b4:	4603      	mov	r3, r0
 80039b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80039ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11b      	bne.n	80039fa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80039c2:	4813      	ldr	r0, [pc, #76]	@ (8003a10 <HAL_InitTick+0xd8>)
 80039c4:	f001 fd94 	bl	80054f0 <HAL_TIM_Base_Start_IT>
 80039c8:	4603      	mov	r3, r0
 80039ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80039ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d111      	bne.n	80039fa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80039d6:	2019      	movs	r0, #25
 80039d8:	f000 fa50 	bl	8003e7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	d808      	bhi.n	80039f4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80039e2:	2200      	movs	r2, #0
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	2019      	movs	r0, #25
 80039e8:	f000 fa2c 	bl	8003e44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80039ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003a18 <HAL_InitTick+0xe0>)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e002      	b.n	80039fa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80039fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3730      	adds	r7, #48	@ 0x30
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	431bde83 	.word	0x431bde83
 8003a10:	200003e0 	.word	0x200003e0
 8003a14:	40010000 	.word	0x40010000
 8003a18:	20000004 	.word	0x20000004

08003a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a20:	bf00      	nop
 8003a22:	e7fd      	b.n	8003a20 <NMI_Handler+0x4>

08003a24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a28:	bf00      	nop
 8003a2a:	e7fd      	b.n	8003a28 <HardFault_Handler+0x4>

08003a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <MemManage_Handler+0x4>

08003a34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a38:	bf00      	nop
 8003a3a:	e7fd      	b.n	8003a38 <BusFault_Handler+0x4>

08003a3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a40:	bf00      	nop
 8003a42:	e7fd      	b.n	8003a40 <UsageFault_Handler+0x4>

08003a44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a48:	bf00      	nop
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003a58:	4802      	ldr	r0, [pc, #8]	@ (8003a64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003a5a:	f001 fdab 	bl	80055b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	200003e0 	.word	0x200003e0

08003a68 <EXTI1_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003a6c:	2002      	movs	r0, #2
 8003a6e:	f000 fbb1 	bl	80041d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a76:	b480      	push	{r7}
 8003a78:	af00      	add	r7, sp, #0
  return 1;
 8003a7a:	2301      	movs	r3, #1
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <_kill>:

int _kill(int pid, int sig)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a90:	f007 fae2 	bl	800b058 <__errno>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2216      	movs	r2, #22
 8003a98:	601a      	str	r2, [r3, #0]
  return -1;
 8003a9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <_exit>:

void _exit (int status)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003aae:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7ff ffe7 	bl	8003a86 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ab8:	bf00      	nop
 8003aba:	e7fd      	b.n	8003ab8 <_exit+0x12>

08003abc <_close>:
  }
  return len;
}

int _close(int file)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ac4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ae4:	605a      	str	r2, [r3, #4]
  return 0;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <_isatty>:

int _isatty(int file)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003afc:	2301      	movs	r3, #1
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b085      	sub	sp, #20
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	60f8      	str	r0, [r7, #12]
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b2c:	4a14      	ldr	r2, [pc, #80]	@ (8003b80 <_sbrk+0x5c>)
 8003b2e:	4b15      	ldr	r3, [pc, #84]	@ (8003b84 <_sbrk+0x60>)
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b38:	4b13      	ldr	r3, [pc, #76]	@ (8003b88 <_sbrk+0x64>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d102      	bne.n	8003b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b40:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <_sbrk+0x64>)
 8003b42:	4a12      	ldr	r2, [pc, #72]	@ (8003b8c <_sbrk+0x68>)
 8003b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b46:	4b10      	ldr	r3, [pc, #64]	@ (8003b88 <_sbrk+0x64>)
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d207      	bcs.n	8003b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b54:	f007 fa80 	bl	800b058 <__errno>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	220c      	movs	r2, #12
 8003b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b62:	e009      	b.n	8003b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b64:	4b08      	ldr	r3, [pc, #32]	@ (8003b88 <_sbrk+0x64>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b6a:	4b07      	ldr	r3, [pc, #28]	@ (8003b88 <_sbrk+0x64>)
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4413      	add	r3, r2
 8003b72:	4a05      	ldr	r2, [pc, #20]	@ (8003b88 <_sbrk+0x64>)
 8003b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b76:	68fb      	ldr	r3, [r7, #12]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3718      	adds	r7, #24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20018000 	.word	0x20018000
 8003b84:	00000400 	.word	0x00000400
 8003b88:	20000428 	.word	0x20000428
 8003b8c:	20004f60 	.word	0x20004f60

08003b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b94:	4b06      	ldr	r3, [pc, #24]	@ (8003bb0 <SystemInit+0x20>)
 8003b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b9a:	4a05      	ldr	r2, [pc, #20]	@ (8003bb0 <SystemInit+0x20>)
 8003b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ba4:	bf00      	nop
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	e000ed00 	.word	0xe000ed00

08003bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003bec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003bb8:	f7ff ffea 	bl	8003b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bbc:	480c      	ldr	r0, [pc, #48]	@ (8003bf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003bbe:	490d      	ldr	r1, [pc, #52]	@ (8003bf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8003bf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bc4:	e002      	b.n	8003bcc <LoopCopyDataInit>

08003bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bca:	3304      	adds	r3, #4

08003bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bd0:	d3f9      	bcc.n	8003bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003bfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8003c00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bd8:	e001      	b.n	8003bde <LoopFillZerobss>

08003bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bdc:	3204      	adds	r2, #4

08003bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003be0:	d3fb      	bcc.n	8003bda <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003be2:	f007 fa3f 	bl	800b064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003be6:	f7ff fbef 	bl	80033c8 <main>
  bx  lr    
 8003bea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bf4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003bf8:	0800d594 	.word	0x0800d594
  ldr r2, =_sbss
 8003bfc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003c00:	20004f5c 	.word	0x20004f5c

08003c04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c04:	e7fe      	b.n	8003c04 <ADC_IRQHandler>
	...

08003c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003c48 <HAL_Init+0x40>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a0d      	ldr	r2, [pc, #52]	@ (8003c48 <HAL_Init+0x40>)
 8003c12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c18:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <HAL_Init+0x40>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c48 <HAL_Init+0x40>)
 8003c1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c24:	4b08      	ldr	r3, [pc, #32]	@ (8003c48 <HAL_Init+0x40>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a07      	ldr	r2, [pc, #28]	@ (8003c48 <HAL_Init+0x40>)
 8003c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c30:	2003      	movs	r0, #3
 8003c32:	f000 f8fc 	bl	8003e2e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c36:	200f      	movs	r0, #15
 8003c38:	f7ff fe7e 	bl	8003938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c3c:	f7ff fda0 	bl	8003780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40023c00 	.word	0x40023c00

08003c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c50:	4b06      	ldr	r3, [pc, #24]	@ (8003c6c <HAL_IncTick+0x20>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <HAL_IncTick+0x24>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	4a04      	ldr	r2, [pc, #16]	@ (8003c70 <HAL_IncTick+0x24>)
 8003c5e:	6013      	str	r3, [r2, #0]
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	20000008 	.word	0x20000008
 8003c70:	2000042c 	.word	0x2000042c

08003c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  return uwTick;
 8003c78:	4b03      	ldr	r3, [pc, #12]	@ (8003c88 <HAL_GetTick+0x14>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	2000042c 	.word	0x2000042c

08003c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c94:	f7ff ffee 	bl	8003c74 <HAL_GetTick>
 8003c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ca4:	d005      	beq.n	8003cb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd0 <HAL_Delay+0x44>)
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4413      	add	r3, r2
 8003cb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cb2:	bf00      	nop
 8003cb4:	f7ff ffde 	bl	8003c74 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d8f7      	bhi.n	8003cb4 <HAL_Delay+0x28>
  {
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000008 	.word	0x20000008

08003cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d18 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d06:	4a04      	ldr	r2, [pc, #16]	@ (8003d18 <__NVIC_SetPriorityGrouping+0x44>)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	60d3      	str	r3, [r2, #12]
}
 8003d0c:	bf00      	nop
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	e000ed00 	.word	0xe000ed00

08003d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d20:	4b04      	ldr	r3, [pc, #16]	@ (8003d34 <__NVIC_GetPriorityGrouping+0x18>)
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	0a1b      	lsrs	r3, r3, #8
 8003d26:	f003 0307 	and.w	r3, r3, #7
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	e000ed00 	.word	0xe000ed00

08003d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	db0b      	blt.n	8003d62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	f003 021f 	and.w	r2, r3, #31
 8003d50:	4907      	ldr	r1, [pc, #28]	@ (8003d70 <__NVIC_EnableIRQ+0x38>)
 8003d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d56:	095b      	lsrs	r3, r3, #5
 8003d58:	2001      	movs	r0, #1
 8003d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	e000e100 	.word	0xe000e100

08003d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	6039      	str	r1, [r7, #0]
 8003d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	db0a      	blt.n	8003d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	490c      	ldr	r1, [pc, #48]	@ (8003dc0 <__NVIC_SetPriority+0x4c>)
 8003d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d92:	0112      	lsls	r2, r2, #4
 8003d94:	b2d2      	uxtb	r2, r2
 8003d96:	440b      	add	r3, r1
 8003d98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d9c:	e00a      	b.n	8003db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	4908      	ldr	r1, [pc, #32]	@ (8003dc4 <__NVIC_SetPriority+0x50>)
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	f003 030f 	and.w	r3, r3, #15
 8003daa:	3b04      	subs	r3, #4
 8003dac:	0112      	lsls	r2, r2, #4
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	440b      	add	r3, r1
 8003db2:	761a      	strb	r2, [r3, #24]
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	e000e100 	.word	0xe000e100
 8003dc4:	e000ed00 	.word	0xe000ed00

08003dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b089      	sub	sp, #36	@ 0x24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f1c3 0307 	rsb	r3, r3, #7
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	bf28      	it	cs
 8003de6:	2304      	movcs	r3, #4
 8003de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	3304      	adds	r3, #4
 8003dee:	2b06      	cmp	r3, #6
 8003df0:	d902      	bls.n	8003df8 <NVIC_EncodePriority+0x30>
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3b03      	subs	r3, #3
 8003df6:	e000      	b.n	8003dfa <NVIC_EncodePriority+0x32>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	43da      	mvns	r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	401a      	ands	r2, r3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e10:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	fa01 f303 	lsl.w	r3, r1, r3
 8003e1a:	43d9      	mvns	r1, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e20:	4313      	orrs	r3, r2
         );
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3724      	adds	r7, #36	@ 0x24
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b082      	sub	sp, #8
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff ff4c 	bl	8003cd4 <__NVIC_SetPriorityGrouping>
}
 8003e3c:	bf00      	nop
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
 8003e50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e56:	f7ff ff61 	bl	8003d1c <__NVIC_GetPriorityGrouping>
 8003e5a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	68b9      	ldr	r1, [r7, #8]
 8003e60:	6978      	ldr	r0, [r7, #20]
 8003e62:	f7ff ffb1 	bl	8003dc8 <NVIC_EncodePriority>
 8003e66:	4602      	mov	r2, r0
 8003e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff ff80 	bl	8003d74 <__NVIC_SetPriority>
}
 8003e74:	bf00      	nop
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff ff54 	bl	8003d38 <__NVIC_EnableIRQ>
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b089      	sub	sp, #36	@ 0x24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	e159      	b.n	8004168 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	f040 8148 	bne.w	8004162 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d005      	beq.n	8003eea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d130      	bne.n	8003f4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43db      	mvns	r3, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4013      	ands	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f20:	2201      	movs	r2, #1
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	091b      	lsrs	r3, r3, #4
 8003f36:	f003 0201 	and.w	r2, r3, #1
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 0303 	and.w	r3, r3, #3
 8003f54:	2b03      	cmp	r3, #3
 8003f56:	d017      	beq.n	8003f88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	2203      	movs	r2, #3
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d123      	bne.n	8003fdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	08da      	lsrs	r2, r3, #3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3208      	adds	r2, #8
 8003f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	220f      	movs	r2, #15
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	691a      	ldr	r2, [r3, #16]
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	08da      	lsrs	r2, r3, #3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3208      	adds	r2, #8
 8003fd6:	69b9      	ldr	r1, [r7, #24]
 8003fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	2203      	movs	r2, #3
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	43db      	mvns	r3, r3
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 0203 	and.w	r2, r3, #3
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	69ba      	ldr	r2, [r7, #24]
 8004006:	4313      	orrs	r3, r2
 8004008:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80a2 	beq.w	8004162 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	4b57      	ldr	r3, [pc, #348]	@ (8004180 <HAL_GPIO_Init+0x2e8>)
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	4a56      	ldr	r2, [pc, #344]	@ (8004180 <HAL_GPIO_Init+0x2e8>)
 8004028:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800402c:	6453      	str	r3, [r2, #68]	@ 0x44
 800402e:	4b54      	ldr	r3, [pc, #336]	@ (8004180 <HAL_GPIO_Init+0x2e8>)
 8004030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800403a:	4a52      	ldr	r2, [pc, #328]	@ (8004184 <HAL_GPIO_Init+0x2ec>)
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	089b      	lsrs	r3, r3, #2
 8004040:	3302      	adds	r3, #2
 8004042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004046:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	220f      	movs	r2, #15
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43db      	mvns	r3, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4013      	ands	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a49      	ldr	r2, [pc, #292]	@ (8004188 <HAL_GPIO_Init+0x2f0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d019      	beq.n	800409a <HAL_GPIO_Init+0x202>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a48      	ldr	r2, [pc, #288]	@ (800418c <HAL_GPIO_Init+0x2f4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_GPIO_Init+0x1fe>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a47      	ldr	r2, [pc, #284]	@ (8004190 <HAL_GPIO_Init+0x2f8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00d      	beq.n	8004092 <HAL_GPIO_Init+0x1fa>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a46      	ldr	r2, [pc, #280]	@ (8004194 <HAL_GPIO_Init+0x2fc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d007      	beq.n	800408e <HAL_GPIO_Init+0x1f6>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a45      	ldr	r2, [pc, #276]	@ (8004198 <HAL_GPIO_Init+0x300>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d101      	bne.n	800408a <HAL_GPIO_Init+0x1f2>
 8004086:	2304      	movs	r3, #4
 8004088:	e008      	b.n	800409c <HAL_GPIO_Init+0x204>
 800408a:	2307      	movs	r3, #7
 800408c:	e006      	b.n	800409c <HAL_GPIO_Init+0x204>
 800408e:	2303      	movs	r3, #3
 8004090:	e004      	b.n	800409c <HAL_GPIO_Init+0x204>
 8004092:	2302      	movs	r3, #2
 8004094:	e002      	b.n	800409c <HAL_GPIO_Init+0x204>
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <HAL_GPIO_Init+0x204>
 800409a:	2300      	movs	r3, #0
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	f002 0203 	and.w	r2, r2, #3
 80040a2:	0092      	lsls	r2, r2, #2
 80040a4:	4093      	lsls	r3, r2
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040ac:	4935      	ldr	r1, [pc, #212]	@ (8004184 <HAL_GPIO_Init+0x2ec>)
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	089b      	lsrs	r3, r3, #2
 80040b2:	3302      	adds	r3, #2
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040ba:	4b38      	ldr	r3, [pc, #224]	@ (800419c <HAL_GPIO_Init+0x304>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	43db      	mvns	r3, r3
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4013      	ands	r3, r2
 80040c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	4313      	orrs	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040de:	4a2f      	ldr	r2, [pc, #188]	@ (800419c <HAL_GPIO_Init+0x304>)
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040e4:	4b2d      	ldr	r3, [pc, #180]	@ (800419c <HAL_GPIO_Init+0x304>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	43db      	mvns	r3, r3
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	4013      	ands	r3, r2
 80040f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004108:	4a24      	ldr	r2, [pc, #144]	@ (800419c <HAL_GPIO_Init+0x304>)
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800410e:	4b23      	ldr	r3, [pc, #140]	@ (800419c <HAL_GPIO_Init+0x304>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	43db      	mvns	r3, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4013      	ands	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004132:	4a1a      	ldr	r2, [pc, #104]	@ (800419c <HAL_GPIO_Init+0x304>)
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004138:	4b18      	ldr	r3, [pc, #96]	@ (800419c <HAL_GPIO_Init+0x304>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	43db      	mvns	r3, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4013      	ands	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800415c:	4a0f      	ldr	r2, [pc, #60]	@ (800419c <HAL_GPIO_Init+0x304>)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	3301      	adds	r3, #1
 8004166:	61fb      	str	r3, [r7, #28]
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	f67f aea2 	bls.w	8003eb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	3724      	adds	r7, #36	@ 0x24
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40023800 	.word	0x40023800
 8004184:	40013800 	.word	0x40013800
 8004188:	40020000 	.word	0x40020000
 800418c:	40020400 	.word	0x40020400
 8004190:	40020800 	.word	0x40020800
 8004194:	40020c00 	.word	0x40020c00
 8004198:	40021000 	.word	0x40021000
 800419c:	40013c00 	.word	0x40013c00

080041a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	460b      	mov	r3, r1
 80041aa:	807b      	strh	r3, [r7, #2]
 80041ac:	4613      	mov	r3, r2
 80041ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041b0:	787b      	ldrb	r3, [r7, #1]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041b6:	887a      	ldrh	r2, [r7, #2]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041bc:	e003      	b.n	80041c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041be:	887b      	ldrh	r3, [r7, #2]
 80041c0:	041a      	lsls	r2, r3, #16
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	619a      	str	r2, [r3, #24]
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
	...

080041d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041de:	4b08      	ldr	r3, [pc, #32]	@ (8004200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	88fb      	ldrh	r3, [r7, #6]
 80041e4:	4013      	ands	r3, r2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d006      	beq.n	80041f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041ea:	4a05      	ldr	r2, [pc, #20]	@ (8004200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041f0:	88fb      	ldrh	r3, [r7, #6]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fd f84c 	bl	8001290 <HAL_GPIO_EXTI_Callback>
  }
}
 80041f8:	bf00      	nop
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40013c00 	.word	0x40013c00

08004204 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e267      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d075      	beq.n	800430e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004222:	4b88      	ldr	r3, [pc, #544]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f003 030c 	and.w	r3, r3, #12
 800422a:	2b04      	cmp	r3, #4
 800422c:	d00c      	beq.n	8004248 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800422e:	4b85      	ldr	r3, [pc, #532]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004236:	2b08      	cmp	r3, #8
 8004238:	d112      	bne.n	8004260 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800423a:	4b82      	ldr	r3, [pc, #520]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004242:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004246:	d10b      	bne.n	8004260 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004248:	4b7e      	ldr	r3, [pc, #504]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d05b      	beq.n	800430c <HAL_RCC_OscConfig+0x108>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d157      	bne.n	800430c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e242      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004268:	d106      	bne.n	8004278 <HAL_RCC_OscConfig+0x74>
 800426a:	4b76      	ldr	r3, [pc, #472]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a75      	ldr	r2, [pc, #468]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004274:	6013      	str	r3, [r2, #0]
 8004276:	e01d      	b.n	80042b4 <HAL_RCC_OscConfig+0xb0>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004280:	d10c      	bne.n	800429c <HAL_RCC_OscConfig+0x98>
 8004282:	4b70      	ldr	r3, [pc, #448]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a6f      	ldr	r2, [pc, #444]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004288:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800428c:	6013      	str	r3, [r2, #0]
 800428e:	4b6d      	ldr	r3, [pc, #436]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a6c      	ldr	r2, [pc, #432]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	e00b      	b.n	80042b4 <HAL_RCC_OscConfig+0xb0>
 800429c:	4b69      	ldr	r3, [pc, #420]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a68      	ldr	r2, [pc, #416]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80042a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	4b66      	ldr	r3, [pc, #408]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a65      	ldr	r2, [pc, #404]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80042ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d013      	beq.n	80042e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042bc:	f7ff fcda 	bl	8003c74 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c4:	f7ff fcd6 	bl	8003c74 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b64      	cmp	r3, #100	@ 0x64
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e207      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0f0      	beq.n	80042c4 <HAL_RCC_OscConfig+0xc0>
 80042e2:	e014      	b.n	800430e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e4:	f7ff fcc6 	bl	8003c74 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042ec:	f7ff fcc2 	bl	8003c74 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b64      	cmp	r3, #100	@ 0x64
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e1f3      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042fe:	4b51      	ldr	r3, [pc, #324]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1f0      	bne.n	80042ec <HAL_RCC_OscConfig+0xe8>
 800430a:	e000      	b.n	800430e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800430c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d063      	beq.n	80043e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800431a:	4b4a      	ldr	r3, [pc, #296]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 030c 	and.w	r3, r3, #12
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00b      	beq.n	800433e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004326:	4b47      	ldr	r3, [pc, #284]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800432e:	2b08      	cmp	r3, #8
 8004330:	d11c      	bne.n	800436c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004332:	4b44      	ldr	r3, [pc, #272]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d116      	bne.n	800436c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800433e:	4b41      	ldr	r3, [pc, #260]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d005      	beq.n	8004356 <HAL_RCC_OscConfig+0x152>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	2b01      	cmp	r3, #1
 8004350:	d001      	beq.n	8004356 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e1c7      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004356:	4b3b      	ldr	r3, [pc, #236]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	4937      	ldr	r1, [pc, #220]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004366:	4313      	orrs	r3, r2
 8004368:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800436a:	e03a      	b.n	80043e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d020      	beq.n	80043b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004374:	4b34      	ldr	r3, [pc, #208]	@ (8004448 <HAL_RCC_OscConfig+0x244>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437a:	f7ff fc7b 	bl	8003c74 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004382:	f7ff fc77 	bl	8003c74 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e1a8      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004394:	4b2b      	ldr	r3, [pc, #172]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0f0      	beq.n	8004382 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a0:	4b28      	ldr	r3, [pc, #160]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	4925      	ldr	r1, [pc, #148]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	600b      	str	r3, [r1, #0]
 80043b4:	e015      	b.n	80043e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043b6:	4b24      	ldr	r3, [pc, #144]	@ (8004448 <HAL_RCC_OscConfig+0x244>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043bc:	f7ff fc5a 	bl	8003c74 <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043c4:	f7ff fc56 	bl	8003c74 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e187      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1f0      	bne.n	80043c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0308 	and.w	r3, r3, #8
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d036      	beq.n	800445c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d016      	beq.n	8004424 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043f6:	4b15      	ldr	r3, [pc, #84]	@ (800444c <HAL_RCC_OscConfig+0x248>)
 80043f8:	2201      	movs	r2, #1
 80043fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fc:	f7ff fc3a 	bl	8003c74 <HAL_GetTick>
 8004400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004402:	e008      	b.n	8004416 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004404:	f7ff fc36 	bl	8003c74 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	2b02      	cmp	r3, #2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e167      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004416:	4b0b      	ldr	r3, [pc, #44]	@ (8004444 <HAL_RCC_OscConfig+0x240>)
 8004418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d0f0      	beq.n	8004404 <HAL_RCC_OscConfig+0x200>
 8004422:	e01b      	b.n	800445c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004424:	4b09      	ldr	r3, [pc, #36]	@ (800444c <HAL_RCC_OscConfig+0x248>)
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800442a:	f7ff fc23 	bl	8003c74 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004430:	e00e      	b.n	8004450 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004432:	f7ff fc1f 	bl	8003c74 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d907      	bls.n	8004450 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e150      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
 8004444:	40023800 	.word	0x40023800
 8004448:	42470000 	.word	0x42470000
 800444c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004450:	4b88      	ldr	r3, [pc, #544]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1ea      	bne.n	8004432 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 8097 	beq.w	8004598 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800446a:	2300      	movs	r3, #0
 800446c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800446e:	4b81      	ldr	r3, [pc, #516]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10f      	bne.n	800449a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800447a:	2300      	movs	r3, #0
 800447c:	60bb      	str	r3, [r7, #8]
 800447e:	4b7d      	ldr	r3, [pc, #500]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	4a7c      	ldr	r2, [pc, #496]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004488:	6413      	str	r3, [r2, #64]	@ 0x40
 800448a:	4b7a      	ldr	r3, [pc, #488]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800448c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004492:	60bb      	str	r3, [r7, #8]
 8004494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004496:	2301      	movs	r3, #1
 8004498:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449a:	4b77      	ldr	r3, [pc, #476]	@ (8004678 <HAL_RCC_OscConfig+0x474>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d118      	bne.n	80044d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044a6:	4b74      	ldr	r3, [pc, #464]	@ (8004678 <HAL_RCC_OscConfig+0x474>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a73      	ldr	r2, [pc, #460]	@ (8004678 <HAL_RCC_OscConfig+0x474>)
 80044ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044b2:	f7ff fbdf 	bl	8003c74 <HAL_GetTick>
 80044b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b8:	e008      	b.n	80044cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ba:	f7ff fbdb 	bl	8003c74 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e10c      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004678 <HAL_RCC_OscConfig+0x474>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0f0      	beq.n	80044ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d106      	bne.n	80044ee <HAL_RCC_OscConfig+0x2ea>
 80044e0:	4b64      	ldr	r3, [pc, #400]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	4a63      	ldr	r2, [pc, #396]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80044ec:	e01c      	b.n	8004528 <HAL_RCC_OscConfig+0x324>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	2b05      	cmp	r3, #5
 80044f4:	d10c      	bne.n	8004510 <HAL_RCC_OscConfig+0x30c>
 80044f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80044fc:	f043 0304 	orr.w	r3, r3, #4
 8004500:	6713      	str	r3, [r2, #112]	@ 0x70
 8004502:	4b5c      	ldr	r3, [pc, #368]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004506:	4a5b      	ldr	r2, [pc, #364]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004508:	f043 0301 	orr.w	r3, r3, #1
 800450c:	6713      	str	r3, [r2, #112]	@ 0x70
 800450e:	e00b      	b.n	8004528 <HAL_RCC_OscConfig+0x324>
 8004510:	4b58      	ldr	r3, [pc, #352]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004514:	4a57      	ldr	r2, [pc, #348]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004516:	f023 0301 	bic.w	r3, r3, #1
 800451a:	6713      	str	r3, [r2, #112]	@ 0x70
 800451c:	4b55      	ldr	r3, [pc, #340]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800451e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004520:	4a54      	ldr	r2, [pc, #336]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004522:	f023 0304 	bic.w	r3, r3, #4
 8004526:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d015      	beq.n	800455c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004530:	f7ff fba0 	bl	8003c74 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004536:	e00a      	b.n	800454e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004538:	f7ff fb9c 	bl	8003c74 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004546:	4293      	cmp	r3, r2
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e0cb      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454e:	4b49      	ldr	r3, [pc, #292]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0ee      	beq.n	8004538 <HAL_RCC_OscConfig+0x334>
 800455a:	e014      	b.n	8004586 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455c:	f7ff fb8a 	bl	8003c74 <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004562:	e00a      	b.n	800457a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004564:	f7ff fb86 	bl	8003c74 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004572:	4293      	cmp	r3, r2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e0b5      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800457a:	4b3e      	ldr	r3, [pc, #248]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1ee      	bne.n	8004564 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004586:	7dfb      	ldrb	r3, [r7, #23]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d105      	bne.n	8004598 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800458c:	4b39      	ldr	r3, [pc, #228]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800458e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004590:	4a38      	ldr	r2, [pc, #224]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004596:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 80a1 	beq.w	80046e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045a2:	4b34      	ldr	r3, [pc, #208]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f003 030c 	and.w	r3, r3, #12
 80045aa:	2b08      	cmp	r3, #8
 80045ac:	d05c      	beq.n	8004668 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d141      	bne.n	800463a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b6:	4b31      	ldr	r3, [pc, #196]	@ (800467c <HAL_RCC_OscConfig+0x478>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045bc:	f7ff fb5a 	bl	8003c74 <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c4:	f7ff fb56 	bl	8003c74 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e087      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045d6:	4b27      	ldr	r3, [pc, #156]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1f0      	bne.n	80045c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69da      	ldr	r2, [r3, #28]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f0:	019b      	lsls	r3, r3, #6
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f8:	085b      	lsrs	r3, r3, #1
 80045fa:	3b01      	subs	r3, #1
 80045fc:	041b      	lsls	r3, r3, #16
 80045fe:	431a      	orrs	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004604:	061b      	lsls	r3, r3, #24
 8004606:	491b      	ldr	r1, [pc, #108]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 8004608:	4313      	orrs	r3, r2
 800460a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800460c:	4b1b      	ldr	r3, [pc, #108]	@ (800467c <HAL_RCC_OscConfig+0x478>)
 800460e:	2201      	movs	r2, #1
 8004610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004612:	f7ff fb2f 	bl	8003c74 <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004618:	e008      	b.n	800462c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800461a:	f7ff fb2b 	bl	8003c74 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e05c      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800462c:	4b11      	ldr	r3, [pc, #68]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0f0      	beq.n	800461a <HAL_RCC_OscConfig+0x416>
 8004638:	e054      	b.n	80046e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800463a:	4b10      	ldr	r3, [pc, #64]	@ (800467c <HAL_RCC_OscConfig+0x478>)
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004640:	f7ff fb18 	bl	8003c74 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004648:	f7ff fb14 	bl	8003c74 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e045      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800465a:	4b06      	ldr	r3, [pc, #24]	@ (8004674 <HAL_RCC_OscConfig+0x470>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f0      	bne.n	8004648 <HAL_RCC_OscConfig+0x444>
 8004666:	e03d      	b.n	80046e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d107      	bne.n	8004680 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e038      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
 8004674:	40023800 	.word	0x40023800
 8004678:	40007000 	.word	0x40007000
 800467c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004680:	4b1b      	ldr	r3, [pc, #108]	@ (80046f0 <HAL_RCC_OscConfig+0x4ec>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d028      	beq.n	80046e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004698:	429a      	cmp	r2, r3
 800469a:	d121      	bne.n	80046e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d11a      	bne.n	80046e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046b0:	4013      	ands	r3, r2
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d111      	bne.n	80046e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c6:	085b      	lsrs	r3, r3, #1
 80046c8:	3b01      	subs	r3, #1
 80046ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d107      	bne.n	80046e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046dc:	429a      	cmp	r2, r3
 80046de:	d001      	beq.n	80046e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3718      	adds	r7, #24
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40023800 	.word	0x40023800

080046f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0cc      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004708:	4b68      	ldr	r3, [pc, #416]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	d90c      	bls.n	8004730 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004716:	4b65      	ldr	r3, [pc, #404]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b63      	ldr	r3, [pc, #396]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d001      	beq.n	8004730 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0b8      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d020      	beq.n	800477e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004748:	4b59      	ldr	r3, [pc, #356]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	4a58      	ldr	r2, [pc, #352]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 800474e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004752:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0308 	and.w	r3, r3, #8
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004760:	4b53      	ldr	r3, [pc, #332]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	4a52      	ldr	r2, [pc, #328]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800476a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800476c:	4b50      	ldr	r3, [pc, #320]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	494d      	ldr	r1, [pc, #308]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 800477a:	4313      	orrs	r3, r2
 800477c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d044      	beq.n	8004814 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d107      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004792:	4b47      	ldr	r3, [pc, #284]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d119      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e07f      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d003      	beq.n	80047b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d107      	bne.n	80047c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047b2:	4b3f      	ldr	r3, [pc, #252]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e06f      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c2:	4b3b      	ldr	r3, [pc, #236]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e067      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047d2:	4b37      	ldr	r3, [pc, #220]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f023 0203 	bic.w	r2, r3, #3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	4934      	ldr	r1, [pc, #208]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047e4:	f7ff fa46 	bl	8003c74 <HAL_GetTick>
 80047e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ec:	f7ff fa42 	bl	8003c74 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e04f      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004802:	4b2b      	ldr	r3, [pc, #172]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f003 020c 	and.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	429a      	cmp	r2, r3
 8004812:	d1eb      	bne.n	80047ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004814:	4b25      	ldr	r3, [pc, #148]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d20c      	bcs.n	800483c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004822:	4b22      	ldr	r3, [pc, #136]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800482a:	4b20      	ldr	r3, [pc, #128]	@ (80048ac <HAL_RCC_ClockConfig+0x1b8>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0307 	and.w	r3, r3, #7
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d001      	beq.n	800483c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e032      	b.n	80048a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004848:	4b19      	ldr	r3, [pc, #100]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	4916      	ldr	r1, [pc, #88]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	4313      	orrs	r3, r2
 8004858:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0308 	and.w	r3, r3, #8
 8004862:	2b00      	cmp	r3, #0
 8004864:	d009      	beq.n	800487a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004866:	4b12      	ldr	r3, [pc, #72]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	490e      	ldr	r1, [pc, #56]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004876:	4313      	orrs	r3, r2
 8004878:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800487a:	f000 f821 	bl	80048c0 <HAL_RCC_GetSysClockFreq>
 800487e:	4602      	mov	r2, r0
 8004880:	4b0b      	ldr	r3, [pc, #44]	@ (80048b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	091b      	lsrs	r3, r3, #4
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	490a      	ldr	r1, [pc, #40]	@ (80048b4 <HAL_RCC_ClockConfig+0x1c0>)
 800488c:	5ccb      	ldrb	r3, [r1, r3]
 800488e:	fa22 f303 	lsr.w	r3, r2, r3
 8004892:	4a09      	ldr	r2, [pc, #36]	@ (80048b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004894:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004896:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <HAL_RCC_ClockConfig+0x1c8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff f84c 	bl	8003938 <HAL_InitTick>

  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	40023c00 	.word	0x40023c00
 80048b0:	40023800 	.word	0x40023800
 80048b4:	0800d1a8 	.word	0x0800d1a8
 80048b8:	20000000 	.word	0x20000000
 80048bc:	20000004 	.word	0x20000004

080048c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048c4:	b094      	sub	sp, #80	@ 0x50
 80048c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048d8:	4b79      	ldr	r3, [pc, #484]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f003 030c 	and.w	r3, r3, #12
 80048e0:	2b08      	cmp	r3, #8
 80048e2:	d00d      	beq.n	8004900 <HAL_RCC_GetSysClockFreq+0x40>
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	f200 80e1 	bhi.w	8004aac <HAL_RCC_GetSysClockFreq+0x1ec>
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d002      	beq.n	80048f4 <HAL_RCC_GetSysClockFreq+0x34>
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	d003      	beq.n	80048fa <HAL_RCC_GetSysClockFreq+0x3a>
 80048f2:	e0db      	b.n	8004aac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048f4:	4b73      	ldr	r3, [pc, #460]	@ (8004ac4 <HAL_RCC_GetSysClockFreq+0x204>)
 80048f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f8:	e0db      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048fa:	4b73      	ldr	r3, [pc, #460]	@ (8004ac8 <HAL_RCC_GetSysClockFreq+0x208>)
 80048fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048fe:	e0d8      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004900:	4b6f      	ldr	r3, [pc, #444]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004908:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800490a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d063      	beq.n	80049de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004916:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	099b      	lsrs	r3, r3, #6
 800491c:	2200      	movs	r2, #0
 800491e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004920:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004928:	633b      	str	r3, [r7, #48]	@ 0x30
 800492a:	2300      	movs	r3, #0
 800492c:	637b      	str	r3, [r7, #52]	@ 0x34
 800492e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004932:	4622      	mov	r2, r4
 8004934:	462b      	mov	r3, r5
 8004936:	f04f 0000 	mov.w	r0, #0
 800493a:	f04f 0100 	mov.w	r1, #0
 800493e:	0159      	lsls	r1, r3, #5
 8004940:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004944:	0150      	lsls	r0, r2, #5
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4621      	mov	r1, r4
 800494c:	1a51      	subs	r1, r2, r1
 800494e:	6139      	str	r1, [r7, #16]
 8004950:	4629      	mov	r1, r5
 8004952:	eb63 0301 	sbc.w	r3, r3, r1
 8004956:	617b      	str	r3, [r7, #20]
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004964:	4659      	mov	r1, fp
 8004966:	018b      	lsls	r3, r1, #6
 8004968:	4651      	mov	r1, sl
 800496a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800496e:	4651      	mov	r1, sl
 8004970:	018a      	lsls	r2, r1, #6
 8004972:	4651      	mov	r1, sl
 8004974:	ebb2 0801 	subs.w	r8, r2, r1
 8004978:	4659      	mov	r1, fp
 800497a:	eb63 0901 	sbc.w	r9, r3, r1
 800497e:	f04f 0200 	mov.w	r2, #0
 8004982:	f04f 0300 	mov.w	r3, #0
 8004986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800498a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800498e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004992:	4690      	mov	r8, r2
 8004994:	4699      	mov	r9, r3
 8004996:	4623      	mov	r3, r4
 8004998:	eb18 0303 	adds.w	r3, r8, r3
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	462b      	mov	r3, r5
 80049a0:	eb49 0303 	adc.w	r3, r9, r3
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	f04f 0200 	mov.w	r2, #0
 80049aa:	f04f 0300 	mov.w	r3, #0
 80049ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049b2:	4629      	mov	r1, r5
 80049b4:	024b      	lsls	r3, r1, #9
 80049b6:	4621      	mov	r1, r4
 80049b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049bc:	4621      	mov	r1, r4
 80049be:	024a      	lsls	r2, r1, #9
 80049c0:	4610      	mov	r0, r2
 80049c2:	4619      	mov	r1, r3
 80049c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049c6:	2200      	movs	r2, #0
 80049c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049d0:	f7fc f8f2 	bl	8000bb8 <__aeabi_uldivmod>
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	4613      	mov	r3, r2
 80049da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049dc:	e058      	b.n	8004a90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049de:	4b38      	ldr	r3, [pc, #224]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	099b      	lsrs	r3, r3, #6
 80049e4:	2200      	movs	r2, #0
 80049e6:	4618      	mov	r0, r3
 80049e8:	4611      	mov	r1, r2
 80049ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80049ee:	623b      	str	r3, [r7, #32]
 80049f0:	2300      	movs	r3, #0
 80049f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049f8:	4642      	mov	r2, r8
 80049fa:	464b      	mov	r3, r9
 80049fc:	f04f 0000 	mov.w	r0, #0
 8004a00:	f04f 0100 	mov.w	r1, #0
 8004a04:	0159      	lsls	r1, r3, #5
 8004a06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a0a:	0150      	lsls	r0, r2, #5
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	4641      	mov	r1, r8
 8004a12:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a16:	4649      	mov	r1, r9
 8004a18:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a30:	ebb2 040a 	subs.w	r4, r2, sl
 8004a34:	eb63 050b 	sbc.w	r5, r3, fp
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	00eb      	lsls	r3, r5, #3
 8004a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a46:	00e2      	lsls	r2, r4, #3
 8004a48:	4614      	mov	r4, r2
 8004a4a:	461d      	mov	r5, r3
 8004a4c:	4643      	mov	r3, r8
 8004a4e:	18e3      	adds	r3, r4, r3
 8004a50:	603b      	str	r3, [r7, #0]
 8004a52:	464b      	mov	r3, r9
 8004a54:	eb45 0303 	adc.w	r3, r5, r3
 8004a58:	607b      	str	r3, [r7, #4]
 8004a5a:	f04f 0200 	mov.w	r2, #0
 8004a5e:	f04f 0300 	mov.w	r3, #0
 8004a62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a66:	4629      	mov	r1, r5
 8004a68:	028b      	lsls	r3, r1, #10
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a70:	4621      	mov	r1, r4
 8004a72:	028a      	lsls	r2, r1, #10
 8004a74:	4610      	mov	r0, r2
 8004a76:	4619      	mov	r1, r3
 8004a78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	61fa      	str	r2, [r7, #28]
 8004a80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a84:	f7fc f898 	bl	8000bb8 <__aeabi_uldivmod>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a90:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	0c1b      	lsrs	r3, r3, #16
 8004a96:	f003 0303 	and.w	r3, r3, #3
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	005b      	lsls	r3, r3, #1
 8004a9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004aa0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aaa:	e002      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aac:	4b05      	ldr	r3, [pc, #20]	@ (8004ac4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ab0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3750      	adds	r7, #80	@ 0x50
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004abe:	bf00      	nop
 8004ac0:	40023800 	.word	0x40023800
 8004ac4:	00f42400 	.word	0x00f42400
 8004ac8:	007a1200 	.word	0x007a1200

08004acc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ad0:	4b03      	ldr	r3, [pc, #12]	@ (8004ae0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	20000000 	.word	0x20000000

08004ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ae8:	f7ff fff0 	bl	8004acc <HAL_RCC_GetHCLKFreq>
 8004aec:	4602      	mov	r2, r0
 8004aee:	4b05      	ldr	r3, [pc, #20]	@ (8004b04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	0a9b      	lsrs	r3, r3, #10
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	4903      	ldr	r1, [pc, #12]	@ (8004b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004afa:	5ccb      	ldrb	r3, [r1, r3]
 8004afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	40023800 	.word	0x40023800
 8004b08:	0800d1b8 	.word	0x0800d1b8

08004b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b10:	f7ff ffdc 	bl	8004acc <HAL_RCC_GetHCLKFreq>
 8004b14:	4602      	mov	r2, r0
 8004b16:	4b05      	ldr	r3, [pc, #20]	@ (8004b2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	0b5b      	lsrs	r3, r3, #13
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	4903      	ldr	r1, [pc, #12]	@ (8004b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b22:	5ccb      	ldrb	r3, [r1, r3]
 8004b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	0800d1b8 	.word	0x0800d1b8

08004b34 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	220f      	movs	r2, #15
 8004b42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b44:	4b12      	ldr	r3, [pc, #72]	@ (8004b90 <HAL_RCC_GetClockConfig+0x5c>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 0203 	and.w	r2, r3, #3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b50:	4b0f      	ldr	r3, [pc, #60]	@ (8004b90 <HAL_RCC_GetClockConfig+0x5c>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b90 <HAL_RCC_GetClockConfig+0x5c>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b68:	4b09      	ldr	r3, [pc, #36]	@ (8004b90 <HAL_RCC_GetClockConfig+0x5c>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	08db      	lsrs	r3, r3, #3
 8004b6e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b76:	4b07      	ldr	r3, [pc, #28]	@ (8004b94 <HAL_RCC_GetClockConfig+0x60>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0207 	and.w	r2, r3, #7
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	601a      	str	r2, [r3, #0]
}
 8004b82:	bf00      	nop
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	40023800 	.word	0x40023800
 8004b94:	40023c00 	.word	0x40023c00

08004b98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e07b      	b.n	8004ca2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d108      	bne.n	8004bc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bba:	d009      	beq.n	8004bd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	61da      	str	r2, [r3, #28]
 8004bc2:	e005      	b.n	8004bd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fe fdf4 	bl	80037d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c40:	431a      	orrs	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c54:	ea42 0103 	orr.w	r1, r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	0c1b      	lsrs	r3, r3, #16
 8004c6e:	f003 0104 	and.w	r1, r3, #4
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	f003 0210 	and.w	r2, r3, #16
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69da      	ldr	r2, [r3, #28]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b088      	sub	sp, #32
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	60f8      	str	r0, [r7, #12]
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	603b      	str	r3, [r7, #0]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cba:	f7fe ffdb 	bl	8003c74 <HAL_GetTick>
 8004cbe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004cc0:	88fb      	ldrh	r3, [r7, #6]
 8004cc2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d001      	beq.n	8004cd4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e12a      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d002      	beq.n	8004ce0 <HAL_SPI_Transmit+0x36>
 8004cda:	88fb      	ldrh	r3, [r7, #6]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e122      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d101      	bne.n	8004cf2 <HAL_SPI_Transmit+0x48>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e11b      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2203      	movs	r2, #3
 8004cfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	88fa      	ldrh	r2, [r7, #6]
 8004d12:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d40:	d10f      	bne.n	8004d62 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d60:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6c:	2b40      	cmp	r3, #64	@ 0x40
 8004d6e:	d007      	beq.n	8004d80 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d88:	d152      	bne.n	8004e30 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_SPI_Transmit+0xee>
 8004d92:	8b7b      	ldrh	r3, [r7, #26]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d145      	bne.n	8004e24 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9c:	881a      	ldrh	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da8:	1c9a      	adds	r2, r3, #2
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004dbc:	e032      	b.n	8004e24 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d112      	bne.n	8004df2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd0:	881a      	ldrh	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ddc:	1c9a      	adds	r2, r3, #2
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004df0:	e018      	b.n	8004e24 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004df2:	f7fe ff3f 	bl	8003c74 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d803      	bhi.n	8004e0a <HAL_SPI_Transmit+0x160>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e08:	d102      	bne.n	8004e10 <HAL_SPI_Transmit+0x166>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d109      	bne.n	8004e24 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e082      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1c7      	bne.n	8004dbe <HAL_SPI_Transmit+0x114>
 8004e2e:	e053      	b.n	8004ed8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d002      	beq.n	8004e3e <HAL_SPI_Transmit+0x194>
 8004e38:	8b7b      	ldrh	r3, [r7, #26]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d147      	bne.n	8004ece <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	330c      	adds	r3, #12
 8004e48:	7812      	ldrb	r2, [r2, #0]
 8004e4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e64:	e033      	b.n	8004ece <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d113      	bne.n	8004e9c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	330c      	adds	r3, #12
 8004e7e:	7812      	ldrb	r2, [r2, #0]
 8004e80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e9a:	e018      	b.n	8004ece <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e9c:	f7fe feea 	bl	8003c74 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d803      	bhi.n	8004eb4 <HAL_SPI_Transmit+0x20a>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eb2:	d102      	bne.n	8004eba <HAL_SPI_Transmit+0x210>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d109      	bne.n	8004ece <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e02d      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1c6      	bne.n	8004e66 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	6839      	ldr	r1, [r7, #0]
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f000 fa59 	bl	8005394 <SPI_EndRxTxTransaction>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2220      	movs	r2, #32
 8004eec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10a      	bne.n	8004f0c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	617b      	str	r3, [r7, #20]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	617b      	str	r3, [r7, #20]
 8004f0a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e000      	b.n	8004f2a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004f28:	2300      	movs	r3, #0
  }
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3720      	adds	r7, #32
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b08a      	sub	sp, #40	@ 0x28
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	60f8      	str	r0, [r7, #12]
 8004f3a:	60b9      	str	r1, [r7, #8]
 8004f3c:	607a      	str	r2, [r7, #4]
 8004f3e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f40:	2301      	movs	r3, #1
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f44:	f7fe fe96 	bl	8003c74 <HAL_GetTick>
 8004f48:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f50:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f58:	887b      	ldrh	r3, [r7, #2]
 8004f5a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f5c:	7ffb      	ldrb	r3, [r7, #31]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d00c      	beq.n	8004f7c <HAL_SPI_TransmitReceive+0x4a>
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f68:	d106      	bne.n	8004f78 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d102      	bne.n	8004f78 <HAL_SPI_TransmitReceive+0x46>
 8004f72:	7ffb      	ldrb	r3, [r7, #31]
 8004f74:	2b04      	cmp	r3, #4
 8004f76:	d001      	beq.n	8004f7c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e17f      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <HAL_SPI_TransmitReceive+0x5c>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d002      	beq.n	8004f8e <HAL_SPI_TransmitReceive+0x5c>
 8004f88:	887b      	ldrh	r3, [r7, #2]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e174      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_SPI_TransmitReceive+0x6e>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e16d      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d003      	beq.n	8004fbc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2205      	movs	r2, #5
 8004fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	887a      	ldrh	r2, [r7, #2]
 8004fcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	887a      	ldrh	r2, [r7, #2]
 8004fd2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	887a      	ldrh	r2, [r7, #2]
 8004fde:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	887a      	ldrh	r2, [r7, #2]
 8004fe4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffc:	2b40      	cmp	r3, #64	@ 0x40
 8004ffe:	d007      	beq.n	8005010 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800500e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005018:	d17e      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d002      	beq.n	8005028 <HAL_SPI_TransmitReceive+0xf6>
 8005022:	8afb      	ldrh	r3, [r7, #22]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d16c      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502c:	881a      	ldrh	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005038:	1c9a      	adds	r2, r3, #2
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005042:	b29b      	uxth	r3, r3
 8005044:	3b01      	subs	r3, #1
 8005046:	b29a      	uxth	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800504c:	e059      	b.n	8005102 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b02      	cmp	r3, #2
 800505a:	d11b      	bne.n	8005094 <HAL_SPI_TransmitReceive+0x162>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005060:	b29b      	uxth	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d016      	beq.n	8005094 <HAL_SPI_TransmitReceive+0x162>
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	2b01      	cmp	r3, #1
 800506a:	d113      	bne.n	8005094 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005070:	881a      	ldrh	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507c:	1c9a      	adds	r2, r3, #2
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005086:	b29b      	uxth	r3, r3
 8005088:	3b01      	subs	r3, #1
 800508a:	b29a      	uxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d119      	bne.n	80050d6 <HAL_SPI_TransmitReceive+0x1a4>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d014      	beq.n	80050d6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b6:	b292      	uxth	r2, r2
 80050b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050be:	1c9a      	adds	r2, r3, #2
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050d2:	2301      	movs	r3, #1
 80050d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050d6:	f7fe fdcd 	bl	8003c74 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	6a3b      	ldr	r3, [r7, #32]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d80d      	bhi.n	8005102 <HAL_SPI_TransmitReceive+0x1d0>
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050ec:	d009      	beq.n	8005102 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e0bc      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1a0      	bne.n	800504e <HAL_SPI_TransmitReceive+0x11c>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d19b      	bne.n	800504e <HAL_SPI_TransmitReceive+0x11c>
 8005116:	e082      	b.n	800521e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d002      	beq.n	8005126 <HAL_SPI_TransmitReceive+0x1f4>
 8005120:	8afb      	ldrh	r3, [r7, #22]
 8005122:	2b01      	cmp	r3, #1
 8005124:	d171      	bne.n	800520a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	330c      	adds	r3, #12
 8005130:	7812      	ldrb	r2, [r2, #0]
 8005132:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005142:	b29b      	uxth	r3, r3
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800514c:	e05d      	b.n	800520a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b02      	cmp	r3, #2
 800515a:	d11c      	bne.n	8005196 <HAL_SPI_TransmitReceive+0x264>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005160:	b29b      	uxth	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d017      	beq.n	8005196 <HAL_SPI_TransmitReceive+0x264>
 8005166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005168:	2b01      	cmp	r3, #1
 800516a:	d114      	bne.n	8005196 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	330c      	adds	r3, #12
 8005176:	7812      	ldrb	r2, [r2, #0]
 8005178:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d119      	bne.n	80051d8 <HAL_SPI_TransmitReceive+0x2a6>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d014      	beq.n	80051d8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051d4:	2301      	movs	r3, #1
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051d8:	f7fe fd4c 	bl	8003c74 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d803      	bhi.n	80051f0 <HAL_SPI_TransmitReceive+0x2be>
 80051e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051ee:	d102      	bne.n	80051f6 <HAL_SPI_TransmitReceive+0x2c4>
 80051f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e038      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800520e:	b29b      	uxth	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d19c      	bne.n	800514e <HAL_SPI_TransmitReceive+0x21c>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005218:	b29b      	uxth	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d197      	bne.n	800514e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800521e:	6a3a      	ldr	r2, [r7, #32]
 8005220:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 f8b6 	bl	8005394 <SPI_EndRxTxTransaction>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d008      	beq.n	8005240 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2220      	movs	r2, #32
 8005232:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e01d      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10a      	bne.n	800525e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005248:	2300      	movs	r3, #0
 800524a:	613b      	str	r3, [r7, #16]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	613b      	str	r3, [r7, #16]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800527a:	2300      	movs	r3, #0
  }
}
 800527c:	4618      	mov	r0, r3
 800527e:	3728      	adds	r7, #40	@ 0x28
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	603b      	str	r3, [r7, #0]
 8005290:	4613      	mov	r3, r2
 8005292:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005294:	f7fe fcee 	bl	8003c74 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800529c:	1a9b      	subs	r3, r3, r2
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	4413      	add	r3, r2
 80052a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052a4:	f7fe fce6 	bl	8003c74 <HAL_GetTick>
 80052a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052aa:	4b39      	ldr	r3, [pc, #228]	@ (8005390 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	015b      	lsls	r3, r3, #5
 80052b0:	0d1b      	lsrs	r3, r3, #20
 80052b2:	69fa      	ldr	r2, [r7, #28]
 80052b4:	fb02 f303 	mul.w	r3, r2, r3
 80052b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ba:	e055      	b.n	8005368 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052c2:	d051      	beq.n	8005368 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052c4:	f7fe fcd6 	bl	8003c74 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d902      	bls.n	80052da <SPI_WaitFlagStateUntilTimeout+0x56>
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d13d      	bne.n	8005356 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052f2:	d111      	bne.n	8005318 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052fc:	d004      	beq.n	8005308 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005306:	d107      	bne.n	8005318 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005316:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005320:	d10f      	bne.n	8005342 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005340:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e018      	b.n	8005388 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d102      	bne.n	8005362 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	e002      	b.n	8005368 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	3b01      	subs	r3, #1
 8005366:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689a      	ldr	r2, [r3, #8]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	4013      	ands	r3, r2
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	429a      	cmp	r2, r3
 8005376:	bf0c      	ite	eq
 8005378:	2301      	moveq	r3, #1
 800537a:	2300      	movne	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	461a      	mov	r2, r3
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	429a      	cmp	r2, r3
 8005384:	d19a      	bne.n	80052bc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3720      	adds	r7, #32
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	20000000 	.word	0x20000000

08005394 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b088      	sub	sp, #32
 8005398:	af02      	add	r7, sp, #8
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2201      	movs	r2, #1
 80053a8:	2102      	movs	r1, #2
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f7ff ff6a 	bl	8005284 <SPI_WaitFlagStateUntilTimeout>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ba:	f043 0220 	orr.w	r2, r3, #32
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e032      	b.n	800542c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005434 <SPI_EndRxTxTransaction+0xa0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <SPI_EndRxTxTransaction+0xa4>)
 80053cc:	fba2 2303 	umull	r2, r3, r2, r3
 80053d0:	0d5b      	lsrs	r3, r3, #21
 80053d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053d6:	fb02 f303 	mul.w	r3, r2, r3
 80053da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053e4:	d112      	bne.n	800540c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	2200      	movs	r2, #0
 80053ee:	2180      	movs	r1, #128	@ 0x80
 80053f0:	68f8      	ldr	r0, [r7, #12]
 80053f2:	f7ff ff47 	bl	8005284 <SPI_WaitFlagStateUntilTimeout>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d016      	beq.n	800542a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005400:	f043 0220 	orr.w	r2, r3, #32
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e00f      	b.n	800542c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00a      	beq.n	8005428 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	3b01      	subs	r3, #1
 8005416:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005422:	2b80      	cmp	r3, #128	@ 0x80
 8005424:	d0f2      	beq.n	800540c <SPI_EndRxTxTransaction+0x78>
 8005426:	e000      	b.n	800542a <SPI_EndRxTxTransaction+0x96>
        break;
 8005428:	bf00      	nop
  }

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000000 	.word	0x20000000
 8005438:	165e9f81 	.word	0x165e9f81

0800543c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d101      	bne.n	800544e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e041      	b.n	80054d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d106      	bne.n	8005468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f839 	bl	80054da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3304      	adds	r3, #4
 8005478:	4619      	mov	r1, r3
 800547a:	4610      	mov	r0, r2
 800547c:	f000 f9b2 	bl	80057e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
	...

080054f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b01      	cmp	r3, #1
 8005502:	d001      	beq.n	8005508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e044      	b.n	8005592 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2202      	movs	r2, #2
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a1e      	ldr	r2, [pc, #120]	@ (80055a0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d018      	beq.n	800555c <HAL_TIM_Base_Start_IT+0x6c>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005532:	d013      	beq.n	800555c <HAL_TIM_Base_Start_IT+0x6c>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a1a      	ldr	r2, [pc, #104]	@ (80055a4 <HAL_TIM_Base_Start_IT+0xb4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d00e      	beq.n	800555c <HAL_TIM_Base_Start_IT+0x6c>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a19      	ldr	r2, [pc, #100]	@ (80055a8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d009      	beq.n	800555c <HAL_TIM_Base_Start_IT+0x6c>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a17      	ldr	r2, [pc, #92]	@ (80055ac <HAL_TIM_Base_Start_IT+0xbc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d004      	beq.n	800555c <HAL_TIM_Base_Start_IT+0x6c>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a16      	ldr	r2, [pc, #88]	@ (80055b0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d111      	bne.n	8005580 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f003 0307 	and.w	r3, r3, #7
 8005566:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b06      	cmp	r3, #6
 800556c:	d010      	beq.n	8005590 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f042 0201 	orr.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800557e:	e007      	b.n	8005590 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 0201 	orr.w	r2, r2, #1
 800558e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40000400 	.word	0x40000400
 80055a8:	40000800 	.word	0x40000800
 80055ac:	40000c00 	.word	0x40000c00
 80055b0:	40014000 	.word	0x40014000

080055b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d020      	beq.n	8005618 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 0302 	and.w	r3, r3, #2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01b      	beq.n	8005618 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0202 	mvn.w	r2, #2
 80055e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f8d2 	bl	80057a8 <HAL_TIM_IC_CaptureCallback>
 8005604:	e005      	b.n	8005612 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f8c4 	bl	8005794 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f8d5 	bl	80057bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0304 	and.w	r3, r3, #4
 800561e:	2b00      	cmp	r3, #0
 8005620:	d020      	beq.n	8005664 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01b      	beq.n	8005664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f06f 0204 	mvn.w	r2, #4
 8005634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2202      	movs	r2, #2
 800563a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f8ac 	bl	80057a8 <HAL_TIM_IC_CaptureCallback>
 8005650:	e005      	b.n	800565e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f89e 	bl	8005794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f8af 	bl	80057bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f003 0308 	and.w	r3, r3, #8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d020      	beq.n	80056b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01b      	beq.n	80056b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f06f 0208 	mvn.w	r2, #8
 8005680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2204      	movs	r2, #4
 8005686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f886 	bl	80057a8 <HAL_TIM_IC_CaptureCallback>
 800569c:	e005      	b.n	80056aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 f878 	bl	8005794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f889 	bl	80057bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 0310 	and.w	r3, r3, #16
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d020      	beq.n	80056fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f003 0310 	and.w	r3, r3, #16
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d01b      	beq.n	80056fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0210 	mvn.w	r2, #16
 80056cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2208      	movs	r2, #8
 80056d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f860 	bl	80057a8 <HAL_TIM_IC_CaptureCallback>
 80056e8:	e005      	b.n	80056f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f852 	bl	8005794 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f863 	bl	80057bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00c      	beq.n	8005720 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d007      	beq.n	8005720 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0201 	mvn.w	r2, #1
 8005718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7fe f818 	bl	8003750 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00c      	beq.n	8005744 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005730:	2b00      	cmp	r3, #0
 8005732:	d007      	beq.n	8005744 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800573c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f8e0 	bl	8005904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00c      	beq.n	8005768 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005754:	2b00      	cmp	r3, #0
 8005756:	d007      	beq.n	8005768 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f834 	bl	80057d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00c      	beq.n	800578c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f003 0320 	and.w	r3, r3, #32
 8005778:	2b00      	cmp	r3, #0
 800577a:	d007      	beq.n	800578c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f06f 0220 	mvn.w	r2, #32
 8005784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 f8b2 	bl	80058f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800578c:	bf00      	nop
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a37      	ldr	r2, [pc, #220]	@ (80058d4 <TIM_Base_SetConfig+0xf0>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d00f      	beq.n	800581c <TIM_Base_SetConfig+0x38>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005802:	d00b      	beq.n	800581c <TIM_Base_SetConfig+0x38>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a34      	ldr	r2, [pc, #208]	@ (80058d8 <TIM_Base_SetConfig+0xf4>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d007      	beq.n	800581c <TIM_Base_SetConfig+0x38>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a33      	ldr	r2, [pc, #204]	@ (80058dc <TIM_Base_SetConfig+0xf8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d003      	beq.n	800581c <TIM_Base_SetConfig+0x38>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a32      	ldr	r2, [pc, #200]	@ (80058e0 <TIM_Base_SetConfig+0xfc>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d108      	bne.n	800582e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a28      	ldr	r2, [pc, #160]	@ (80058d4 <TIM_Base_SetConfig+0xf0>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d01b      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800583c:	d017      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a25      	ldr	r2, [pc, #148]	@ (80058d8 <TIM_Base_SetConfig+0xf4>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d013      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a24      	ldr	r2, [pc, #144]	@ (80058dc <TIM_Base_SetConfig+0xf8>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d00f      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a23      	ldr	r2, [pc, #140]	@ (80058e0 <TIM_Base_SetConfig+0xfc>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d00b      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a22      	ldr	r2, [pc, #136]	@ (80058e4 <TIM_Base_SetConfig+0x100>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d007      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a21      	ldr	r2, [pc, #132]	@ (80058e8 <TIM_Base_SetConfig+0x104>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d003      	beq.n	800586e <TIM_Base_SetConfig+0x8a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a20      	ldr	r2, [pc, #128]	@ (80058ec <TIM_Base_SetConfig+0x108>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d108      	bne.n	8005880 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	4313      	orrs	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a0c      	ldr	r2, [pc, #48]	@ (80058d4 <TIM_Base_SetConfig+0xf0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d103      	bne.n	80058ae <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f043 0204 	orr.w	r2, r3, #4
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	601a      	str	r2, [r3, #0]
}
 80058c6:	bf00      	nop
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40010000 	.word	0x40010000
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40014000 	.word	0x40014000
 80058e8:	40014400 	.word	0x40014400
 80058ec:	40014800 	.word	0x40014800

080058f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e042      	b.n	80059b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fd ffb2 	bl	80038a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2224      	movs	r2, #36	@ 0x24
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800595a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 fa09 	bl	8005d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691a      	ldr	r2, [r3, #16]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	695a      	ldr	r2, [r3, #20]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68da      	ldr	r2, [r3, #12]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af02      	add	r7, sp, #8
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b20      	cmp	r3, #32
 80059d6:	d175      	bne.n	8005ac4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_UART_Transmit+0x2c>
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e06e      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2221      	movs	r2, #33	@ 0x21
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059f6:	f7fe f93d 	bl	8003c74 <HAL_GetTick>
 80059fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	88fa      	ldrh	r2, [r7, #6]
 8005a06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a10:	d108      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d104      	bne.n	8005a24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	e003      	b.n	8005a2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a2c:	e02e      	b.n	8005a8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	2200      	movs	r2, #0
 8005a36:	2180      	movs	r1, #128	@ 0x80
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f000 f8df 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d005      	beq.n	8005a50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e03a      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10b      	bne.n	8005a6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	3302      	adds	r3, #2
 8005a6a:	61bb      	str	r3, [r7, #24]
 8005a6c:	e007      	b.n	8005a7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	781a      	ldrb	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	3b01      	subs	r3, #1
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1cb      	bne.n	8005a2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2140      	movs	r1, #64	@ 0x40
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 f8ab 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d005      	beq.n	8005ab8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e006      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e000      	b.n	8005ac6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ac4:	2302      	movs	r3, #2
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3720      	adds	r7, #32
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b08a      	sub	sp, #40	@ 0x28
 8005ad2:	af02      	add	r7, sp, #8
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	603b      	str	r3, [r7, #0]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	f040 8081 	bne.w	8005bf2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <HAL_UART_Receive+0x2e>
 8005af6:	88fb      	ldrh	r3, [r7, #6]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e079      	b.n	8005bf4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2222      	movs	r2, #34	@ 0x22
 8005b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b14:	f7fe f8ae 	bl	8003c74 <HAL_GetTick>
 8005b18:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	88fa      	ldrh	r2, [r7, #6]
 8005b1e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	88fa      	ldrh	r2, [r7, #6]
 8005b24:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b2e:	d108      	bne.n	8005b42 <HAL_UART_Receive+0x74>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d104      	bne.n	8005b42 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	e003      	b.n	8005b4a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b46:	2300      	movs	r3, #0
 8005b48:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005b4a:	e047      	b.n	8005bdc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	2200      	movs	r2, #0
 8005b54:	2120      	movs	r1, #32
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 f850 	bl	8005bfc <UART_WaitOnFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d005      	beq.n	8005b6e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e042      	b.n	8005bf4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10c      	bne.n	8005b8e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	3302      	adds	r3, #2
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e01f      	b.n	8005bce <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b96:	d007      	beq.n	8005ba8 <HAL_UART_Receive+0xda>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10a      	bne.n	8005bb6 <HAL_UART_Receive+0xe8>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d106      	bne.n	8005bb6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	701a      	strb	r2, [r3, #0]
 8005bb4:	e008      	b.n	8005bc8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bc2:	b2da      	uxtb	r2, r3
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1b2      	bne.n	8005b4c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	e000      	b.n	8005bf4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005bf2:	2302      	movs	r3, #2
  }
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3720      	adds	r7, #32
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c0c:	e03b      	b.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c14:	d037      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c16:	f7fe f82d 	bl	8003c74 <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	6a3a      	ldr	r2, [r7, #32]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d302      	bcc.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d101      	bne.n	8005c30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e03a      	b.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f003 0304 	and.w	r3, r3, #4
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d023      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2b80      	cmp	r3, #128	@ 0x80
 8005c42:	d020      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b40      	cmp	r3, #64	@ 0x40
 8005c48:	d01d      	beq.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d116      	bne.n	8005c86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c58:	2300      	movs	r3, #0
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	617b      	str	r3, [r7, #20]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 f81d 	bl	8005cae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2208      	movs	r2, #8
 8005c78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e00f      	b.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	4013      	ands	r3, r2
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	bf0c      	ite	eq
 8005c96:	2301      	moveq	r3, #1
 8005c98:	2300      	movne	r3, #0
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	79fb      	ldrb	r3, [r7, #7]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d0b4      	beq.n	8005c0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b095      	sub	sp, #84	@ 0x54
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	330c      	adds	r3, #12
 8005cbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc0:	e853 3f00 	ldrex	r3, [r3]
 8005cc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	330c      	adds	r3, #12
 8005cd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cd6:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cde:	e841 2300 	strex	r3, r2, [r1]
 8005ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1e5      	bne.n	8005cb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	3314      	adds	r3, #20
 8005cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	f023 0301 	bic.w	r3, r3, #1
 8005d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3314      	adds	r3, #20
 8005d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e5      	bne.n	8005cea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d119      	bne.n	8005d5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	330c      	adds	r3, #12
 8005d2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f023 0310 	bic.w	r3, r3, #16
 8005d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	330c      	adds	r3, #12
 8005d44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d46:	61ba      	str	r2, [r7, #24]
 8005d48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	6979      	ldr	r1, [r7, #20]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	613b      	str	r3, [r7, #16]
   return(result);
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d1e5      	bne.n	8005d26 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d68:	bf00      	nop
 8005d6a:	3754      	adds	r7, #84	@ 0x54
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d78:	b0c0      	sub	sp, #256	@ 0x100
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d90:	68d9      	ldr	r1, [r3, #12]
 8005d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	ea40 0301 	orr.w	r3, r0, r1
 8005d9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	431a      	orrs	r2, r3
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	431a      	orrs	r2, r3
 8005db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005dcc:	f021 010c 	bic.w	r1, r1, #12
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005dda:	430b      	orrs	r3, r1
 8005ddc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dee:	6999      	ldr	r1, [r3, #24]
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	ea40 0301 	orr.w	r3, r0, r1
 8005dfa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4b8f      	ldr	r3, [pc, #572]	@ (8006040 <UART_SetConfig+0x2cc>)
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d005      	beq.n	8005e14 <UART_SetConfig+0xa0>
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	4b8d      	ldr	r3, [pc, #564]	@ (8006044 <UART_SetConfig+0x2d0>)
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d104      	bne.n	8005e1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e14:	f7fe fe7a 	bl	8004b0c <HAL_RCC_GetPCLK2Freq>
 8005e18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e1c:	e003      	b.n	8005e26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e1e:	f7fe fe61 	bl	8004ae4 <HAL_RCC_GetPCLK1Freq>
 8005e22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e30:	f040 810c 	bne.w	800604c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e46:	4622      	mov	r2, r4
 8005e48:	462b      	mov	r3, r5
 8005e4a:	1891      	adds	r1, r2, r2
 8005e4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e4e:	415b      	adcs	r3, r3
 8005e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e56:	4621      	mov	r1, r4
 8005e58:	eb12 0801 	adds.w	r8, r2, r1
 8005e5c:	4629      	mov	r1, r5
 8005e5e:	eb43 0901 	adc.w	r9, r3, r1
 8005e62:	f04f 0200 	mov.w	r2, #0
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e76:	4690      	mov	r8, r2
 8005e78:	4699      	mov	r9, r3
 8005e7a:	4623      	mov	r3, r4
 8005e7c:	eb18 0303 	adds.w	r3, r8, r3
 8005e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e84:	462b      	mov	r3, r5
 8005e86:	eb49 0303 	adc.w	r3, r9, r3
 8005e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	18db      	adds	r3, r3, r3
 8005ea6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	eb42 0303 	adc.w	r3, r2, r3
 8005eae:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005eb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005eb8:	f7fa fe7e 	bl	8000bb8 <__aeabi_uldivmod>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4b61      	ldr	r3, [pc, #388]	@ (8006048 <UART_SetConfig+0x2d4>)
 8005ec2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ec6:	095b      	lsrs	r3, r3, #5
 8005ec8:	011c      	lsls	r4, r3, #4
 8005eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ed4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ed8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005edc:	4642      	mov	r2, r8
 8005ede:	464b      	mov	r3, r9
 8005ee0:	1891      	adds	r1, r2, r2
 8005ee2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ee4:	415b      	adcs	r3, r3
 8005ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ee8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005eec:	4641      	mov	r1, r8
 8005eee:	eb12 0a01 	adds.w	sl, r2, r1
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ef8:	f04f 0200 	mov.w	r2, #0
 8005efc:	f04f 0300 	mov.w	r3, #0
 8005f00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f0c:	4692      	mov	sl, r2
 8005f0e:	469b      	mov	fp, r3
 8005f10:	4643      	mov	r3, r8
 8005f12:	eb1a 0303 	adds.w	r3, sl, r3
 8005f16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	eb4b 0303 	adc.w	r3, fp, r3
 8005f20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f30:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f38:	460b      	mov	r3, r1
 8005f3a:	18db      	adds	r3, r3, r3
 8005f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f3e:	4613      	mov	r3, r2
 8005f40:	eb42 0303 	adc.w	r3, r2, r3
 8005f44:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f4e:	f7fa fe33 	bl	8000bb8 <__aeabi_uldivmod>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	4611      	mov	r1, r2
 8005f58:	4b3b      	ldr	r3, [pc, #236]	@ (8006048 <UART_SetConfig+0x2d4>)
 8005f5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	2264      	movs	r2, #100	@ 0x64
 8005f62:	fb02 f303 	mul.w	r3, r2, r3
 8005f66:	1acb      	subs	r3, r1, r3
 8005f68:	00db      	lsls	r3, r3, #3
 8005f6a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f6e:	4b36      	ldr	r3, [pc, #216]	@ (8006048 <UART_SetConfig+0x2d4>)
 8005f70:	fba3 2302 	umull	r2, r3, r3, r2
 8005f74:	095b      	lsrs	r3, r3, #5
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f7c:	441c      	add	r4, r3
 8005f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f88:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f90:	4642      	mov	r2, r8
 8005f92:	464b      	mov	r3, r9
 8005f94:	1891      	adds	r1, r2, r2
 8005f96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f98:	415b      	adcs	r3, r3
 8005f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fa0:	4641      	mov	r1, r8
 8005fa2:	1851      	adds	r1, r2, r1
 8005fa4:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	414b      	adcs	r3, r1
 8005faa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fb8:	4659      	mov	r1, fp
 8005fba:	00cb      	lsls	r3, r1, #3
 8005fbc:	4651      	mov	r1, sl
 8005fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fc2:	4651      	mov	r1, sl
 8005fc4:	00ca      	lsls	r2, r1, #3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	4603      	mov	r3, r0
 8005fcc:	4642      	mov	r2, r8
 8005fce:	189b      	adds	r3, r3, r2
 8005fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fd4:	464b      	mov	r3, r9
 8005fd6:	460a      	mov	r2, r1
 8005fd8:	eb42 0303 	adc.w	r3, r2, r3
 8005fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005fec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ff0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	18db      	adds	r3, r3, r3
 8005ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	eb42 0303 	adc.w	r3, r2, r3
 8006000:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006002:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006006:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800600a:	f7fa fdd5 	bl	8000bb8 <__aeabi_uldivmod>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4b0d      	ldr	r3, [pc, #52]	@ (8006048 <UART_SetConfig+0x2d4>)
 8006014:	fba3 1302 	umull	r1, r3, r3, r2
 8006018:	095b      	lsrs	r3, r3, #5
 800601a:	2164      	movs	r1, #100	@ 0x64
 800601c:	fb01 f303 	mul.w	r3, r1, r3
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	3332      	adds	r3, #50	@ 0x32
 8006026:	4a08      	ldr	r2, [pc, #32]	@ (8006048 <UART_SetConfig+0x2d4>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	095b      	lsrs	r3, r3, #5
 800602e:	f003 0207 	and.w	r2, r3, #7
 8006032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4422      	add	r2, r4
 800603a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800603c:	e106      	b.n	800624c <UART_SetConfig+0x4d8>
 800603e:	bf00      	nop
 8006040:	40011000 	.word	0x40011000
 8006044:	40011400 	.word	0x40011400
 8006048:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800604c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006050:	2200      	movs	r2, #0
 8006052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006056:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800605a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800605e:	4642      	mov	r2, r8
 8006060:	464b      	mov	r3, r9
 8006062:	1891      	adds	r1, r2, r2
 8006064:	6239      	str	r1, [r7, #32]
 8006066:	415b      	adcs	r3, r3
 8006068:	627b      	str	r3, [r7, #36]	@ 0x24
 800606a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800606e:	4641      	mov	r1, r8
 8006070:	1854      	adds	r4, r2, r1
 8006072:	4649      	mov	r1, r9
 8006074:	eb43 0501 	adc.w	r5, r3, r1
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	00eb      	lsls	r3, r5, #3
 8006082:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006086:	00e2      	lsls	r2, r4, #3
 8006088:	4614      	mov	r4, r2
 800608a:	461d      	mov	r5, r3
 800608c:	4643      	mov	r3, r8
 800608e:	18e3      	adds	r3, r4, r3
 8006090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006094:	464b      	mov	r3, r9
 8006096:	eb45 0303 	adc.w	r3, r5, r3
 800609a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ae:	f04f 0200 	mov.w	r2, #0
 80060b2:	f04f 0300 	mov.w	r3, #0
 80060b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060ba:	4629      	mov	r1, r5
 80060bc:	008b      	lsls	r3, r1, #2
 80060be:	4621      	mov	r1, r4
 80060c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060c4:	4621      	mov	r1, r4
 80060c6:	008a      	lsls	r2, r1, #2
 80060c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060cc:	f7fa fd74 	bl	8000bb8 <__aeabi_uldivmod>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	4b60      	ldr	r3, [pc, #384]	@ (8006258 <UART_SetConfig+0x4e4>)
 80060d6:	fba3 2302 	umull	r2, r3, r3, r2
 80060da:	095b      	lsrs	r3, r3, #5
 80060dc:	011c      	lsls	r4, r3, #4
 80060de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060e2:	2200      	movs	r2, #0
 80060e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80060f0:	4642      	mov	r2, r8
 80060f2:	464b      	mov	r3, r9
 80060f4:	1891      	adds	r1, r2, r2
 80060f6:	61b9      	str	r1, [r7, #24]
 80060f8:	415b      	adcs	r3, r3
 80060fa:	61fb      	str	r3, [r7, #28]
 80060fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006100:	4641      	mov	r1, r8
 8006102:	1851      	adds	r1, r2, r1
 8006104:	6139      	str	r1, [r7, #16]
 8006106:	4649      	mov	r1, r9
 8006108:	414b      	adcs	r3, r1
 800610a:	617b      	str	r3, [r7, #20]
 800610c:	f04f 0200 	mov.w	r2, #0
 8006110:	f04f 0300 	mov.w	r3, #0
 8006114:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006118:	4659      	mov	r1, fp
 800611a:	00cb      	lsls	r3, r1, #3
 800611c:	4651      	mov	r1, sl
 800611e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006122:	4651      	mov	r1, sl
 8006124:	00ca      	lsls	r2, r1, #3
 8006126:	4610      	mov	r0, r2
 8006128:	4619      	mov	r1, r3
 800612a:	4603      	mov	r3, r0
 800612c:	4642      	mov	r2, r8
 800612e:	189b      	adds	r3, r3, r2
 8006130:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006134:	464b      	mov	r3, r9
 8006136:	460a      	mov	r2, r1
 8006138:	eb42 0303 	adc.w	r3, r2, r3
 800613c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	67bb      	str	r3, [r7, #120]	@ 0x78
 800614a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800614c:	f04f 0200 	mov.w	r2, #0
 8006150:	f04f 0300 	mov.w	r3, #0
 8006154:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006158:	4649      	mov	r1, r9
 800615a:	008b      	lsls	r3, r1, #2
 800615c:	4641      	mov	r1, r8
 800615e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006162:	4641      	mov	r1, r8
 8006164:	008a      	lsls	r2, r1, #2
 8006166:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800616a:	f7fa fd25 	bl	8000bb8 <__aeabi_uldivmod>
 800616e:	4602      	mov	r2, r0
 8006170:	460b      	mov	r3, r1
 8006172:	4611      	mov	r1, r2
 8006174:	4b38      	ldr	r3, [pc, #224]	@ (8006258 <UART_SetConfig+0x4e4>)
 8006176:	fba3 2301 	umull	r2, r3, r3, r1
 800617a:	095b      	lsrs	r3, r3, #5
 800617c:	2264      	movs	r2, #100	@ 0x64
 800617e:	fb02 f303 	mul.w	r3, r2, r3
 8006182:	1acb      	subs	r3, r1, r3
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	3332      	adds	r3, #50	@ 0x32
 8006188:	4a33      	ldr	r2, [pc, #204]	@ (8006258 <UART_SetConfig+0x4e4>)
 800618a:	fba2 2303 	umull	r2, r3, r2, r3
 800618e:	095b      	lsrs	r3, r3, #5
 8006190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006194:	441c      	add	r4, r3
 8006196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800619a:	2200      	movs	r2, #0
 800619c:	673b      	str	r3, [r7, #112]	@ 0x70
 800619e:	677a      	str	r2, [r7, #116]	@ 0x74
 80061a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061a4:	4642      	mov	r2, r8
 80061a6:	464b      	mov	r3, r9
 80061a8:	1891      	adds	r1, r2, r2
 80061aa:	60b9      	str	r1, [r7, #8]
 80061ac:	415b      	adcs	r3, r3
 80061ae:	60fb      	str	r3, [r7, #12]
 80061b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061b4:	4641      	mov	r1, r8
 80061b6:	1851      	adds	r1, r2, r1
 80061b8:	6039      	str	r1, [r7, #0]
 80061ba:	4649      	mov	r1, r9
 80061bc:	414b      	adcs	r3, r1
 80061be:	607b      	str	r3, [r7, #4]
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061cc:	4659      	mov	r1, fp
 80061ce:	00cb      	lsls	r3, r1, #3
 80061d0:	4651      	mov	r1, sl
 80061d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061d6:	4651      	mov	r1, sl
 80061d8:	00ca      	lsls	r2, r1, #3
 80061da:	4610      	mov	r0, r2
 80061dc:	4619      	mov	r1, r3
 80061de:	4603      	mov	r3, r0
 80061e0:	4642      	mov	r2, r8
 80061e2:	189b      	adds	r3, r3, r2
 80061e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061e6:	464b      	mov	r3, r9
 80061e8:	460a      	mov	r2, r1
 80061ea:	eb42 0303 	adc.w	r3, r2, r3
 80061ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80061f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80061fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	f04f 0300 	mov.w	r3, #0
 8006204:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006208:	4649      	mov	r1, r9
 800620a:	008b      	lsls	r3, r1, #2
 800620c:	4641      	mov	r1, r8
 800620e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006212:	4641      	mov	r1, r8
 8006214:	008a      	lsls	r2, r1, #2
 8006216:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800621a:	f7fa fccd 	bl	8000bb8 <__aeabi_uldivmod>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	4b0d      	ldr	r3, [pc, #52]	@ (8006258 <UART_SetConfig+0x4e4>)
 8006224:	fba3 1302 	umull	r1, r3, r3, r2
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	2164      	movs	r1, #100	@ 0x64
 800622c:	fb01 f303 	mul.w	r3, r1, r3
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	3332      	adds	r3, #50	@ 0x32
 8006236:	4a08      	ldr	r2, [pc, #32]	@ (8006258 <UART_SetConfig+0x4e4>)
 8006238:	fba2 2303 	umull	r2, r3, r2, r3
 800623c:	095b      	lsrs	r3, r3, #5
 800623e:	f003 020f 	and.w	r2, r3, #15
 8006242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4422      	add	r2, r4
 800624a:	609a      	str	r2, [r3, #8]
}
 800624c:	bf00      	nop
 800624e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006252:	46bd      	mov	sp, r7
 8006254:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006258:	51eb851f 	.word	0x51eb851f

0800625c <__NVIC_SetPriority>:
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	4603      	mov	r3, r0
 8006264:	6039      	str	r1, [r7, #0]
 8006266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800626c:	2b00      	cmp	r3, #0
 800626e:	db0a      	blt.n	8006286 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	b2da      	uxtb	r2, r3
 8006274:	490c      	ldr	r1, [pc, #48]	@ (80062a8 <__NVIC_SetPriority+0x4c>)
 8006276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627a:	0112      	lsls	r2, r2, #4
 800627c:	b2d2      	uxtb	r2, r2
 800627e:	440b      	add	r3, r1
 8006280:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006284:	e00a      	b.n	800629c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	b2da      	uxtb	r2, r3
 800628a:	4908      	ldr	r1, [pc, #32]	@ (80062ac <__NVIC_SetPriority+0x50>)
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	f003 030f 	and.w	r3, r3, #15
 8006292:	3b04      	subs	r3, #4
 8006294:	0112      	lsls	r2, r2, #4
 8006296:	b2d2      	uxtb	r2, r2
 8006298:	440b      	add	r3, r1
 800629a:	761a      	strb	r2, [r3, #24]
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr
 80062a8:	e000e100 	.word	0xe000e100
 80062ac:	e000ed00 	.word	0xe000ed00

080062b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <SysTick_Handler+0x1c>)
 80062b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062b8:	f002 f8c6 	bl	8008448 <xTaskGetSchedulerState>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d001      	beq.n	80062c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062c2:	f003 f999 	bl	80095f8 <xPortSysTickHandler>
  }
}
 80062c6:	bf00      	nop
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	e000e010 	.word	0xe000e010

080062d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062d0:	b580      	push	{r7, lr}
 80062d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062d4:	2100      	movs	r1, #0
 80062d6:	f06f 0004 	mvn.w	r0, #4
 80062da:	f7ff ffbf 	bl	800625c <__NVIC_SetPriority>
#endif
}
 80062de:	bf00      	nop
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062ea:	f3ef 8305 	mrs	r3, IPSR
 80062ee:	603b      	str	r3, [r7, #0]
  return(result);
 80062f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d003      	beq.n	80062fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80062f6:	f06f 0305 	mvn.w	r3, #5
 80062fa:	607b      	str	r3, [r7, #4]
 80062fc:	e00c      	b.n	8006318 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80062fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006328 <osKernelInitialize+0x44>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d105      	bne.n	8006312 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006306:	4b08      	ldr	r3, [pc, #32]	@ (8006328 <osKernelInitialize+0x44>)
 8006308:	2201      	movs	r2, #1
 800630a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800630c:	2300      	movs	r3, #0
 800630e:	607b      	str	r3, [r7, #4]
 8006310:	e002      	b.n	8006318 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006316:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006318:	687b      	ldr	r3, [r7, #4]
}
 800631a:	4618      	mov	r0, r3
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	20000430 	.word	0x20000430

0800632c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006332:	f3ef 8305 	mrs	r3, IPSR
 8006336:	603b      	str	r3, [r7, #0]
  return(result);
 8006338:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <osKernelStart+0x1a>
    stat = osErrorISR;
 800633e:	f06f 0305 	mvn.w	r3, #5
 8006342:	607b      	str	r3, [r7, #4]
 8006344:	e010      	b.n	8006368 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006346:	4b0b      	ldr	r3, [pc, #44]	@ (8006374 <osKernelStart+0x48>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d109      	bne.n	8006362 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800634e:	f7ff ffbf 	bl	80062d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006352:	4b08      	ldr	r3, [pc, #32]	@ (8006374 <osKernelStart+0x48>)
 8006354:	2202      	movs	r2, #2
 8006356:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006358:	f001 fbb4 	bl	8007ac4 <vTaskStartScheduler>
      stat = osOK;
 800635c:	2300      	movs	r3, #0
 800635e:	607b      	str	r3, [r7, #4]
 8006360:	e002      	b.n	8006368 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006366:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006368:	687b      	ldr	r3, [r7, #4]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3708      	adds	r7, #8
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20000430 	.word	0x20000430

08006378 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006378:	b580      	push	{r7, lr}
 800637a:	b08e      	sub	sp, #56	@ 0x38
 800637c:	af04      	add	r7, sp, #16
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006384:	2300      	movs	r3, #0
 8006386:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006388:	f3ef 8305 	mrs	r3, IPSR
 800638c:	617b      	str	r3, [r7, #20]
  return(result);
 800638e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006390:	2b00      	cmp	r3, #0
 8006392:	d17e      	bne.n	8006492 <osThreadNew+0x11a>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d07b      	beq.n	8006492 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800639a:	2380      	movs	r3, #128	@ 0x80
 800639c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800639e:	2318      	movs	r3, #24
 80063a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063a2:	2300      	movs	r3, #0
 80063a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d045      	beq.n	800643e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d002      	beq.n	80063c0 <osThreadNew+0x48>
        name = attr->name;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d002      	beq.n	80063ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d008      	beq.n	80063e6 <osThreadNew+0x6e>
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	2b38      	cmp	r3, #56	@ 0x38
 80063d8:	d805      	bhi.n	80063e6 <osThreadNew+0x6e>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <osThreadNew+0x72>
        return (NULL);
 80063e6:	2300      	movs	r3, #0
 80063e8:	e054      	b.n	8006494 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	089b      	lsrs	r3, r3, #2
 80063f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00e      	beq.n	8006420 <osThreadNew+0xa8>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	2b5b      	cmp	r3, #91	@ 0x5b
 8006408:	d90a      	bls.n	8006420 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800640e:	2b00      	cmp	r3, #0
 8006410:	d006      	beq.n	8006420 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <osThreadNew+0xa8>
        mem = 1;
 800641a:	2301      	movs	r3, #1
 800641c:	61bb      	str	r3, [r7, #24]
 800641e:	e010      	b.n	8006442 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10c      	bne.n	8006442 <osThreadNew+0xca>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d108      	bne.n	8006442 <osThreadNew+0xca>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d104      	bne.n	8006442 <osThreadNew+0xca>
          mem = 0;
 8006438:	2300      	movs	r3, #0
 800643a:	61bb      	str	r3, [r7, #24]
 800643c:	e001      	b.n	8006442 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800643e:	2300      	movs	r3, #0
 8006440:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d110      	bne.n	800646a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006450:	9202      	str	r2, [sp, #8]
 8006452:	9301      	str	r3, [sp, #4]
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	6a3a      	ldr	r2, [r7, #32]
 800645c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f001 f8e0 	bl	8007624 <xTaskCreateStatic>
 8006464:	4603      	mov	r3, r0
 8006466:	613b      	str	r3, [r7, #16]
 8006468:	e013      	b.n	8006492 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d110      	bne.n	8006492 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	b29a      	uxth	r2, r3
 8006474:	f107 0310 	add.w	r3, r7, #16
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f001 f92e 	bl	80076e4 <xTaskCreate>
 8006488:	4603      	mov	r3, r0
 800648a:	2b01      	cmp	r3, #1
 800648c:	d001      	beq.n	8006492 <osThreadNew+0x11a>
            hTask = NULL;
 800648e:	2300      	movs	r3, #0
 8006490:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006492:	693b      	ldr	r3, [r7, #16]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3728      	adds	r7, #40	@ 0x28
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064a4:	f3ef 8305 	mrs	r3, IPSR
 80064a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80064aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d003      	beq.n	80064b8 <osDelay+0x1c>
    stat = osErrorISR;
 80064b0:	f06f 0305 	mvn.w	r3, #5
 80064b4:	60fb      	str	r3, [r7, #12]
 80064b6:	e007      	b.n	80064c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f001 fac8 	bl	8007a58 <vTaskDelay>
    }
  }

  return (stat);
 80064c8:	68fb      	ldr	r3, [r7, #12]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3710      	adds	r7, #16
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
	...

080064d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	4a07      	ldr	r2, [pc, #28]	@ (8006500 <vApplicationGetIdleTaskMemory+0x2c>)
 80064e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	4a06      	ldr	r2, [pc, #24]	@ (8006504 <vApplicationGetIdleTaskMemory+0x30>)
 80064ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2280      	movs	r2, #128	@ 0x80
 80064f0:	601a      	str	r2, [r3, #0]
}
 80064f2:	bf00      	nop
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20000434 	.word	0x20000434
 8006504:	20000490 	.word	0x20000490

08006508 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4a07      	ldr	r2, [pc, #28]	@ (8006534 <vApplicationGetTimerTaskMemory+0x2c>)
 8006518:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	4a06      	ldr	r2, [pc, #24]	@ (8006538 <vApplicationGetTimerTaskMemory+0x30>)
 800651e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006526:	601a      	str	r2, [r3, #0]
}
 8006528:	bf00      	nop
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr
 8006534:	20000690 	.word	0x20000690
 8006538:	200006ec 	.word	0x200006ec

0800653c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08e      	sub	sp, #56	@ 0x38
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006546:	2300      	movs	r3, #0
 8006548:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800654e:	2300      	movs	r3, #0
 8006550:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10b      	bne.n	8006570 <xEventGroupSetBits+0x34>
	__asm volatile
 8006558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655c:	f383 8811 	msr	BASEPRI, r3
 8006560:	f3bf 8f6f 	isb	sy
 8006564:	f3bf 8f4f 	dsb	sy
 8006568:	613b      	str	r3, [r7, #16]
}
 800656a:	bf00      	nop
 800656c:	bf00      	nop
 800656e:	e7fd      	b.n	800656c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006576:	d30b      	bcc.n	8006590 <xEventGroupSetBits+0x54>
	__asm volatile
 8006578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657c:	f383 8811 	msr	BASEPRI, r3
 8006580:	f3bf 8f6f 	isb	sy
 8006584:	f3bf 8f4f 	dsb	sy
 8006588:	60fb      	str	r3, [r7, #12]
}
 800658a:	bf00      	nop
 800658c:	bf00      	nop
 800658e:	e7fd      	b.n	800658c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006592:	3304      	adds	r3, #4
 8006594:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006598:	3308      	adds	r3, #8
 800659a:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800659c:	f001 fafa 	bl	8007b94 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80065a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	431a      	orrs	r2, r3
 80065ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80065b2:	e03c      	b.n	800662e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80065b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80065ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80065c0:	2300      	movs	r3, #0
 80065c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80065ca:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80065d2:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d108      	bne.n	80065f0 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80065de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	4013      	ands	r3, r2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00b      	beq.n	8006602 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80065ea:	2301      	movs	r3, #1
 80065ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065ee:	e008      	b.n	8006602 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	4013      	ands	r3, r2
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d101      	bne.n	8006602 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80065fe:	2301      	movs	r3, #1
 8006600:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8006602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006604:	2b00      	cmp	r3, #0
 8006606:	d010      	beq.n	800662a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8006612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	4313      	orrs	r3, r2
 8006618:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800661a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006622:	4619      	mov	r1, r3
 8006624:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006626:	f001 fd3f 	bl	80080a8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800662a:	69fb      	ldr	r3, [r7, #28]
 800662c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800662e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006630:	6a3b      	ldr	r3, [r7, #32]
 8006632:	429a      	cmp	r2, r3
 8006634:	d1be      	bne.n	80065b4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	43db      	mvns	r3, r3
 800663e:	401a      	ands	r2, r3
 8006640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006642:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006644:	f001 fab4 	bl	8007bb0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664a:	681b      	ldr	r3, [r3, #0]
}
 800664c:	4618      	mov	r0, r3
 800664e:	3738      	adds	r7, #56	@ 0x38
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800665e:	6839      	ldr	r1, [r7, #0]
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff ff6b 	bl	800653c <xEventGroupSetBits>
}
 8006666:	bf00      	nop
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	68f9      	ldr	r1, [r7, #12]
 8006682:	4804      	ldr	r0, [pc, #16]	@ (8006694 <xEventGroupSetBitsFromISR+0x24>)
 8006684:	f002 fdd8 	bl	8009238 <xTimerPendFunctionCallFromISR>
 8006688:	6178      	str	r0, [r7, #20]

		return xReturn;
 800668a:	697b      	ldr	r3, [r7, #20]
	}
 800668c:	4618      	mov	r0, r3
 800668e:	3718      	adds	r7, #24
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	08006655 	.word	0x08006655

08006698 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f103 0208 	add.w	r2, r3, #8
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80066b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f103 0208 	add.w	r2, r3, #8
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f103 0208 	add.w	r2, r3, #8
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80066e6:	bf00      	nop
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066f2:	b480      	push	{r7}
 80066f4:	b085      	sub	sp, #20
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	689a      	ldr	r2, [r3, #8]
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	683a      	ldr	r2, [r7, #0]
 8006716:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	683a      	ldr	r2, [r7, #0]
 800671c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	1c5a      	adds	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	601a      	str	r2, [r3, #0]
}
 800672e:	bf00      	nop
 8006730:	3714      	adds	r7, #20
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800673a:	b480      	push	{r7}
 800673c:	b085      	sub	sp, #20
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006750:	d103      	bne.n	800675a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	e00c      	b.n	8006774 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	3308      	adds	r3, #8
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	e002      	b.n	8006768 <vListInsert+0x2e>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	429a      	cmp	r2, r3
 8006772:	d2f6      	bcs.n	8006762 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	683a      	ldr	r2, [r7, #0]
 800678e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	601a      	str	r2, [r3, #0]
}
 80067a0:	bf00      	nop
 80067a2:	3714      	adds	r7, #20
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80067ac:	b480      	push	{r7}
 80067ae:	b085      	sub	sp, #20
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	6892      	ldr	r2, [r2, #8]
 80067c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	6852      	ldr	r2, [r2, #4]
 80067cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d103      	bne.n	80067e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	1e5a      	subs	r2, r3, #1
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <xQueueGenericReset+0x2c>
	__asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	60bb      	str	r3, [r7, #8]
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	e7fd      	b.n	8006828 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800682c:	f002 fe54 	bl	80094d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006838:	68f9      	ldr	r1, [r7, #12]
 800683a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800683c:	fb01 f303 	mul.w	r3, r1, r3
 8006840:	441a      	add	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800685c:	3b01      	subs	r3, #1
 800685e:	68f9      	ldr	r1, [r7, #12]
 8006860:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006862:	fb01 f303 	mul.w	r3, r1, r3
 8006866:	441a      	add	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	22ff      	movs	r2, #255	@ 0xff
 8006870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	22ff      	movs	r2, #255	@ 0xff
 8006878:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d114      	bne.n	80068ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d01a      	beq.n	80068c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	3310      	adds	r3, #16
 800688e:	4618      	mov	r0, r3
 8006890:	f001 fba6 	bl	8007fe0 <xTaskRemoveFromEventList>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d012      	beq.n	80068c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800689a:	4b0d      	ldr	r3, [pc, #52]	@ (80068d0 <xQueueGenericReset+0xd0>)
 800689c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068a0:	601a      	str	r2, [r3, #0]
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	e009      	b.n	80068c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	3310      	adds	r3, #16
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff fef1 	bl	8006698 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	3324      	adds	r3, #36	@ 0x24
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff feec 	bl	8006698 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80068c0:	f002 fe3c 	bl	800953c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80068c4:	2301      	movs	r3, #1
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	e000ed04 	.word	0xe000ed04

080068d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b08e      	sub	sp, #56	@ 0x38
 80068d8:	af02      	add	r7, sp, #8
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
 80068e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10b      	bne.n	8006900 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80068e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ec:	f383 8811 	msr	BASEPRI, r3
 80068f0:	f3bf 8f6f 	isb	sy
 80068f4:	f3bf 8f4f 	dsb	sy
 80068f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80068fa:	bf00      	nop
 80068fc:	bf00      	nop
 80068fe:	e7fd      	b.n	80068fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10b      	bne.n	800691e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006918:	bf00      	nop
 800691a:	bf00      	nop
 800691c:	e7fd      	b.n	800691a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <xQueueGenericCreateStatic+0x56>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <xQueueGenericCreateStatic+0x5a>
 800692a:	2301      	movs	r3, #1
 800692c:	e000      	b.n	8006930 <xQueueGenericCreateStatic+0x5c>
 800692e:	2300      	movs	r3, #0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d10b      	bne.n	800694c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006938:	f383 8811 	msr	BASEPRI, r3
 800693c:	f3bf 8f6f 	isb	sy
 8006940:	f3bf 8f4f 	dsb	sy
 8006944:	623b      	str	r3, [r7, #32]
}
 8006946:	bf00      	nop
 8006948:	bf00      	nop
 800694a:	e7fd      	b.n	8006948 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d102      	bne.n	8006958 <xQueueGenericCreateStatic+0x84>
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d101      	bne.n	800695c <xQueueGenericCreateStatic+0x88>
 8006958:	2301      	movs	r3, #1
 800695a:	e000      	b.n	800695e <xQueueGenericCreateStatic+0x8a>
 800695c:	2300      	movs	r3, #0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10b      	bne.n	800697a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	61fb      	str	r3, [r7, #28]
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	e7fd      	b.n	8006976 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800697a:	2350      	movs	r3, #80	@ 0x50
 800697c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b50      	cmp	r3, #80	@ 0x50
 8006982:	d00b      	beq.n	800699c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	61bb      	str	r3, [r7, #24]
}
 8006996:	bf00      	nop
 8006998:	bf00      	nop
 800699a:	e7fd      	b.n	8006998 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800699c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80069a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00d      	beq.n	80069c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80069a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	4613      	mov	r3, r2
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	68b9      	ldr	r1, [r7, #8]
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 f840 	bl	8006a44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3730      	adds	r7, #48	@ 0x30
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b08a      	sub	sp, #40	@ 0x28
 80069d2:	af02      	add	r7, sp, #8
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	4613      	mov	r3, r2
 80069da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10b      	bne.n	80069fa <xQueueGenericCreate+0x2c>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	613b      	str	r3, [r7, #16]
}
 80069f4:	bf00      	nop
 80069f6:	bf00      	nop
 80069f8:	e7fd      	b.n	80069f6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	fb02 f303 	mul.w	r3, r2, r3
 8006a02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	3350      	adds	r3, #80	@ 0x50
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f002 fe87 	bl	800971c <pvPortMalloc>
 8006a0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d011      	beq.n	8006a3a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	3350      	adds	r3, #80	@ 0x50
 8006a1e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a28:	79fa      	ldrb	r2, [r7, #7]
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	697a      	ldr	r2, [r7, #20]
 8006a32:	68b9      	ldr	r1, [r7, #8]
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f000 f805 	bl	8006a44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a3a:	69bb      	ldr	r3, [r7, #24]
	}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3720      	adds	r7, #32
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d103      	bne.n	8006a60 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	e002      	b.n	8006a66 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a72:	2101      	movs	r1, #1
 8006a74:	69b8      	ldr	r0, [r7, #24]
 8006a76:	f7ff fec3 	bl	8006800 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	78fa      	ldrb	r2, [r7, #3]
 8006a7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a82:	bf00      	nop
 8006a84:	3710      	adds	r7, #16
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b082      	sub	sp, #8
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d00e      	beq.n	8006ab6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006aaa:	2300      	movs	r3, #0
 8006aac:	2200      	movs	r2, #0
 8006aae:	2100      	movs	r1, #0
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f851 	bl	8006b58 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b086      	sub	sp, #24
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	617b      	str	r3, [r7, #20]
 8006acc:	2300      	movs	r3, #0
 8006ace:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006ad0:	79fb      	ldrb	r3, [r7, #7]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	6939      	ldr	r1, [r7, #16]
 8006ad6:	6978      	ldr	r0, [r7, #20]
 8006ad8:	f7ff ff79 	bl	80069ce <xQueueGenericCreate>
 8006adc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f7ff ffd3 	bl	8006a8a <prvInitialiseMutex>

		return xNewQueue;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
	}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3718      	adds	r7, #24
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b086      	sub	sp, #24
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
 8006af6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10b      	bne.n	8006b16 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	613b      	str	r3, [r7, #16]
}
 8006b10:	bf00      	nop
 8006b12:	bf00      	nop
 8006b14:	e7fd      	b.n	8006b12 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d90b      	bls.n	8006b36 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	60fb      	str	r3, [r7, #12]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b36:	2202      	movs	r2, #2
 8006b38:	2100      	movs	r1, #0
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff ff47 	bl	80069ce <xQueueGenericCreate>
 8006b40:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006b4e:	697b      	ldr	r3, [r7, #20]
	}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3718      	adds	r7, #24
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b08e      	sub	sp, #56	@ 0x38
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b66:	2300      	movs	r3, #0
 8006b68:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d10b      	bne.n	8006b8c <xQueueGenericSend+0x34>
	__asm volatile
 8006b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b78:	f383 8811 	msr	BASEPRI, r3
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006b86:	bf00      	nop
 8006b88:	bf00      	nop
 8006b8a:	e7fd      	b.n	8006b88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d103      	bne.n	8006b9a <xQueueGenericSend+0x42>
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <xQueueGenericSend+0x46>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e000      	b.n	8006ba0 <xQueueGenericSend+0x48>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10b      	bne.n	8006bbc <xQueueGenericSend+0x64>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006bb6:	bf00      	nop
 8006bb8:	bf00      	nop
 8006bba:	e7fd      	b.n	8006bb8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d103      	bne.n	8006bca <xQueueGenericSend+0x72>
 8006bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <xQueueGenericSend+0x76>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e000      	b.n	8006bd0 <xQueueGenericSend+0x78>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d10b      	bne.n	8006bec <xQueueGenericSend+0x94>
	__asm volatile
 8006bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd8:	f383 8811 	msr	BASEPRI, r3
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	623b      	str	r3, [r7, #32]
}
 8006be6:	bf00      	nop
 8006be8:	bf00      	nop
 8006bea:	e7fd      	b.n	8006be8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bec:	f001 fc2c 	bl	8008448 <xTaskGetSchedulerState>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d102      	bne.n	8006bfc <xQueueGenericSend+0xa4>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <xQueueGenericSend+0xa8>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e000      	b.n	8006c02 <xQueueGenericSend+0xaa>
 8006c00:	2300      	movs	r3, #0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10b      	bne.n	8006c1e <xQueueGenericSend+0xc6>
	__asm volatile
 8006c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0a:	f383 8811 	msr	BASEPRI, r3
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f3bf 8f4f 	dsb	sy
 8006c16:	61fb      	str	r3, [r7, #28]
}
 8006c18:	bf00      	nop
 8006c1a:	bf00      	nop
 8006c1c:	e7fd      	b.n	8006c1a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c1e:	f002 fc5b 	bl	80094d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d302      	bcc.n	8006c34 <xQueueGenericSend+0xdc>
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d129      	bne.n	8006c88 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c34:	683a      	ldr	r2, [r7, #0]
 8006c36:	68b9      	ldr	r1, [r7, #8]
 8006c38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c3a:	f000 fb5b 	bl	80072f4 <prvCopyDataToQueue>
 8006c3e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d010      	beq.n	8006c6a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4a:	3324      	adds	r3, #36	@ 0x24
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f001 f9c7 	bl	8007fe0 <xTaskRemoveFromEventList>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d013      	beq.n	8006c80 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006c58:	4b3f      	ldr	r3, [pc, #252]	@ (8006d58 <xQueueGenericSend+0x200>)
 8006c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	e00a      	b.n	8006c80 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d007      	beq.n	8006c80 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006c70:	4b39      	ldr	r3, [pc, #228]	@ (8006d58 <xQueueGenericSend+0x200>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006c80:	f002 fc5c 	bl	800953c <vPortExitCritical>
				return pdPASS;
 8006c84:	2301      	movs	r3, #1
 8006c86:	e063      	b.n	8006d50 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d103      	bne.n	8006c96 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c8e:	f002 fc55 	bl	800953c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006c92:	2300      	movs	r3, #0
 8006c94:	e05c      	b.n	8006d50 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d106      	bne.n	8006caa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c9c:	f107 0314 	add.w	r3, r7, #20
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f001 fa65 	bl	8008170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006caa:	f002 fc47 	bl	800953c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cae:	f000 ff71 	bl	8007b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cb2:	f002 fc11 	bl	80094d8 <vPortEnterCritical>
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cbc:	b25b      	sxtb	r3, r3
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cc2:	d103      	bne.n	8006ccc <xQueueGenericSend+0x174>
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cd2:	b25b      	sxtb	r3, r3
 8006cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cd8:	d103      	bne.n	8006ce2 <xQueueGenericSend+0x18a>
 8006cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ce2:	f002 fc2b 	bl	800953c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ce6:	1d3a      	adds	r2, r7, #4
 8006ce8:	f107 0314 	add.w	r3, r7, #20
 8006cec:	4611      	mov	r1, r2
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f001 fa54 	bl	800819c <xTaskCheckForTimeOut>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d124      	bne.n	8006d44 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006cfa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006cfc:	f000 fbf2 	bl	80074e4 <prvIsQueueFull>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d018      	beq.n	8006d38 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d08:	3310      	adds	r3, #16
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	4611      	mov	r1, r2
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f001 f914 	bl	8007f3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d16:	f000 fb7d 	bl	8007414 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d1a:	f000 ff49 	bl	8007bb0 <xTaskResumeAll>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f47f af7c 	bne.w	8006c1e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006d26:	4b0c      	ldr	r3, [pc, #48]	@ (8006d58 <xQueueGenericSend+0x200>)
 8006d28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	f3bf 8f4f 	dsb	sy
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	e772      	b.n	8006c1e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d3a:	f000 fb6b 	bl	8007414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d3e:	f000 ff37 	bl	8007bb0 <xTaskResumeAll>
 8006d42:	e76c      	b.n	8006c1e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006d44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d46:	f000 fb65 	bl	8007414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d4a:	f000 ff31 	bl	8007bb0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006d4e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3738      	adds	r7, #56	@ 0x38
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	e000ed04 	.word	0xe000ed04

08006d5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b090      	sub	sp, #64	@ 0x40
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
 8006d68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10b      	bne.n	8006d8c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d86:	bf00      	nop
 8006d88:	bf00      	nop
 8006d8a:	e7fd      	b.n	8006d88 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d103      	bne.n	8006d9a <xQueueGenericSendFromISR+0x3e>
 8006d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d101      	bne.n	8006d9e <xQueueGenericSendFromISR+0x42>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e000      	b.n	8006da0 <xQueueGenericSendFromISR+0x44>
 8006d9e:	2300      	movs	r3, #0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10b      	bne.n	8006dbc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da8:	f383 8811 	msr	BASEPRI, r3
 8006dac:	f3bf 8f6f 	isb	sy
 8006db0:	f3bf 8f4f 	dsb	sy
 8006db4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006db6:	bf00      	nop
 8006db8:	bf00      	nop
 8006dba:	e7fd      	b.n	8006db8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d103      	bne.n	8006dca <xQueueGenericSendFromISR+0x6e>
 8006dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d101      	bne.n	8006dce <xQueueGenericSendFromISR+0x72>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e000      	b.n	8006dd0 <xQueueGenericSendFromISR+0x74>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d10b      	bne.n	8006dec <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd8:	f383 8811 	msr	BASEPRI, r3
 8006ddc:	f3bf 8f6f 	isb	sy
 8006de0:	f3bf 8f4f 	dsb	sy
 8006de4:	623b      	str	r3, [r7, #32]
}
 8006de6:	bf00      	nop
 8006de8:	bf00      	nop
 8006dea:	e7fd      	b.n	8006de8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dec:	f002 fc54 	bl	8009698 <vPortValidateInterruptPriority>
	__asm volatile
 8006df0:	f3ef 8211 	mrs	r2, BASEPRI
 8006df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	61fa      	str	r2, [r7, #28]
 8006e06:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8006e08:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e0a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d302      	bcc.n	8006e1e <xQueueGenericSendFromISR+0xc2>
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d12f      	bne.n	8006e7e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e2e:	683a      	ldr	r2, [r7, #0]
 8006e30:	68b9      	ldr	r1, [r7, #8]
 8006e32:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006e34:	f000 fa5e 	bl	80072f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006e38:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e40:	d112      	bne.n	8006e68 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d016      	beq.n	8006e78 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4c:	3324      	adds	r3, #36	@ 0x24
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f001 f8c6 	bl	8007fe0 <xTaskRemoveFromEventList>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00e      	beq.n	8006e78 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00b      	beq.n	8006e78 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	e007      	b.n	8006e78 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006e68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	b25a      	sxtb	r2, r3
 8006e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006e7c:	e001      	b.n	8006e82 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e84:	617b      	str	r3, [r7, #20]
	__asm volatile
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f383 8811 	msr	BASEPRI, r3
}
 8006e8c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3740      	adds	r7, #64	@ 0x40
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b08c      	sub	sp, #48	@ 0x30
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10b      	bne.n	8006eca <xQueueReceive+0x32>
	__asm volatile
 8006eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb6:	f383 8811 	msr	BASEPRI, r3
 8006eba:	f3bf 8f6f 	isb	sy
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	623b      	str	r3, [r7, #32]
}
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop
 8006ec8:	e7fd      	b.n	8006ec6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d103      	bne.n	8006ed8 <xQueueReceive+0x40>
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <xQueueReceive+0x44>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e000      	b.n	8006ede <xQueueReceive+0x46>
 8006edc:	2300      	movs	r3, #0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10b      	bne.n	8006efa <xQueueReceive+0x62>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	61fb      	str	r3, [r7, #28]
}
 8006ef4:	bf00      	nop
 8006ef6:	bf00      	nop
 8006ef8:	e7fd      	b.n	8006ef6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006efa:	f001 faa5 	bl	8008448 <xTaskGetSchedulerState>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d102      	bne.n	8006f0a <xQueueReceive+0x72>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d101      	bne.n	8006f0e <xQueueReceive+0x76>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e000      	b.n	8006f10 <xQueueReceive+0x78>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10b      	bne.n	8006f2c <xQueueReceive+0x94>
	__asm volatile
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	f383 8811 	msr	BASEPRI, r3
 8006f1c:	f3bf 8f6f 	isb	sy
 8006f20:	f3bf 8f4f 	dsb	sy
 8006f24:	61bb      	str	r3, [r7, #24]
}
 8006f26:	bf00      	nop
 8006f28:	bf00      	nop
 8006f2a:	e7fd      	b.n	8006f28 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f2c:	f002 fad4 	bl	80094d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d01f      	beq.n	8006f7c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f3c:	68b9      	ldr	r1, [r7, #8]
 8006f3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f40:	f000 fa42 	bl	80073c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f46:	1e5a      	subs	r2, r3, #1
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00f      	beq.n	8006f74 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f56:	3310      	adds	r3, #16
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f001 f841 	bl	8007fe0 <xTaskRemoveFromEventList>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d007      	beq.n	8006f74 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006f64:	4b3c      	ldr	r3, [pc, #240]	@ (8007058 <xQueueReceive+0x1c0>)
 8006f66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006f74:	f002 fae2 	bl	800953c <vPortExitCritical>
				return pdPASS;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e069      	b.n	8007050 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d103      	bne.n	8006f8a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f82:	f002 fadb 	bl	800953c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f86:	2300      	movs	r3, #0
 8006f88:	e062      	b.n	8007050 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d106      	bne.n	8006f9e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f90:	f107 0310 	add.w	r3, r7, #16
 8006f94:	4618      	mov	r0, r3
 8006f96:	f001 f8eb 	bl	8008170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f9e:	f002 facd 	bl	800953c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006fa2:	f000 fdf7 	bl	8007b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006fa6:	f002 fa97 	bl	80094d8 <vPortEnterCritical>
 8006faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fb0:	b25b      	sxtb	r3, r3
 8006fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fb6:	d103      	bne.n	8006fc0 <xQueueReceive+0x128>
 8006fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006fc6:	b25b      	sxtb	r3, r3
 8006fc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006fcc:	d103      	bne.n	8006fd6 <xQueueReceive+0x13e>
 8006fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fd6:	f002 fab1 	bl	800953c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fda:	1d3a      	adds	r2, r7, #4
 8006fdc:	f107 0310 	add.w	r3, r7, #16
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f001 f8da 	bl	800819c <xTaskCheckForTimeOut>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d123      	bne.n	8007036 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ff0:	f000 fa62 	bl	80074b8 <prvIsQueueEmpty>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d017      	beq.n	800702a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffc:	3324      	adds	r3, #36	@ 0x24
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	4611      	mov	r1, r2
 8007002:	4618      	mov	r0, r3
 8007004:	f000 ff9a 	bl	8007f3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007008:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800700a:	f000 fa03 	bl	8007414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800700e:	f000 fdcf 	bl	8007bb0 <xTaskResumeAll>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d189      	bne.n	8006f2c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007018:	4b0f      	ldr	r3, [pc, #60]	@ (8007058 <xQueueReceive+0x1c0>)
 800701a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800701e:	601a      	str	r2, [r3, #0]
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	e780      	b.n	8006f2c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800702a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800702c:	f000 f9f2 	bl	8007414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007030:	f000 fdbe 	bl	8007bb0 <xTaskResumeAll>
 8007034:	e77a      	b.n	8006f2c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007038:	f000 f9ec 	bl	8007414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800703c:	f000 fdb8 	bl	8007bb0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007040:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007042:	f000 fa39 	bl	80074b8 <prvIsQueueEmpty>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	f43f af6f 	beq.w	8006f2c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800704e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007050:	4618      	mov	r0, r3
 8007052:	3730      	adds	r7, #48	@ 0x30
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	e000ed04 	.word	0xe000ed04

0800705c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b08e      	sub	sp, #56	@ 0x38
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007066:	2300      	movs	r3, #0
 8007068:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800706e:	2300      	movs	r3, #0
 8007070:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10b      	bne.n	8007090 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707c:	f383 8811 	msr	BASEPRI, r3
 8007080:	f3bf 8f6f 	isb	sy
 8007084:	f3bf 8f4f 	dsb	sy
 8007088:	623b      	str	r3, [r7, #32]
}
 800708a:	bf00      	nop
 800708c:	bf00      	nop
 800708e:	e7fd      	b.n	800708c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	61fb      	str	r3, [r7, #28]
}
 80070aa:	bf00      	nop
 80070ac:	bf00      	nop
 80070ae:	e7fd      	b.n	80070ac <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070b0:	f001 f9ca 	bl	8008448 <xTaskGetSchedulerState>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d102      	bne.n	80070c0 <xQueueSemaphoreTake+0x64>
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <xQueueSemaphoreTake+0x68>
 80070c0:	2301      	movs	r3, #1
 80070c2:	e000      	b.n	80070c6 <xQueueSemaphoreTake+0x6a>
 80070c4:	2300      	movs	r3, #0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10b      	bne.n	80070e2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80070ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	61bb      	str	r3, [r7, #24]
}
 80070dc:	bf00      	nop
 80070de:	bf00      	nop
 80070e0:	e7fd      	b.n	80070de <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070e2:	f002 f9f9 	bl	80094d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80070e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ea:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80070ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d024      	beq.n	800713c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80070f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f4:	1e5a      	subs	r2, r3, #1
 80070f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80070fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d104      	bne.n	800710c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007102:	f001 fb1b 	bl	800873c <pvTaskIncrementMutexHeldCount>
 8007106:	4602      	mov	r2, r0
 8007108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800710c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00f      	beq.n	8007134 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007116:	3310      	adds	r3, #16
 8007118:	4618      	mov	r0, r3
 800711a:	f000 ff61 	bl	8007fe0 <xTaskRemoveFromEventList>
 800711e:	4603      	mov	r3, r0
 8007120:	2b00      	cmp	r3, #0
 8007122:	d007      	beq.n	8007134 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007124:	4b54      	ldr	r3, [pc, #336]	@ (8007278 <xQueueSemaphoreTake+0x21c>)
 8007126:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800712a:	601a      	str	r2, [r3, #0]
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007134:	f002 fa02 	bl	800953c <vPortExitCritical>
				return pdPASS;
 8007138:	2301      	movs	r3, #1
 800713a:	e098      	b.n	800726e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d112      	bne.n	8007168 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00b      	beq.n	8007160 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714c:	f383 8811 	msr	BASEPRI, r3
 8007150:	f3bf 8f6f 	isb	sy
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	617b      	str	r3, [r7, #20]
}
 800715a:	bf00      	nop
 800715c:	bf00      	nop
 800715e:	e7fd      	b.n	800715c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007160:	f002 f9ec 	bl	800953c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007164:	2300      	movs	r3, #0
 8007166:	e082      	b.n	800726e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800716a:	2b00      	cmp	r3, #0
 800716c:	d106      	bne.n	800717c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800716e:	f107 030c 	add.w	r3, r7, #12
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fffc 	bl	8008170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007178:	2301      	movs	r3, #1
 800717a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800717c:	f002 f9de 	bl	800953c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007180:	f000 fd08 	bl	8007b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007184:	f002 f9a8 	bl	80094d8 <vPortEnterCritical>
 8007188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800718e:	b25b      	sxtb	r3, r3
 8007190:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007194:	d103      	bne.n	800719e <xQueueSemaphoreTake+0x142>
 8007196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800719e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071a4:	b25b      	sxtb	r3, r3
 80071a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071aa:	d103      	bne.n	80071b4 <xQueueSemaphoreTake+0x158>
 80071ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071b4:	f002 f9c2 	bl	800953c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071b8:	463a      	mov	r2, r7
 80071ba:	f107 030c 	add.w	r3, r7, #12
 80071be:	4611      	mov	r1, r2
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 ffeb 	bl	800819c <xTaskCheckForTimeOut>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d132      	bne.n	8007232 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80071ce:	f000 f973 	bl	80074b8 <prvIsQueueEmpty>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d026      	beq.n	8007226 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d109      	bne.n	80071f4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80071e0:	f002 f97a 	bl	80094d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	4618      	mov	r0, r3
 80071ea:	f001 f94b 	bl	8008484 <xTaskPriorityInherit>
 80071ee:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80071f0:	f002 f9a4 	bl	800953c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f6:	3324      	adds	r3, #36	@ 0x24
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	4611      	mov	r1, r2
 80071fc:	4618      	mov	r0, r3
 80071fe:	f000 fe9d 	bl	8007f3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007202:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007204:	f000 f906 	bl	8007414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007208:	f000 fcd2 	bl	8007bb0 <xTaskResumeAll>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	f47f af67 	bne.w	80070e2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007214:	4b18      	ldr	r3, [pc, #96]	@ (8007278 <xQueueSemaphoreTake+0x21c>)
 8007216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	f3bf 8f4f 	dsb	sy
 8007220:	f3bf 8f6f 	isb	sy
 8007224:	e75d      	b.n	80070e2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007226:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007228:	f000 f8f4 	bl	8007414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800722c:	f000 fcc0 	bl	8007bb0 <xTaskResumeAll>
 8007230:	e757      	b.n	80070e2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007232:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007234:	f000 f8ee 	bl	8007414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007238:	f000 fcba 	bl	8007bb0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800723c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800723e:	f000 f93b 	bl	80074b8 <prvIsQueueEmpty>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	f43f af4c 	beq.w	80070e2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00d      	beq.n	800726c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007250:	f002 f942 	bl	80094d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007254:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007256:	f000 f835 	bl	80072c4 <prvGetDisinheritPriorityAfterTimeout>
 800725a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800725c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007262:	4618      	mov	r0, r3
 8007264:	f001 f9e6 	bl	8008634 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007268:	f002 f968 	bl	800953c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800726c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800726e:	4618      	mov	r0, r3
 8007270:	3738      	adds	r7, #56	@ 0x38
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	e000ed04 	.word	0xe000ed04

0800727c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10b      	bne.n	80072a6 <vQueueDelete+0x2a>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	60bb      	str	r3, [r7, #8]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f000 f95e 	bl	8007568 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d102      	bne.n	80072bc <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f002 fafe 	bl	80098b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80072bc:	bf00      	nop
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d006      	beq.n	80072e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	e001      	b.n	80072e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80072e2:	2300      	movs	r3, #0
 80072e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80072e6:	68fb      	ldr	r3, [r7, #12]
	}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007300:	2300      	movs	r3, #0
 8007302:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007308:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730e:	2b00      	cmp	r3, #0
 8007310:	d10d      	bne.n	800732e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d14d      	bne.n	80073b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	4618      	mov	r0, r3
 8007320:	f001 f918 	bl	8008554 <xTaskPriorityDisinherit>
 8007324:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2200      	movs	r2, #0
 800732a:	609a      	str	r2, [r3, #8]
 800732c:	e043      	b.n	80073b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d119      	bne.n	8007368 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6858      	ldr	r0, [r3, #4]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733c:	461a      	mov	r2, r3
 800733e:	68b9      	ldr	r1, [r7, #8]
 8007340:	f003 feb7 	bl	800b0b2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800734c:	441a      	add	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	429a      	cmp	r2, r3
 800735c:	d32b      	bcc.n	80073b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	605a      	str	r2, [r3, #4]
 8007366:	e026      	b.n	80073b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	68d8      	ldr	r0, [r3, #12]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007370:	461a      	mov	r2, r3
 8007372:	68b9      	ldr	r1, [r7, #8]
 8007374:	f003 fe9d 	bl	800b0b2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	68da      	ldr	r2, [r3, #12]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007380:	425b      	negs	r3, r3
 8007382:	441a      	add	r2, r3
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	429a      	cmp	r2, r3
 8007392:	d207      	bcs.n	80073a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	689a      	ldr	r2, [r3, #8]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739c:	425b      	negs	r3, r3
 800739e:	441a      	add	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d105      	bne.n	80073b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d002      	beq.n	80073b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	3b01      	subs	r3, #1
 80073b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1c5a      	adds	r2, r3, #1
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80073be:	697b      	ldr	r3, [r7, #20]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d018      	beq.n	800740c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	68da      	ldr	r2, [r3, #12]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e2:	441a      	add	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68da      	ldr	r2, [r3, #12]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d303      	bcc.n	80073fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68d9      	ldr	r1, [r3, #12]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007404:	461a      	mov	r2, r3
 8007406:	6838      	ldr	r0, [r7, #0]
 8007408:	f003 fe53 	bl	800b0b2 <memcpy>
	}
}
 800740c:	bf00      	nop
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800741c:	f002 f85c 	bl	80094d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007426:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007428:	e011      	b.n	800744e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742e:	2b00      	cmp	r3, #0
 8007430:	d012      	beq.n	8007458 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	3324      	adds	r3, #36	@ 0x24
 8007436:	4618      	mov	r0, r3
 8007438:	f000 fdd2 	bl	8007fe0 <xTaskRemoveFromEventList>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d001      	beq.n	8007446 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007442:	f000 ff0f 	bl	8008264 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	3b01      	subs	r3, #1
 800744a:	b2db      	uxtb	r3, r3
 800744c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800744e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007452:	2b00      	cmp	r3, #0
 8007454:	dce9      	bgt.n	800742a <prvUnlockQueue+0x16>
 8007456:	e000      	b.n	800745a <prvUnlockQueue+0x46>
					break;
 8007458:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	22ff      	movs	r2, #255	@ 0xff
 800745e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007462:	f002 f86b 	bl	800953c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007466:	f002 f837 	bl	80094d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007470:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007472:	e011      	b.n	8007498 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d012      	beq.n	80074a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	3310      	adds	r3, #16
 8007480:	4618      	mov	r0, r3
 8007482:	f000 fdad 	bl	8007fe0 <xTaskRemoveFromEventList>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d001      	beq.n	8007490 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800748c:	f000 feea 	bl	8008264 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007490:	7bbb      	ldrb	r3, [r7, #14]
 8007492:	3b01      	subs	r3, #1
 8007494:	b2db      	uxtb	r3, r3
 8007496:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800749c:	2b00      	cmp	r3, #0
 800749e:	dce9      	bgt.n	8007474 <prvUnlockQueue+0x60>
 80074a0:	e000      	b.n	80074a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	22ff      	movs	r2, #255	@ 0xff
 80074a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80074ac:	f002 f846 	bl	800953c <vPortExitCritical>
}
 80074b0:	bf00      	nop
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074c0:	f002 f80a 	bl	80094d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d102      	bne.n	80074d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074cc:	2301      	movs	r3, #1
 80074ce:	60fb      	str	r3, [r7, #12]
 80074d0:	e001      	b.n	80074d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074d2:	2300      	movs	r3, #0
 80074d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074d6:	f002 f831 	bl	800953c <vPortExitCritical>

	return xReturn;
 80074da:	68fb      	ldr	r3, [r7, #12]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074ec:	f001 fff4 	bl	80094d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d102      	bne.n	8007502 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	e001      	b.n	8007506 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007502:	2300      	movs	r3, #0
 8007504:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007506:	f002 f819 	bl	800953c <vPortExitCritical>

	return xReturn;
 800750a:	68fb      	ldr	r3, [r7, #12]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800751e:	2300      	movs	r3, #0
 8007520:	60fb      	str	r3, [r7, #12]
 8007522:	e014      	b.n	800754e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007524:	4a0f      	ldr	r2, [pc, #60]	@ (8007564 <vQueueAddToRegistry+0x50>)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10b      	bne.n	8007548 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007530:	490c      	ldr	r1, [pc, #48]	@ (8007564 <vQueueAddToRegistry+0x50>)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800753a:	4a0a      	ldr	r2, [pc, #40]	@ (8007564 <vQueueAddToRegistry+0x50>)
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	00db      	lsls	r3, r3, #3
 8007540:	4413      	add	r3, r2
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007546:	e006      	b.n	8007556 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	3301      	adds	r3, #1
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2b07      	cmp	r3, #7
 8007552:	d9e7      	bls.n	8007524 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007554:	bf00      	nop
 8007556:	bf00      	nop
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	20000aec 	.word	0x20000aec

08007568 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007570:	2300      	movs	r3, #0
 8007572:	60fb      	str	r3, [r7, #12]
 8007574:	e016      	b.n	80075a4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007576:	4a10      	ldr	r2, [pc, #64]	@ (80075b8 <vQueueUnregisterQueue+0x50>)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	00db      	lsls	r3, r3, #3
 800757c:	4413      	add	r3, r2
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	429a      	cmp	r2, r3
 8007584:	d10b      	bne.n	800759e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007586:	4a0c      	ldr	r2, [pc, #48]	@ (80075b8 <vQueueUnregisterQueue+0x50>)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2100      	movs	r1, #0
 800758c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007590:	4a09      	ldr	r2, [pc, #36]	@ (80075b8 <vQueueUnregisterQueue+0x50>)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	00db      	lsls	r3, r3, #3
 8007596:	4413      	add	r3, r2
 8007598:	2200      	movs	r2, #0
 800759a:	605a      	str	r2, [r3, #4]
				break;
 800759c:	e006      	b.n	80075ac <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	3301      	adds	r3, #1
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b07      	cmp	r3, #7
 80075a8:	d9e5      	bls.n	8007576 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80075aa:	bf00      	nop
 80075ac:	bf00      	nop
 80075ae:	3714      	adds	r7, #20
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr
 80075b8:	20000aec 	.word	0x20000aec

080075bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80075cc:	f001 ff84 	bl	80094d8 <vPortEnterCritical>
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075d6:	b25b      	sxtb	r3, r3
 80075d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075dc:	d103      	bne.n	80075e6 <vQueueWaitForMessageRestricted+0x2a>
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075ec:	b25b      	sxtb	r3, r3
 80075ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075f2:	d103      	bne.n	80075fc <vQueueWaitForMessageRestricted+0x40>
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075fc:	f001 ff9e 	bl	800953c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007604:	2b00      	cmp	r3, #0
 8007606:	d106      	bne.n	8007616 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	3324      	adds	r3, #36	@ 0x24
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	68b9      	ldr	r1, [r7, #8]
 8007610:	4618      	mov	r0, r3
 8007612:	f000 fcb9 	bl	8007f88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007616:	6978      	ldr	r0, [r7, #20]
 8007618:	f7ff fefc 	bl	8007414 <prvUnlockQueue>
	}
 800761c:	bf00      	nop
 800761e:	3718      	adds	r7, #24
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007624:	b580      	push	{r7, lr}
 8007626:	b08e      	sub	sp, #56	@ 0x38
 8007628:	af04      	add	r7, sp, #16
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]
 8007630:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10b      	bne.n	8007650 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	623b      	str	r3, [r7, #32]
}
 800764a:	bf00      	nop
 800764c:	bf00      	nop
 800764e:	e7fd      	b.n	800764c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007652:	2b00      	cmp	r3, #0
 8007654:	d10b      	bne.n	800766e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	61fb      	str	r3, [r7, #28]
}
 8007668:	bf00      	nop
 800766a:	bf00      	nop
 800766c:	e7fd      	b.n	800766a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800766e:	235c      	movs	r3, #92	@ 0x5c
 8007670:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	2b5c      	cmp	r3, #92	@ 0x5c
 8007676:	d00b      	beq.n	8007690 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	61bb      	str	r3, [r7, #24]
}
 800768a:	bf00      	nop
 800768c:	bf00      	nop
 800768e:	e7fd      	b.n	800768c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007690:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007694:	2b00      	cmp	r3, #0
 8007696:	d01e      	beq.n	80076d6 <xTaskCreateStatic+0xb2>
 8007698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800769a:	2b00      	cmp	r3, #0
 800769c:	d01b      	beq.n	80076d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800769e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80076a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80076a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076aa:	2202      	movs	r2, #2
 80076ac:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076b0:	2300      	movs	r3, #0
 80076b2:	9303      	str	r3, [sp, #12]
 80076b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b6:	9302      	str	r3, [sp, #8]
 80076b8:	f107 0314 	add.w	r3, r7, #20
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	68b9      	ldr	r1, [r7, #8]
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f000 f850 	bl	800776e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076d0:	f000 f8de 	bl	8007890 <prvAddNewTaskToReadyList>
 80076d4:	e001      	b.n	80076da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80076d6:	2300      	movs	r3, #0
 80076d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076da:	697b      	ldr	r3, [r7, #20]
	}
 80076dc:	4618      	mov	r0, r3
 80076de:	3728      	adds	r7, #40	@ 0x28
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b08c      	sub	sp, #48	@ 0x30
 80076e8:	af04      	add	r7, sp, #16
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	4613      	mov	r3, r2
 80076f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076f4:	88fb      	ldrh	r3, [r7, #6]
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	4618      	mov	r0, r3
 80076fa:	f002 f80f 	bl	800971c <pvPortMalloc>
 80076fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00e      	beq.n	8007724 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007706:	205c      	movs	r0, #92	@ 0x5c
 8007708:	f002 f808 	bl	800971c <pvPortMalloc>
 800770c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	697a      	ldr	r2, [r7, #20]
 8007718:	631a      	str	r2, [r3, #48]	@ 0x30
 800771a:	e005      	b.n	8007728 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800771c:	6978      	ldr	r0, [r7, #20]
 800771e:	f002 f8cb 	bl	80098b8 <vPortFree>
 8007722:	e001      	b.n	8007728 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007724:	2300      	movs	r3, #0
 8007726:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d017      	beq.n	800775e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007736:	88fa      	ldrh	r2, [r7, #6]
 8007738:	2300      	movs	r3, #0
 800773a:	9303      	str	r3, [sp, #12]
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	9302      	str	r3, [sp, #8]
 8007740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007742:	9301      	str	r3, [sp, #4]
 8007744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007746:	9300      	str	r3, [sp, #0]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	68b9      	ldr	r1, [r7, #8]
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f80e 	bl	800776e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007752:	69f8      	ldr	r0, [r7, #28]
 8007754:	f000 f89c 	bl	8007890 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007758:	2301      	movs	r3, #1
 800775a:	61bb      	str	r3, [r7, #24]
 800775c:	e002      	b.n	8007764 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800775e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007762:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007764:	69bb      	ldr	r3, [r7, #24]
	}
 8007766:	4618      	mov	r0, r3
 8007768:	3720      	adds	r7, #32
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b088      	sub	sp, #32
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	60b9      	str	r1, [r7, #8]
 8007778:	607a      	str	r2, [r7, #4]
 800777a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	461a      	mov	r2, r3
 8007786:	21a5      	movs	r1, #165	@ 0xa5
 8007788:	f003 fc14 	bl	800afb4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800778c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007796:	3b01      	subs	r3, #1
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4413      	add	r3, r2
 800779c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	f023 0307 	bic.w	r3, r3, #7
 80077a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	f003 0307 	and.w	r3, r3, #7
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00b      	beq.n	80077c8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	617b      	str	r3, [r7, #20]
}
 80077c2:	bf00      	nop
 80077c4:	bf00      	nop
 80077c6:	e7fd      	b.n	80077c4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d01f      	beq.n	800780e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077ce:	2300      	movs	r3, #0
 80077d0:	61fb      	str	r3, [r7, #28]
 80077d2:	e012      	b.n	80077fa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	4413      	add	r3, r2
 80077da:	7819      	ldrb	r1, [r3, #0]
 80077dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	4413      	add	r3, r2
 80077e2:	3334      	adds	r3, #52	@ 0x34
 80077e4:	460a      	mov	r2, r1
 80077e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	4413      	add	r3, r2
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d006      	beq.n	8007802 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	3301      	adds	r3, #1
 80077f8:	61fb      	str	r3, [r7, #28]
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	2b0f      	cmp	r3, #15
 80077fe:	d9e9      	bls.n	80077d4 <prvInitialiseNewTask+0x66>
 8007800:	e000      	b.n	8007804 <prvInitialiseNewTask+0x96>
			{
				break;
 8007802:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	2200      	movs	r2, #0
 8007808:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800780c:	e003      	b.n	8007816 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800780e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007810:	2200      	movs	r2, #0
 8007812:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007818:	2b37      	cmp	r3, #55	@ 0x37
 800781a:	d901      	bls.n	8007820 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800781c:	2337      	movs	r3, #55	@ 0x37
 800781e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007822:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007824:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007828:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800782a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800782c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782e:	2200      	movs	r2, #0
 8007830:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007834:	3304      	adds	r3, #4
 8007836:	4618      	mov	r0, r3
 8007838:	f7fe ff4e 	bl	80066d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783e:	3318      	adds	r3, #24
 8007840:	4618      	mov	r0, r3
 8007842:	f7fe ff49 	bl	80066d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800784a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800784c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007854:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800785a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800785c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785e:	2200      	movs	r2, #0
 8007860:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800786a:	683a      	ldr	r2, [r7, #0]
 800786c:	68f9      	ldr	r1, [r7, #12]
 800786e:	69b8      	ldr	r0, [r7, #24]
 8007870:	f001 fd02 	bl	8009278 <pxPortInitialiseStack>
 8007874:	4602      	mov	r2, r0
 8007876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007878:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d002      	beq.n	8007886 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007884:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007886:	bf00      	nop
 8007888:	3720      	adds	r7, #32
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
	...

08007890 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007898:	f001 fe1e 	bl	80094d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800789c:	4b2d      	ldr	r3, [pc, #180]	@ (8007954 <prvAddNewTaskToReadyList+0xc4>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	3301      	adds	r3, #1
 80078a2:	4a2c      	ldr	r2, [pc, #176]	@ (8007954 <prvAddNewTaskToReadyList+0xc4>)
 80078a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078a6:	4b2c      	ldr	r3, [pc, #176]	@ (8007958 <prvAddNewTaskToReadyList+0xc8>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d109      	bne.n	80078c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007958 <prvAddNewTaskToReadyList+0xc8>)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078b4:	4b27      	ldr	r3, [pc, #156]	@ (8007954 <prvAddNewTaskToReadyList+0xc4>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d110      	bne.n	80078de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078bc:	f000 fcf6 	bl	80082ac <prvInitialiseTaskLists>
 80078c0:	e00d      	b.n	80078de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078c2:	4b26      	ldr	r3, [pc, #152]	@ (800795c <prvAddNewTaskToReadyList+0xcc>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d109      	bne.n	80078de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078ca:	4b23      	ldr	r3, [pc, #140]	@ (8007958 <prvAddNewTaskToReadyList+0xc8>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d802      	bhi.n	80078de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078d8:	4a1f      	ldr	r2, [pc, #124]	@ (8007958 <prvAddNewTaskToReadyList+0xc8>)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078de:	4b20      	ldr	r3, [pc, #128]	@ (8007960 <prvAddNewTaskToReadyList+0xd0>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3301      	adds	r3, #1
 80078e4:	4a1e      	ldr	r2, [pc, #120]	@ (8007960 <prvAddNewTaskToReadyList+0xd0>)
 80078e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80078e8:	4b1d      	ldr	r3, [pc, #116]	@ (8007960 <prvAddNewTaskToReadyList+0xd0>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007964 <prvAddNewTaskToReadyList+0xd4>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d903      	bls.n	8007904 <prvAddNewTaskToReadyList+0x74>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007900:	4a18      	ldr	r2, [pc, #96]	@ (8007964 <prvAddNewTaskToReadyList+0xd4>)
 8007902:	6013      	str	r3, [r2, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007908:	4613      	mov	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4413      	add	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	4a15      	ldr	r2, [pc, #84]	@ (8007968 <prvAddNewTaskToReadyList+0xd8>)
 8007912:	441a      	add	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	3304      	adds	r3, #4
 8007918:	4619      	mov	r1, r3
 800791a:	4610      	mov	r0, r2
 800791c:	f7fe fee9 	bl	80066f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007920:	f001 fe0c 	bl	800953c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007924:	4b0d      	ldr	r3, [pc, #52]	@ (800795c <prvAddNewTaskToReadyList+0xcc>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00e      	beq.n	800794a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800792c:	4b0a      	ldr	r3, [pc, #40]	@ (8007958 <prvAddNewTaskToReadyList+0xc8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007936:	429a      	cmp	r2, r3
 8007938:	d207      	bcs.n	800794a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800793a:	4b0c      	ldr	r3, [pc, #48]	@ (800796c <prvAddNewTaskToReadyList+0xdc>)
 800793c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800794a:	bf00      	nop
 800794c:	3708      	adds	r7, #8
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20001000 	.word	0x20001000
 8007958:	20000b2c 	.word	0x20000b2c
 800795c:	2000100c 	.word	0x2000100c
 8007960:	2000101c 	.word	0x2000101c
 8007964:	20001008 	.word	0x20001008
 8007968:	20000b30 	.word	0x20000b30
 800796c:	e000ed04 	.word	0xe000ed04

08007970 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007978:	f001 fdae 	bl	80094d8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d102      	bne.n	8007988 <vTaskDelete+0x18>
 8007982:	4b2d      	ldr	r3, [pc, #180]	@ (8007a38 <vTaskDelete+0xc8>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	e000      	b.n	800798a <vTaskDelete+0x1a>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	3304      	adds	r3, #4
 8007990:	4618      	mov	r0, r3
 8007992:	f7fe ff0b 	bl	80067ac <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800799a:	2b00      	cmp	r3, #0
 800799c:	d004      	beq.n	80079a8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	3318      	adds	r3, #24
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7fe ff02 	bl	80067ac <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80079a8:	4b24      	ldr	r3, [pc, #144]	@ (8007a3c <vTaskDelete+0xcc>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	3301      	adds	r3, #1
 80079ae:	4a23      	ldr	r2, [pc, #140]	@ (8007a3c <vTaskDelete+0xcc>)
 80079b0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80079b2:	4b21      	ldr	r3, [pc, #132]	@ (8007a38 <vTaskDelete+0xc8>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d10b      	bne.n	80079d4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	3304      	adds	r3, #4
 80079c0:	4619      	mov	r1, r3
 80079c2:	481f      	ldr	r0, [pc, #124]	@ (8007a40 <vTaskDelete+0xd0>)
 80079c4:	f7fe fe95 	bl	80066f2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80079c8:	4b1e      	ldr	r3, [pc, #120]	@ (8007a44 <vTaskDelete+0xd4>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3301      	adds	r3, #1
 80079ce:	4a1d      	ldr	r2, [pc, #116]	@ (8007a44 <vTaskDelete+0xd4>)
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	e009      	b.n	80079e8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80079d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a48 <vTaskDelete+0xd8>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	3b01      	subs	r3, #1
 80079da:	4a1b      	ldr	r2, [pc, #108]	@ (8007a48 <vTaskDelete+0xd8>)
 80079dc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 fcd2 	bl	8008388 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80079e4:	f000 fd00 	bl	80083e8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80079e8:	f001 fda8 	bl	800953c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80079ec:	4b17      	ldr	r3, [pc, #92]	@ (8007a4c <vTaskDelete+0xdc>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d01c      	beq.n	8007a2e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80079f4:	4b10      	ldr	r3, [pc, #64]	@ (8007a38 <vTaskDelete+0xc8>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d117      	bne.n	8007a2e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80079fe:	4b14      	ldr	r3, [pc, #80]	@ (8007a50 <vTaskDelete+0xe0>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00b      	beq.n	8007a1e <vTaskDelete+0xae>
	__asm volatile
 8007a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0a:	f383 8811 	msr	BASEPRI, r3
 8007a0e:	f3bf 8f6f 	isb	sy
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	60bb      	str	r3, [r7, #8]
}
 8007a18:	bf00      	nop
 8007a1a:	bf00      	nop
 8007a1c:	e7fd      	b.n	8007a1a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8007a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007a54 <vTaskDelete+0xe4>)
 8007a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a24:	601a      	str	r2, [r3, #0]
 8007a26:	f3bf 8f4f 	dsb	sy
 8007a2a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007a2e:	bf00      	nop
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	20000b2c 	.word	0x20000b2c
 8007a3c:	2000101c 	.word	0x2000101c
 8007a40:	20000fd4 	.word	0x20000fd4
 8007a44:	20000fe8 	.word	0x20000fe8
 8007a48:	20001000 	.word	0x20001000
 8007a4c:	2000100c 	.word	0x2000100c
 8007a50:	20001028 	.word	0x20001028
 8007a54:	e000ed04 	.word	0xe000ed04

08007a58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a60:	2300      	movs	r3, #0
 8007a62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d018      	beq.n	8007a9c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a6a:	4b14      	ldr	r3, [pc, #80]	@ (8007abc <vTaskDelay+0x64>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00b      	beq.n	8007a8a <vTaskDelay+0x32>
	__asm volatile
 8007a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a76:	f383 8811 	msr	BASEPRI, r3
 8007a7a:	f3bf 8f6f 	isb	sy
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	60bb      	str	r3, [r7, #8]
}
 8007a84:	bf00      	nop
 8007a86:	bf00      	nop
 8007a88:	e7fd      	b.n	8007a86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007a8a:	f000 f883 	bl	8007b94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a8e:	2100      	movs	r1, #0
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f001 f823 	bl	8008adc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a96:	f000 f88b 	bl	8007bb0 <xTaskResumeAll>
 8007a9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d107      	bne.n	8007ab2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007aa2:	4b07      	ldr	r3, [pc, #28]	@ (8007ac0 <vTaskDelay+0x68>)
 8007aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aa8:	601a      	str	r2, [r3, #0]
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ab2:	bf00      	nop
 8007ab4:	3710      	adds	r7, #16
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20001028 	.word	0x20001028
 8007ac0:	e000ed04 	.word	0xe000ed04

08007ac4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b08a      	sub	sp, #40	@ 0x28
 8007ac8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ad2:	463a      	mov	r2, r7
 8007ad4:	1d39      	adds	r1, r7, #4
 8007ad6:	f107 0308 	add.w	r3, r7, #8
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe fcfa 	bl	80064d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ae0:	6839      	ldr	r1, [r7, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	9202      	str	r2, [sp, #8]
 8007ae8:	9301      	str	r3, [sp, #4]
 8007aea:	2300      	movs	r3, #0
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	2300      	movs	r3, #0
 8007af0:	460a      	mov	r2, r1
 8007af2:	4922      	ldr	r1, [pc, #136]	@ (8007b7c <vTaskStartScheduler+0xb8>)
 8007af4:	4822      	ldr	r0, [pc, #136]	@ (8007b80 <vTaskStartScheduler+0xbc>)
 8007af6:	f7ff fd95 	bl	8007624 <xTaskCreateStatic>
 8007afa:	4603      	mov	r3, r0
 8007afc:	4a21      	ldr	r2, [pc, #132]	@ (8007b84 <vTaskStartScheduler+0xc0>)
 8007afe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b00:	4b20      	ldr	r3, [pc, #128]	@ (8007b84 <vTaskStartScheduler+0xc0>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d002      	beq.n	8007b0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	617b      	str	r3, [r7, #20]
 8007b0c:	e001      	b.n	8007b12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d102      	bne.n	8007b1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007b18:	f001 f834 	bl	8008b84 <xTimerCreateTimerTask>
 8007b1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d116      	bne.n	8007b52 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	613b      	str	r3, [r7, #16]
}
 8007b36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b38:	4b13      	ldr	r3, [pc, #76]	@ (8007b88 <vTaskStartScheduler+0xc4>)
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b40:	4b12      	ldr	r3, [pc, #72]	@ (8007b8c <vTaskStartScheduler+0xc8>)
 8007b42:	2201      	movs	r2, #1
 8007b44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b46:	4b12      	ldr	r3, [pc, #72]	@ (8007b90 <vTaskStartScheduler+0xcc>)
 8007b48:	2200      	movs	r2, #0
 8007b4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b4c:	f001 fc20 	bl	8009390 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b50:	e00f      	b.n	8007b72 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b58:	d10b      	bne.n	8007b72 <vTaskStartScheduler+0xae>
	__asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	60fb      	str	r3, [r7, #12]
}
 8007b6c:	bf00      	nop
 8007b6e:	bf00      	nop
 8007b70:	e7fd      	b.n	8007b6e <vTaskStartScheduler+0xaa>
}
 8007b72:	bf00      	nop
 8007b74:	3718      	adds	r7, #24
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	0800cf60 	.word	0x0800cf60
 8007b80:	0800827d 	.word	0x0800827d
 8007b84:	20001024 	.word	0x20001024
 8007b88:	20001020 	.word	0x20001020
 8007b8c:	2000100c 	.word	0x2000100c
 8007b90:	20001004 	.word	0x20001004

08007b94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b94:	b480      	push	{r7}
 8007b96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b98:	4b04      	ldr	r3, [pc, #16]	@ (8007bac <vTaskSuspendAll+0x18>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	4a03      	ldr	r2, [pc, #12]	@ (8007bac <vTaskSuspendAll+0x18>)
 8007ba0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ba2:	bf00      	nop
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr
 8007bac:	20001028 	.word	0x20001028

08007bb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007bbe:	4b42      	ldr	r3, [pc, #264]	@ (8007cc8 <xTaskResumeAll+0x118>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d10b      	bne.n	8007bde <xTaskResumeAll+0x2e>
	__asm volatile
 8007bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bca:	f383 8811 	msr	BASEPRI, r3
 8007bce:	f3bf 8f6f 	isb	sy
 8007bd2:	f3bf 8f4f 	dsb	sy
 8007bd6:	603b      	str	r3, [r7, #0]
}
 8007bd8:	bf00      	nop
 8007bda:	bf00      	nop
 8007bdc:	e7fd      	b.n	8007bda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bde:	f001 fc7b 	bl	80094d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007be2:	4b39      	ldr	r3, [pc, #228]	@ (8007cc8 <xTaskResumeAll+0x118>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3b01      	subs	r3, #1
 8007be8:	4a37      	ldr	r2, [pc, #220]	@ (8007cc8 <xTaskResumeAll+0x118>)
 8007bea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bec:	4b36      	ldr	r3, [pc, #216]	@ (8007cc8 <xTaskResumeAll+0x118>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d162      	bne.n	8007cba <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bf4:	4b35      	ldr	r3, [pc, #212]	@ (8007ccc <xTaskResumeAll+0x11c>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d05e      	beq.n	8007cba <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bfc:	e02f      	b.n	8007c5e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bfe:	4b34      	ldr	r3, [pc, #208]	@ (8007cd0 <xTaskResumeAll+0x120>)
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	3318      	adds	r3, #24
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7fe fdce 	bl	80067ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	3304      	adds	r3, #4
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7fe fdc9 	bl	80067ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1e:	4b2d      	ldr	r3, [pc, #180]	@ (8007cd4 <xTaskResumeAll+0x124>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d903      	bls.n	8007c2e <xTaskResumeAll+0x7e>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2a:	4a2a      	ldr	r2, [pc, #168]	@ (8007cd4 <xTaskResumeAll+0x124>)
 8007c2c:	6013      	str	r3, [r2, #0]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4a27      	ldr	r2, [pc, #156]	@ (8007cd8 <xTaskResumeAll+0x128>)
 8007c3c:	441a      	add	r2, r3
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3304      	adds	r3, #4
 8007c42:	4619      	mov	r1, r3
 8007c44:	4610      	mov	r0, r2
 8007c46:	f7fe fd54 	bl	80066f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4e:	4b23      	ldr	r3, [pc, #140]	@ (8007cdc <xTaskResumeAll+0x12c>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d302      	bcc.n	8007c5e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007c58:	4b21      	ldr	r3, [pc, #132]	@ (8007ce0 <xTaskResumeAll+0x130>)
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8007cd0 <xTaskResumeAll+0x120>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d1cb      	bne.n	8007bfe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d001      	beq.n	8007c70 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c6c:	f000 fbbc 	bl	80083e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c70:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce4 <xTaskResumeAll+0x134>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d010      	beq.n	8007c9e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c7c:	f000 f846 	bl	8007d0c <xTaskIncrementTick>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d002      	beq.n	8007c8c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007c86:	4b16      	ldr	r3, [pc, #88]	@ (8007ce0 <xTaskResumeAll+0x130>)
 8007c88:	2201      	movs	r2, #1
 8007c8a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	3b01      	subs	r3, #1
 8007c90:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1f1      	bne.n	8007c7c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007c98:	4b12      	ldr	r3, [pc, #72]	@ (8007ce4 <xTaskResumeAll+0x134>)
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c9e:	4b10      	ldr	r3, [pc, #64]	@ (8007ce0 <xTaskResumeAll+0x130>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d009      	beq.n	8007cba <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007caa:	4b0f      	ldr	r3, [pc, #60]	@ (8007ce8 <xTaskResumeAll+0x138>)
 8007cac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cb0:	601a      	str	r2, [r3, #0]
 8007cb2:	f3bf 8f4f 	dsb	sy
 8007cb6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cba:	f001 fc3f 	bl	800953c <vPortExitCritical>

	return xAlreadyYielded;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	20001028 	.word	0x20001028
 8007ccc:	20001000 	.word	0x20001000
 8007cd0:	20000fc0 	.word	0x20000fc0
 8007cd4:	20001008 	.word	0x20001008
 8007cd8:	20000b30 	.word	0x20000b30
 8007cdc:	20000b2c 	.word	0x20000b2c
 8007ce0:	20001014 	.word	0x20001014
 8007ce4:	20001010 	.word	0x20001010
 8007ce8:	e000ed04 	.word	0xe000ed04

08007cec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cf2:	4b05      	ldr	r3, [pc, #20]	@ (8007d08 <xTaskGetTickCount+0x1c>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cf8:	687b      	ldr	r3, [r7, #4]
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	20001004 	.word	0x20001004

08007d0c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d12:	2300      	movs	r3, #0
 8007d14:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d16:	4b4f      	ldr	r3, [pc, #316]	@ (8007e54 <xTaskIncrementTick+0x148>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f040 8090 	bne.w	8007e40 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d20:	4b4d      	ldr	r3, [pc, #308]	@ (8007e58 <xTaskIncrementTick+0x14c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	3301      	adds	r3, #1
 8007d26:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d28:	4a4b      	ldr	r2, [pc, #300]	@ (8007e58 <xTaskIncrementTick+0x14c>)
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d121      	bne.n	8007d78 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d34:	4b49      	ldr	r3, [pc, #292]	@ (8007e5c <xTaskIncrementTick+0x150>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00b      	beq.n	8007d56 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d42:	f383 8811 	msr	BASEPRI, r3
 8007d46:	f3bf 8f6f 	isb	sy
 8007d4a:	f3bf 8f4f 	dsb	sy
 8007d4e:	603b      	str	r3, [r7, #0]
}
 8007d50:	bf00      	nop
 8007d52:	bf00      	nop
 8007d54:	e7fd      	b.n	8007d52 <xTaskIncrementTick+0x46>
 8007d56:	4b41      	ldr	r3, [pc, #260]	@ (8007e5c <xTaskIncrementTick+0x150>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	60fb      	str	r3, [r7, #12]
 8007d5c:	4b40      	ldr	r3, [pc, #256]	@ (8007e60 <xTaskIncrementTick+0x154>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a3e      	ldr	r2, [pc, #248]	@ (8007e5c <xTaskIncrementTick+0x150>)
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	4a3e      	ldr	r2, [pc, #248]	@ (8007e60 <xTaskIncrementTick+0x154>)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8007e64 <xTaskIncrementTick+0x158>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	4a3c      	ldr	r2, [pc, #240]	@ (8007e64 <xTaskIncrementTick+0x158>)
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	f000 fb38 	bl	80083e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d78:	4b3b      	ldr	r3, [pc, #236]	@ (8007e68 <xTaskIncrementTick+0x15c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d349      	bcc.n	8007e16 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d82:	4b36      	ldr	r3, [pc, #216]	@ (8007e5c <xTaskIncrementTick+0x150>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d104      	bne.n	8007d96 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d8c:	4b36      	ldr	r3, [pc, #216]	@ (8007e68 <xTaskIncrementTick+0x15c>)
 8007d8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d92:	601a      	str	r2, [r3, #0]
					break;
 8007d94:	e03f      	b.n	8007e16 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d96:	4b31      	ldr	r3, [pc, #196]	@ (8007e5c <xTaskIncrementTick+0x150>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d203      	bcs.n	8007db6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007dae:	4a2e      	ldr	r2, [pc, #184]	@ (8007e68 <xTaskIncrementTick+0x15c>)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007db4:	e02f      	b.n	8007e16 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	3304      	adds	r3, #4
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7fe fcf6 	bl	80067ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d004      	beq.n	8007dd2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	3318      	adds	r3, #24
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7fe fced 	bl	80067ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd6:	4b25      	ldr	r3, [pc, #148]	@ (8007e6c <xTaskIncrementTick+0x160>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d903      	bls.n	8007de6 <xTaskIncrementTick+0xda>
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de2:	4a22      	ldr	r2, [pc, #136]	@ (8007e6c <xTaskIncrementTick+0x160>)
 8007de4:	6013      	str	r3, [r2, #0]
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dea:	4613      	mov	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4a1f      	ldr	r2, [pc, #124]	@ (8007e70 <xTaskIncrementTick+0x164>)
 8007df4:	441a      	add	r2, r3
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	3304      	adds	r3, #4
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	f7fe fc78 	bl	80066f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e06:	4b1b      	ldr	r3, [pc, #108]	@ (8007e74 <xTaskIncrementTick+0x168>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d3b8      	bcc.n	8007d82 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007e10:	2301      	movs	r3, #1
 8007e12:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e14:	e7b5      	b.n	8007d82 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e16:	4b17      	ldr	r3, [pc, #92]	@ (8007e74 <xTaskIncrementTick+0x168>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e1c:	4914      	ldr	r1, [pc, #80]	@ (8007e70 <xTaskIncrementTick+0x164>)
 8007e1e:	4613      	mov	r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	440b      	add	r3, r1
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d901      	bls.n	8007e32 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007e32:	4b11      	ldr	r3, [pc, #68]	@ (8007e78 <xTaskIncrementTick+0x16c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	e004      	b.n	8007e4a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007e40:	4b0e      	ldr	r3, [pc, #56]	@ (8007e7c <xTaskIncrementTick+0x170>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3301      	adds	r3, #1
 8007e46:	4a0d      	ldr	r2, [pc, #52]	@ (8007e7c <xTaskIncrementTick+0x170>)
 8007e48:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e4a:	697b      	ldr	r3, [r7, #20]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3718      	adds	r7, #24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	20001028 	.word	0x20001028
 8007e58:	20001004 	.word	0x20001004
 8007e5c:	20000fb8 	.word	0x20000fb8
 8007e60:	20000fbc 	.word	0x20000fbc
 8007e64:	20001018 	.word	0x20001018
 8007e68:	20001020 	.word	0x20001020
 8007e6c:	20001008 	.word	0x20001008
 8007e70:	20000b30 	.word	0x20000b30
 8007e74:	20000b2c 	.word	0x20000b2c
 8007e78:	20001014 	.word	0x20001014
 8007e7c:	20001010 	.word	0x20001010

08007e80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e80:	b480      	push	{r7}
 8007e82:	b085      	sub	sp, #20
 8007e84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e86:	4b28      	ldr	r3, [pc, #160]	@ (8007f28 <vTaskSwitchContext+0xa8>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d003      	beq.n	8007e96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e8e:	4b27      	ldr	r3, [pc, #156]	@ (8007f2c <vTaskSwitchContext+0xac>)
 8007e90:	2201      	movs	r2, #1
 8007e92:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e94:	e042      	b.n	8007f1c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007e96:	4b25      	ldr	r3, [pc, #148]	@ (8007f2c <vTaskSwitchContext+0xac>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e9c:	4b24      	ldr	r3, [pc, #144]	@ (8007f30 <vTaskSwitchContext+0xb0>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	60fb      	str	r3, [r7, #12]
 8007ea2:	e011      	b.n	8007ec8 <vTaskSwitchContext+0x48>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10b      	bne.n	8007ec2 <vTaskSwitchContext+0x42>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	607b      	str	r3, [r7, #4]
}
 8007ebc:	bf00      	nop
 8007ebe:	bf00      	nop
 8007ec0:	e7fd      	b.n	8007ebe <vTaskSwitchContext+0x3e>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	60fb      	str	r3, [r7, #12]
 8007ec8:	491a      	ldr	r1, [pc, #104]	@ (8007f34 <vTaskSwitchContext+0xb4>)
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d0e3      	beq.n	8007ea4 <vTaskSwitchContext+0x24>
 8007edc:	68fa      	ldr	r2, [r7, #12]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	4413      	add	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4a13      	ldr	r2, [pc, #76]	@ (8007f34 <vTaskSwitchContext+0xb4>)
 8007ee8:	4413      	add	r3, r2
 8007eea:	60bb      	str	r3, [r7, #8]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	605a      	str	r2, [r3, #4]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	3308      	adds	r3, #8
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d104      	bne.n	8007f0c <vTaskSwitchContext+0x8c>
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	685a      	ldr	r2, [r3, #4]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	605a      	str	r2, [r3, #4]
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	4a09      	ldr	r2, [pc, #36]	@ (8007f38 <vTaskSwitchContext+0xb8>)
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	4a06      	ldr	r2, [pc, #24]	@ (8007f30 <vTaskSwitchContext+0xb0>)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6013      	str	r3, [r2, #0]
}
 8007f1c:	bf00      	nop
 8007f1e:	3714      	adds	r7, #20
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr
 8007f28:	20001028 	.word	0x20001028
 8007f2c:	20001014 	.word	0x20001014
 8007f30:	20001008 	.word	0x20001008
 8007f34:	20000b30 	.word	0x20000b30
 8007f38:	20000b2c 	.word	0x20000b2c

08007f3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10b      	bne.n	8007f64 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f50:	f383 8811 	msr	BASEPRI, r3
 8007f54:	f3bf 8f6f 	isb	sy
 8007f58:	f3bf 8f4f 	dsb	sy
 8007f5c:	60fb      	str	r3, [r7, #12]
}
 8007f5e:	bf00      	nop
 8007f60:	bf00      	nop
 8007f62:	e7fd      	b.n	8007f60 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f64:	4b07      	ldr	r3, [pc, #28]	@ (8007f84 <vTaskPlaceOnEventList+0x48>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3318      	adds	r3, #24
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f7fe fbe4 	bl	800673a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f72:	2101      	movs	r1, #1
 8007f74:	6838      	ldr	r0, [r7, #0]
 8007f76:	f000 fdb1 	bl	8008adc <prvAddCurrentTaskToDelayedList>
}
 8007f7a:	bf00      	nop
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	20000b2c 	.word	0x20000b2c

08007f88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	617b      	str	r3, [r7, #20]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <vTaskPlaceOnEventListRestricted+0x54>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3318      	adds	r3, #24
 8007fb8:	4619      	mov	r1, r3
 8007fba:	68f8      	ldr	r0, [r7, #12]
 8007fbc:	f7fe fb99 	bl	80066f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d002      	beq.n	8007fcc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007fc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007fca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007fcc:	6879      	ldr	r1, [r7, #4]
 8007fce:	68b8      	ldr	r0, [r7, #8]
 8007fd0:	f000 fd84 	bl	8008adc <prvAddCurrentTaskToDelayedList>
	}
 8007fd4:	bf00      	nop
 8007fd6:	3718      	adds	r7, #24
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20000b2c 	.word	0x20000b2c

08007fe0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10b      	bne.n	800800e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffa:	f383 8811 	msr	BASEPRI, r3
 8007ffe:	f3bf 8f6f 	isb	sy
 8008002:	f3bf 8f4f 	dsb	sy
 8008006:	60fb      	str	r3, [r7, #12]
}
 8008008:	bf00      	nop
 800800a:	bf00      	nop
 800800c:	e7fd      	b.n	800800a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	3318      	adds	r3, #24
 8008012:	4618      	mov	r0, r3
 8008014:	f7fe fbca 	bl	80067ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008018:	4b1d      	ldr	r3, [pc, #116]	@ (8008090 <xTaskRemoveFromEventList+0xb0>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d11d      	bne.n	800805c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	3304      	adds	r3, #4
 8008024:	4618      	mov	r0, r3
 8008026:	f7fe fbc1 	bl	80067ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800802e:	4b19      	ldr	r3, [pc, #100]	@ (8008094 <xTaskRemoveFromEventList+0xb4>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d903      	bls.n	800803e <xTaskRemoveFromEventList+0x5e>
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803a:	4a16      	ldr	r2, [pc, #88]	@ (8008094 <xTaskRemoveFromEventList+0xb4>)
 800803c:	6013      	str	r3, [r2, #0]
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4a13      	ldr	r2, [pc, #76]	@ (8008098 <xTaskRemoveFromEventList+0xb8>)
 800804c:	441a      	add	r2, r3
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	3304      	adds	r3, #4
 8008052:	4619      	mov	r1, r3
 8008054:	4610      	mov	r0, r2
 8008056:	f7fe fb4c 	bl	80066f2 <vListInsertEnd>
 800805a:	e005      	b.n	8008068 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	3318      	adds	r3, #24
 8008060:	4619      	mov	r1, r3
 8008062:	480e      	ldr	r0, [pc, #56]	@ (800809c <xTaskRemoveFromEventList+0xbc>)
 8008064:	f7fe fb45 	bl	80066f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800806c:	4b0c      	ldr	r3, [pc, #48]	@ (80080a0 <xTaskRemoveFromEventList+0xc0>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008072:	429a      	cmp	r2, r3
 8008074:	d905      	bls.n	8008082 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008076:	2301      	movs	r3, #1
 8008078:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800807a:	4b0a      	ldr	r3, [pc, #40]	@ (80080a4 <xTaskRemoveFromEventList+0xc4>)
 800807c:	2201      	movs	r2, #1
 800807e:	601a      	str	r2, [r3, #0]
 8008080:	e001      	b.n	8008086 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008082:	2300      	movs	r3, #0
 8008084:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008086:	697b      	ldr	r3, [r7, #20]
}
 8008088:	4618      	mov	r0, r3
 800808a:	3718      	adds	r7, #24
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}
 8008090:	20001028 	.word	0x20001028
 8008094:	20001008 	.word	0x20001008
 8008098:	20000b30 	.word	0x20000b30
 800809c:	20000fc0 	.word	0x20000fc0
 80080a0:	20000b2c 	.word	0x20000b2c
 80080a4:	20001014 	.word	0x20001014

080080a8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b086      	sub	sp, #24
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80080b2:	4b2a      	ldr	r3, [pc, #168]	@ (800815c <vTaskRemoveFromUnorderedEventList+0xb4>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d10b      	bne.n	80080d2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 80080ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080be:	f383 8811 	msr	BASEPRI, r3
 80080c2:	f3bf 8f6f 	isb	sy
 80080c6:	f3bf 8f4f 	dsb	sy
 80080ca:	613b      	str	r3, [r7, #16]
}
 80080cc:	bf00      	nop
 80080ce:	bf00      	nop
 80080d0:	e7fd      	b.n	80080ce <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10b      	bne.n	8008100 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80080e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ec:	f383 8811 	msr	BASEPRI, r3
 80080f0:	f3bf 8f6f 	isb	sy
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	60fb      	str	r3, [r7, #12]
}
 80080fa:	bf00      	nop
 80080fc:	bf00      	nop
 80080fe:	e7fd      	b.n	80080fc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f7fe fb53 	bl	80067ac <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	3304      	adds	r3, #4
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe fb4e 	bl	80067ac <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008114:	4b12      	ldr	r3, [pc, #72]	@ (8008160 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	429a      	cmp	r2, r3
 800811a:	d903      	bls.n	8008124 <vTaskRemoveFromUnorderedEventList+0x7c>
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008120:	4a0f      	ldr	r2, [pc, #60]	@ (8008160 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008122:	6013      	str	r3, [r2, #0]
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008128:	4613      	mov	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4a0c      	ldr	r2, [pc, #48]	@ (8008164 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8008132:	441a      	add	r2, r3
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	3304      	adds	r3, #4
 8008138:	4619      	mov	r1, r3
 800813a:	4610      	mov	r0, r2
 800813c:	f7fe fad9 	bl	80066f2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008144:	4b08      	ldr	r3, [pc, #32]	@ (8008168 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814a:	429a      	cmp	r2, r3
 800814c:	d902      	bls.n	8008154 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800814e:	4b07      	ldr	r3, [pc, #28]	@ (800816c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8008150:	2201      	movs	r2, #1
 8008152:	601a      	str	r2, [r3, #0]
	}
}
 8008154:	bf00      	nop
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	20001028 	.word	0x20001028
 8008160:	20001008 	.word	0x20001008
 8008164:	20000b30 	.word	0x20000b30
 8008168:	20000b2c 	.word	0x20000b2c
 800816c:	20001014 	.word	0x20001014

08008170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008178:	4b06      	ldr	r3, [pc, #24]	@ (8008194 <vTaskInternalSetTimeOutState+0x24>)
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008180:	4b05      	ldr	r3, [pc, #20]	@ (8008198 <vTaskInternalSetTimeOutState+0x28>)
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	605a      	str	r2, [r3, #4]
}
 8008188:	bf00      	nop
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr
 8008194:	20001018 	.word	0x20001018
 8008198:	20001004 	.word	0x20001004

0800819c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b088      	sub	sp, #32
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d10b      	bne.n	80081c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	613b      	str	r3, [r7, #16]
}
 80081be:	bf00      	nop
 80081c0:	bf00      	nop
 80081c2:	e7fd      	b.n	80081c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10b      	bne.n	80081e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	60fb      	str	r3, [r7, #12]
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	e7fd      	b.n	80081de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80081e2:	f001 f979 	bl	80094d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80081e6:	4b1d      	ldr	r3, [pc, #116]	@ (800825c <xTaskCheckForTimeOut+0xc0>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	69ba      	ldr	r2, [r7, #24]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80081fe:	d102      	bne.n	8008206 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008200:	2300      	movs	r3, #0
 8008202:	61fb      	str	r3, [r7, #28]
 8008204:	e023      	b.n	800824e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	4b15      	ldr	r3, [pc, #84]	@ (8008260 <xTaskCheckForTimeOut+0xc4>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	429a      	cmp	r2, r3
 8008210:	d007      	beq.n	8008222 <xTaskCheckForTimeOut+0x86>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	69ba      	ldr	r2, [r7, #24]
 8008218:	429a      	cmp	r2, r3
 800821a:	d302      	bcc.n	8008222 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800821c:	2301      	movs	r3, #1
 800821e:	61fb      	str	r3, [r7, #28]
 8008220:	e015      	b.n	800824e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	697a      	ldr	r2, [r7, #20]
 8008228:	429a      	cmp	r2, r3
 800822a:	d20b      	bcs.n	8008244 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	1ad2      	subs	r2, r2, r3
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7ff ff99 	bl	8008170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800823e:	2300      	movs	r3, #0
 8008240:	61fb      	str	r3, [r7, #28]
 8008242:	e004      	b.n	800824e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2200      	movs	r2, #0
 8008248:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800824a:	2301      	movs	r3, #1
 800824c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800824e:	f001 f975 	bl	800953c <vPortExitCritical>

	return xReturn;
 8008252:	69fb      	ldr	r3, [r7, #28]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3720      	adds	r7, #32
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	20001004 	.word	0x20001004
 8008260:	20001018 	.word	0x20001018

08008264 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008264:	b480      	push	{r7}
 8008266:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008268:	4b03      	ldr	r3, [pc, #12]	@ (8008278 <vTaskMissedYield+0x14>)
 800826a:	2201      	movs	r2, #1
 800826c:	601a      	str	r2, [r3, #0]
}
 800826e:	bf00      	nop
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr
 8008278:	20001014 	.word	0x20001014

0800827c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008284:	f000 f852 	bl	800832c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008288:	4b06      	ldr	r3, [pc, #24]	@ (80082a4 <prvIdleTask+0x28>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d9f9      	bls.n	8008284 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008290:	4b05      	ldr	r3, [pc, #20]	@ (80082a8 <prvIdleTask+0x2c>)
 8008292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008296:	601a      	str	r2, [r3, #0]
 8008298:	f3bf 8f4f 	dsb	sy
 800829c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80082a0:	e7f0      	b.n	8008284 <prvIdleTask+0x8>
 80082a2:	bf00      	nop
 80082a4:	20000b30 	.word	0x20000b30
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082b2:	2300      	movs	r3, #0
 80082b4:	607b      	str	r3, [r7, #4]
 80082b6:	e00c      	b.n	80082d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	4613      	mov	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	4413      	add	r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4a12      	ldr	r2, [pc, #72]	@ (800830c <prvInitialiseTaskLists+0x60>)
 80082c4:	4413      	add	r3, r2
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7fe f9e6 	bl	8006698 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	3301      	adds	r3, #1
 80082d0:	607b      	str	r3, [r7, #4]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2b37      	cmp	r3, #55	@ 0x37
 80082d6:	d9ef      	bls.n	80082b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082d8:	480d      	ldr	r0, [pc, #52]	@ (8008310 <prvInitialiseTaskLists+0x64>)
 80082da:	f7fe f9dd 	bl	8006698 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082de:	480d      	ldr	r0, [pc, #52]	@ (8008314 <prvInitialiseTaskLists+0x68>)
 80082e0:	f7fe f9da 	bl	8006698 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80082e4:	480c      	ldr	r0, [pc, #48]	@ (8008318 <prvInitialiseTaskLists+0x6c>)
 80082e6:	f7fe f9d7 	bl	8006698 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082ea:	480c      	ldr	r0, [pc, #48]	@ (800831c <prvInitialiseTaskLists+0x70>)
 80082ec:	f7fe f9d4 	bl	8006698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082f0:	480b      	ldr	r0, [pc, #44]	@ (8008320 <prvInitialiseTaskLists+0x74>)
 80082f2:	f7fe f9d1 	bl	8006698 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008324 <prvInitialiseTaskLists+0x78>)
 80082f8:	4a05      	ldr	r2, [pc, #20]	@ (8008310 <prvInitialiseTaskLists+0x64>)
 80082fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80082fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008328 <prvInitialiseTaskLists+0x7c>)
 80082fe:	4a05      	ldr	r2, [pc, #20]	@ (8008314 <prvInitialiseTaskLists+0x68>)
 8008300:	601a      	str	r2, [r3, #0]
}
 8008302:	bf00      	nop
 8008304:	3708      	adds	r7, #8
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	20000b30 	.word	0x20000b30
 8008310:	20000f90 	.word	0x20000f90
 8008314:	20000fa4 	.word	0x20000fa4
 8008318:	20000fc0 	.word	0x20000fc0
 800831c:	20000fd4 	.word	0x20000fd4
 8008320:	20000fec 	.word	0x20000fec
 8008324:	20000fb8 	.word	0x20000fb8
 8008328:	20000fbc 	.word	0x20000fbc

0800832c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008332:	e019      	b.n	8008368 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008334:	f001 f8d0 	bl	80094d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008338:	4b10      	ldr	r3, [pc, #64]	@ (800837c <prvCheckTasksWaitingTermination+0x50>)
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	3304      	adds	r3, #4
 8008344:	4618      	mov	r0, r3
 8008346:	f7fe fa31 	bl	80067ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800834a:	4b0d      	ldr	r3, [pc, #52]	@ (8008380 <prvCheckTasksWaitingTermination+0x54>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3b01      	subs	r3, #1
 8008350:	4a0b      	ldr	r2, [pc, #44]	@ (8008380 <prvCheckTasksWaitingTermination+0x54>)
 8008352:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008354:	4b0b      	ldr	r3, [pc, #44]	@ (8008384 <prvCheckTasksWaitingTermination+0x58>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	3b01      	subs	r3, #1
 800835a:	4a0a      	ldr	r2, [pc, #40]	@ (8008384 <prvCheckTasksWaitingTermination+0x58>)
 800835c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800835e:	f001 f8ed 	bl	800953c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f810 	bl	8008388 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008368:	4b06      	ldr	r3, [pc, #24]	@ (8008384 <prvCheckTasksWaitingTermination+0x58>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e1      	bne.n	8008334 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008370:	bf00      	nop
 8008372:	bf00      	nop
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	20000fd4 	.word	0x20000fd4
 8008380:	20001000 	.word	0x20001000
 8008384:	20000fe8 	.word	0x20000fe8

08008388 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008396:	2b00      	cmp	r3, #0
 8008398:	d108      	bne.n	80083ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800839e:	4618      	mov	r0, r3
 80083a0:	f001 fa8a 	bl	80098b8 <vPortFree>
				vPortFree( pxTCB );
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f001 fa87 	bl	80098b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80083aa:	e019      	b.n	80083e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d103      	bne.n	80083be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f001 fa7e 	bl	80098b8 <vPortFree>
	}
 80083bc:	e010      	b.n	80083e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d00b      	beq.n	80083e0 <prvDeleteTCB+0x58>
	__asm volatile
 80083c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	60fb      	str	r3, [r7, #12]
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	e7fd      	b.n	80083dc <prvDeleteTCB+0x54>
	}
 80083e0:	bf00      	nop
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008420 <prvResetNextTaskUnblockTime+0x38>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d104      	bne.n	8008402 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80083f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008424 <prvResetNextTaskUnblockTime+0x3c>)
 80083fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008400:	e008      	b.n	8008414 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008402:	4b07      	ldr	r3, [pc, #28]	@ (8008420 <prvResetNextTaskUnblockTime+0x38>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	4a04      	ldr	r2, [pc, #16]	@ (8008424 <prvResetNextTaskUnblockTime+0x3c>)
 8008412:	6013      	str	r3, [r2, #0]
}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr
 8008420:	20000fb8 	.word	0x20000fb8
 8008424:	20001020 	.word	0x20001020

08008428 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800842e:	4b05      	ldr	r3, [pc, #20]	@ (8008444 <xTaskGetCurrentTaskHandle+0x1c>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008434:	687b      	ldr	r3, [r7, #4]
	}
 8008436:	4618      	mov	r0, r3
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	20000b2c 	.word	0x20000b2c

08008448 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800844e:	4b0b      	ldr	r3, [pc, #44]	@ (800847c <xTaskGetSchedulerState+0x34>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d102      	bne.n	800845c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008456:	2301      	movs	r3, #1
 8008458:	607b      	str	r3, [r7, #4]
 800845a:	e008      	b.n	800846e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800845c:	4b08      	ldr	r3, [pc, #32]	@ (8008480 <xTaskGetSchedulerState+0x38>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008464:	2302      	movs	r3, #2
 8008466:	607b      	str	r3, [r7, #4]
 8008468:	e001      	b.n	800846e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800846a:	2300      	movs	r3, #0
 800846c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800846e:	687b      	ldr	r3, [r7, #4]
	}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	2000100c 	.word	0x2000100c
 8008480:	20001028 	.word	0x20001028

08008484 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008490:	2300      	movs	r3, #0
 8008492:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d051      	beq.n	800853e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800849e:	4b2a      	ldr	r3, [pc, #168]	@ (8008548 <xTaskPriorityInherit+0xc4>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d241      	bcs.n	800852c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	699b      	ldr	r3, [r3, #24]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	db06      	blt.n	80084be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084b0:	4b25      	ldr	r3, [pc, #148]	@ (8008548 <xTaskPriorityInherit+0xc4>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	6959      	ldr	r1, [r3, #20]
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084c6:	4613      	mov	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4413      	add	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4a1f      	ldr	r2, [pc, #124]	@ (800854c <xTaskPriorityInherit+0xc8>)
 80084d0:	4413      	add	r3, r2
 80084d2:	4299      	cmp	r1, r3
 80084d4:	d122      	bne.n	800851c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	3304      	adds	r3, #4
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fe f966 	bl	80067ac <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80084e0:	4b19      	ldr	r3, [pc, #100]	@ (8008548 <xTaskPriorityInherit+0xc4>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ee:	4b18      	ldr	r3, [pc, #96]	@ (8008550 <xTaskPriorityInherit+0xcc>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d903      	bls.n	80084fe <xTaskPriorityInherit+0x7a>
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084fa:	4a15      	ldr	r2, [pc, #84]	@ (8008550 <xTaskPriorityInherit+0xcc>)
 80084fc:	6013      	str	r3, [r2, #0]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008502:	4613      	mov	r3, r2
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4a10      	ldr	r2, [pc, #64]	@ (800854c <xTaskPriorityInherit+0xc8>)
 800850c:	441a      	add	r2, r3
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	3304      	adds	r3, #4
 8008512:	4619      	mov	r1, r3
 8008514:	4610      	mov	r0, r2
 8008516:	f7fe f8ec 	bl	80066f2 <vListInsertEnd>
 800851a:	e004      	b.n	8008526 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800851c:	4b0a      	ldr	r3, [pc, #40]	@ (8008548 <xTaskPriorityInherit+0xc4>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008526:	2301      	movs	r3, #1
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	e008      	b.n	800853e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008530:	4b05      	ldr	r3, [pc, #20]	@ (8008548 <xTaskPriorityInherit+0xc4>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008536:	429a      	cmp	r2, r3
 8008538:	d201      	bcs.n	800853e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800853a:	2301      	movs	r3, #1
 800853c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800853e:	68fb      	ldr	r3, [r7, #12]
	}
 8008540:	4618      	mov	r0, r3
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	20000b2c 	.word	0x20000b2c
 800854c:	20000b30 	.word	0x20000b30
 8008550:	20001008 	.word	0x20001008

08008554 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008560:	2300      	movs	r3, #0
 8008562:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d058      	beq.n	800861c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800856a:	4b2f      	ldr	r3, [pc, #188]	@ (8008628 <xTaskPriorityDisinherit+0xd4>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	429a      	cmp	r2, r3
 8008572:	d00b      	beq.n	800858c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	60fb      	str	r3, [r7, #12]
}
 8008586:	bf00      	nop
 8008588:	bf00      	nop
 800858a:	e7fd      	b.n	8008588 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10b      	bne.n	80085ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008598:	f383 8811 	msr	BASEPRI, r3
 800859c:	f3bf 8f6f 	isb	sy
 80085a0:	f3bf 8f4f 	dsb	sy
 80085a4:	60bb      	str	r3, [r7, #8]
}
 80085a6:	bf00      	nop
 80085a8:	bf00      	nop
 80085aa:	e7fd      	b.n	80085a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085b0:	1e5a      	subs	r2, r3, #1
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085be:	429a      	cmp	r2, r3
 80085c0:	d02c      	beq.n	800861c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d128      	bne.n	800861c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	3304      	adds	r3, #4
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7fe f8ec 	bl	80067ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ec:	4b0f      	ldr	r3, [pc, #60]	@ (800862c <xTaskPriorityDisinherit+0xd8>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d903      	bls.n	80085fc <xTaskPriorityDisinherit+0xa8>
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f8:	4a0c      	ldr	r2, [pc, #48]	@ (800862c <xTaskPriorityDisinherit+0xd8>)
 80085fa:	6013      	str	r3, [r2, #0]
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4a09      	ldr	r2, [pc, #36]	@ (8008630 <xTaskPriorityDisinherit+0xdc>)
 800860a:	441a      	add	r2, r3
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	3304      	adds	r3, #4
 8008610:	4619      	mov	r1, r3
 8008612:	4610      	mov	r0, r2
 8008614:	f7fe f86d 	bl	80066f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008618:	2301      	movs	r3, #1
 800861a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800861c:	697b      	ldr	r3, [r7, #20]
	}
 800861e:	4618      	mov	r0, r3
 8008620:	3718      	adds	r7, #24
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	20000b2c 	.word	0x20000b2c
 800862c:	20001008 	.word	0x20001008
 8008630:	20000b30 	.word	0x20000b30

08008634 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008634:	b580      	push	{r7, lr}
 8008636:	b088      	sub	sp, #32
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008642:	2301      	movs	r3, #1
 8008644:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d06c      	beq.n	8008726 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008650:	2b00      	cmp	r3, #0
 8008652:	d10b      	bne.n	800866c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008658:	f383 8811 	msr	BASEPRI, r3
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	60fb      	str	r3, [r7, #12]
}
 8008666:	bf00      	nop
 8008668:	bf00      	nop
 800866a:	e7fd      	b.n	8008668 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800866c:	69bb      	ldr	r3, [r7, #24]
 800866e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008670:	683a      	ldr	r2, [r7, #0]
 8008672:	429a      	cmp	r2, r3
 8008674:	d902      	bls.n	800867c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	61fb      	str	r3, [r7, #28]
 800867a:	e002      	b.n	8008682 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008680:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	429a      	cmp	r2, r3
 800868a:	d04c      	beq.n	8008726 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800868c:	69bb      	ldr	r3, [r7, #24]
 800868e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008690:	697a      	ldr	r2, [r7, #20]
 8008692:	429a      	cmp	r2, r3
 8008694:	d147      	bne.n	8008726 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008696:	4b26      	ldr	r3, [pc, #152]	@ (8008730 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	69ba      	ldr	r2, [r7, #24]
 800869c:	429a      	cmp	r2, r3
 800869e:	d10b      	bne.n	80086b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	60bb      	str	r3, [r7, #8]
}
 80086b2:	bf00      	nop
 80086b4:	bf00      	nop
 80086b6:	e7fd      	b.n	80086b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	69fa      	ldr	r2, [r7, #28]
 80086c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	db04      	blt.n	80086d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	6959      	ldr	r1, [r3, #20]
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	4613      	mov	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	4413      	add	r3, r2
 80086e2:	009b      	lsls	r3, r3, #2
 80086e4:	4a13      	ldr	r2, [pc, #76]	@ (8008734 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80086e6:	4413      	add	r3, r2
 80086e8:	4299      	cmp	r1, r3
 80086ea:	d11c      	bne.n	8008726 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	3304      	adds	r3, #4
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7fe f85b 	bl	80067ac <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008738 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d903      	bls.n	800870a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008706:	4a0c      	ldr	r2, [pc, #48]	@ (8008738 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008708:	6013      	str	r3, [r2, #0]
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800870e:	4613      	mov	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4413      	add	r3, r2
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4a07      	ldr	r2, [pc, #28]	@ (8008734 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008718:	441a      	add	r2, r3
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	3304      	adds	r3, #4
 800871e:	4619      	mov	r1, r3
 8008720:	4610      	mov	r0, r2
 8008722:	f7fd ffe6 	bl	80066f2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008726:	bf00      	nop
 8008728:	3720      	adds	r7, #32
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop
 8008730:	20000b2c 	.word	0x20000b2c
 8008734:	20000b30 	.word	0x20000b30
 8008738:	20001008 	.word	0x20001008

0800873c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800873c:	b480      	push	{r7}
 800873e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008740:	4b07      	ldr	r3, [pc, #28]	@ (8008760 <pvTaskIncrementMutexHeldCount+0x24>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d004      	beq.n	8008752 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008748:	4b05      	ldr	r3, [pc, #20]	@ (8008760 <pvTaskIncrementMutexHeldCount+0x24>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800874e:	3201      	adds	r2, #1
 8008750:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008752:	4b03      	ldr	r3, [pc, #12]	@ (8008760 <pvTaskIncrementMutexHeldCount+0x24>)
 8008754:	681b      	ldr	r3, [r3, #0]
	}
 8008756:	4618      	mov	r0, r3
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr
 8008760:	20000b2c 	.word	0x20000b2c

08008764 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800876e:	f000 feb3 	bl	80094d8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008772:	4b1e      	ldr	r3, [pc, #120]	@ (80087ec <ulTaskNotifyTake+0x88>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008778:	2b00      	cmp	r3, #0
 800877a:	d113      	bne.n	80087a4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800877c:	4b1b      	ldr	r3, [pc, #108]	@ (80087ec <ulTaskNotifyTake+0x88>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00b      	beq.n	80087a4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800878c:	2101      	movs	r1, #1
 800878e:	6838      	ldr	r0, [r7, #0]
 8008790:	f000 f9a4 	bl	8008adc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008794:	4b16      	ldr	r3, [pc, #88]	@ (80087f0 <ulTaskNotifyTake+0x8c>)
 8008796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800879a:	601a      	str	r2, [r3, #0]
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80087a4:	f000 feca 	bl	800953c <vPortExitCritical>

		taskENTER_CRITICAL();
 80087a8:	f000 fe96 	bl	80094d8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80087ac:	4b0f      	ldr	r3, [pc, #60]	@ (80087ec <ulTaskNotifyTake+0x88>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00c      	beq.n	80087d4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d004      	beq.n	80087ca <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80087c0:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <ulTaskNotifyTake+0x88>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2200      	movs	r2, #0
 80087c6:	655a      	str	r2, [r3, #84]	@ 0x54
 80087c8:	e004      	b.n	80087d4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80087ca:	4b08      	ldr	r3, [pc, #32]	@ (80087ec <ulTaskNotifyTake+0x88>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	3a01      	subs	r2, #1
 80087d2:	655a      	str	r2, [r3, #84]	@ 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80087d4:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <ulTaskNotifyTake+0x88>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80087de:	f000 fead 	bl	800953c <vPortExitCritical>

		return ulReturn;
 80087e2:	68fb      	ldr	r3, [r7, #12]
	}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	20000b2c 	.word	0x20000b2c
 80087f0:	e000ed04 	.word	0xe000ed04

080087f4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b08a      	sub	sp, #40	@ 0x28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	603b      	str	r3, [r7, #0]
 8008800:	4613      	mov	r3, r2
 8008802:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008804:	2301      	movs	r3, #1
 8008806:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10b      	bne.n	8008826 <xTaskGenericNotify+0x32>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	61bb      	str	r3, [r7, #24]
}
 8008820:	bf00      	nop
 8008822:	bf00      	nop
 8008824:	e7fd      	b.n	8008822 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800882a:	f000 fe55 	bl	80094d8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008834:	6a3b      	ldr	r3, [r7, #32]
 8008836:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800883c:	6a3b      	ldr	r3, [r7, #32]
 800883e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008842:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	2202      	movs	r2, #2
 8008848:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	2b04      	cmp	r3, #4
 8008850:	d827      	bhi.n	80088a2 <xTaskGenericNotify+0xae>
 8008852:	a201      	add	r2, pc, #4	@ (adr r2, 8008858 <xTaskGenericNotify+0x64>)
 8008854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008858:	080088c5 	.word	0x080088c5
 800885c:	0800886d 	.word	0x0800886d
 8008860:	0800887b 	.word	0x0800887b
 8008864:	08008887 	.word	0x08008887
 8008868:	0800888f 	.word	0x0800888f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800886c:	6a3b      	ldr	r3, [r7, #32]
 800886e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	431a      	orrs	r2, r3
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008878:	e027      	b.n	80088ca <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800887a:	6a3b      	ldr	r3, [r7, #32]
 800887c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	6a3b      	ldr	r3, [r7, #32]
 8008882:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8008884:	e021      	b.n	80088ca <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800888c:	e01d      	b.n	80088ca <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800888e:	7ffb      	ldrb	r3, [r7, #31]
 8008890:	2b02      	cmp	r3, #2
 8008892:	d003      	beq.n	800889c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800889a:	e016      	b.n	80088ca <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 800889c:	2300      	movs	r3, #0
 800889e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80088a0:	e013      	b.n	80088ca <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088aa:	d00d      	beq.n	80088c8 <xTaskGenericNotify+0xd4>
	__asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	617b      	str	r3, [r7, #20]
}
 80088be:	bf00      	nop
 80088c0:	bf00      	nop
 80088c2:	e7fd      	b.n	80088c0 <xTaskGenericNotify+0xcc>
					break;
 80088c4:	bf00      	nop
 80088c6:	e000      	b.n	80088ca <xTaskGenericNotify+0xd6>

					break;
 80088c8:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80088ca:	7ffb      	ldrb	r3, [r7, #31]
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d13b      	bne.n	8008948 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	3304      	adds	r3, #4
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fd ff69 	bl	80067ac <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80088da:	6a3b      	ldr	r3, [r7, #32]
 80088dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088de:	4b1e      	ldr	r3, [pc, #120]	@ (8008958 <xTaskGenericNotify+0x164>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d903      	bls.n	80088ee <xTaskGenericNotify+0xfa>
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008958 <xTaskGenericNotify+0x164>)
 80088ec:	6013      	str	r3, [r2, #0]
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f2:	4613      	mov	r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4413      	add	r3, r2
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	4a18      	ldr	r2, [pc, #96]	@ (800895c <xTaskGenericNotify+0x168>)
 80088fc:	441a      	add	r2, r3
 80088fe:	6a3b      	ldr	r3, [r7, #32]
 8008900:	3304      	adds	r3, #4
 8008902:	4619      	mov	r1, r3
 8008904:	4610      	mov	r0, r2
 8008906:	f7fd fef4 	bl	80066f2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00b      	beq.n	800892a <xTaskGenericNotify+0x136>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	613b      	str	r3, [r7, #16]
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop
 8008928:	e7fd      	b.n	8008926 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800892a:	6a3b      	ldr	r3, [r7, #32]
 800892c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800892e:	4b0c      	ldr	r3, [pc, #48]	@ (8008960 <xTaskGenericNotify+0x16c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008934:	429a      	cmp	r2, r3
 8008936:	d907      	bls.n	8008948 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008938:	4b0a      	ldr	r3, [pc, #40]	@ (8008964 <xTaskGenericNotify+0x170>)
 800893a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008948:	f000 fdf8 	bl	800953c <vPortExitCritical>

		return xReturn;
 800894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800894e:	4618      	mov	r0, r3
 8008950:	3728      	adds	r7, #40	@ 0x28
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	20001008 	.word	0x20001008
 800895c:	20000b30 	.word	0x20000b30
 8008960:	20000b2c 	.word	0x20000b2c
 8008964:	e000ed04 	.word	0xe000ed04

08008968 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008968:	b580      	push	{r7, lr}
 800896a:	b08a      	sub	sp, #40	@ 0x28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d10b      	bne.n	8008990 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8008978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800897c:	f383 8811 	msr	BASEPRI, r3
 8008980:	f3bf 8f6f 	isb	sy
 8008984:	f3bf 8f4f 	dsb	sy
 8008988:	61bb      	str	r3, [r7, #24]
}
 800898a:	bf00      	nop
 800898c:	bf00      	nop
 800898e:	e7fd      	b.n	800898c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008990:	f000 fe82 	bl	8009698 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8008998:	f3ef 8211 	mrs	r2, BASEPRI
 800899c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	617a      	str	r2, [r7, #20]
 80089ae:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80089b0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80089b2:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80089b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80089ba:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80089bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089be:	2202      	movs	r2, #2
 80089c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80089c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	655a      	str	r2, [r3, #84]	@ 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80089ce:	7ffb      	ldrb	r3, [r7, #31]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d147      	bne.n	8008a64 <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80089d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00b      	beq.n	80089f4 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 80089dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e0:	f383 8811 	msr	BASEPRI, r3
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	f3bf 8f4f 	dsb	sy
 80089ec:	60fb      	str	r3, [r7, #12]
}
 80089ee:	bf00      	nop
 80089f0:	bf00      	nop
 80089f2:	e7fd      	b.n	80089f0 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089f4:	4b20      	ldr	r3, [pc, #128]	@ (8008a78 <vTaskNotifyGiveFromISR+0x110>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d11d      	bne.n	8008a38 <vTaskNotifyGiveFromISR+0xd0>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fe:	3304      	adds	r3, #4
 8008a00:	4618      	mov	r0, r3
 8008a02:	f7fd fed3 	bl	80067ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8008a7c <vTaskNotifyGiveFromISR+0x114>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d903      	bls.n	8008a1a <vTaskNotifyGiveFromISR+0xb2>
 8008a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a16:	4a19      	ldr	r2, [pc, #100]	@ (8008a7c <vTaskNotifyGiveFromISR+0x114>)
 8008a18:	6013      	str	r3, [r2, #0]
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a1e:	4613      	mov	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4a16      	ldr	r2, [pc, #88]	@ (8008a80 <vTaskNotifyGiveFromISR+0x118>)
 8008a28:	441a      	add	r2, r3
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	4619      	mov	r1, r3
 8008a30:	4610      	mov	r0, r2
 8008a32:	f7fd fe5e 	bl	80066f2 <vListInsertEnd>
 8008a36:	e005      	b.n	8008a44 <vTaskNotifyGiveFromISR+0xdc>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a3a:	3318      	adds	r3, #24
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	4811      	ldr	r0, [pc, #68]	@ (8008a84 <vTaskNotifyGiveFromISR+0x11c>)
 8008a40:	f7fd fe57 	bl	80066f2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a48:	4b0f      	ldr	r3, [pc, #60]	@ (8008a88 <vTaskNotifyGiveFromISR+0x120>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d908      	bls.n	8008a64 <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d002      	beq.n	8008a5e <vTaskNotifyGiveFromISR+0xf6>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a8c <vTaskNotifyGiveFromISR+0x124>)
 8008a60:	2201      	movs	r2, #1
 8008a62:	601a      	str	r2, [r3, #0]
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	f383 8811 	msr	BASEPRI, r3
}
 8008a6e:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8008a70:	bf00      	nop
 8008a72:	3728      	adds	r7, #40	@ 0x28
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	20001028 	.word	0x20001028
 8008a7c:	20001008 	.word	0x20001008
 8008a80:	20000b30 	.word	0x20000b30
 8008a84:	20000fc0 	.word	0x20000fc0
 8008a88:	20000b2c 	.word	0x20000b2c
 8008a8c:	20001014 	.word	0x20001014

08008a90 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d102      	bne.n	8008aa4 <xTaskNotifyStateClear+0x14>
 8008a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad8 <xTaskNotifyStateClear+0x48>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	e000      	b.n	8008aa6 <xTaskNotifyStateClear+0x16>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8008aa8:	f000 fd16 	bl	80094d8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d106      	bne.n	8008ac6 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				xReturn = pdPASS;
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	60fb      	str	r3, [r7, #12]
 8008ac4:	e001      	b.n	8008aca <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8008aca:	f000 fd37 	bl	800953c <vPortExitCritical>

		return xReturn;
 8008ace:	68fb      	ldr	r3, [r7, #12]
	}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	20000b2c 	.word	0x20000b2c

08008adc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ae6:	4b21      	ldr	r3, [pc, #132]	@ (8008b6c <prvAddCurrentTaskToDelayedList+0x90>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008aec:	4b20      	ldr	r3, [pc, #128]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3304      	adds	r3, #4
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fd fe5a 	bl	80067ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008afe:	d10a      	bne.n	8008b16 <prvAddCurrentTaskToDelayedList+0x3a>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d007      	beq.n	8008b16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b06:	4b1a      	ldr	r3, [pc, #104]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3304      	adds	r3, #4
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	4819      	ldr	r0, [pc, #100]	@ (8008b74 <prvAddCurrentTaskToDelayedList+0x98>)
 8008b10:	f7fd fdef 	bl	80066f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b14:	e026      	b.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b1e:	4b14      	ldr	r3, [pc, #80]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b26:	68ba      	ldr	r2, [r7, #8]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d209      	bcs.n	8008b42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b2e:	4b12      	ldr	r3, [pc, #72]	@ (8008b78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	4b0f      	ldr	r3, [pc, #60]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3304      	adds	r3, #4
 8008b38:	4619      	mov	r1, r3
 8008b3a:	4610      	mov	r0, r2
 8008b3c:	f7fd fdfd 	bl	800673a <vListInsert>
}
 8008b40:	e010      	b.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b42:	4b0e      	ldr	r3, [pc, #56]	@ (8008b7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	4b0a      	ldr	r3, [pc, #40]	@ (8008b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3304      	adds	r3, #4
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	4610      	mov	r0, r2
 8008b50:	f7fd fdf3 	bl	800673a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008b54:	4b0a      	ldr	r3, [pc, #40]	@ (8008b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d202      	bcs.n	8008b64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008b5e:	4a08      	ldr	r2, [pc, #32]	@ (8008b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	6013      	str	r3, [r2, #0]
}
 8008b64:	bf00      	nop
 8008b66:	3710      	adds	r7, #16
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	20001004 	.word	0x20001004
 8008b70:	20000b2c 	.word	0x20000b2c
 8008b74:	20000fec 	.word	0x20000fec
 8008b78:	20000fbc 	.word	0x20000fbc
 8008b7c:	20000fb8 	.word	0x20000fb8
 8008b80:	20001020 	.word	0x20001020

08008b84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b08a      	sub	sp, #40	@ 0x28
 8008b88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008b8e:	f000 fb13 	bl	80091b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008b92:	4b1d      	ldr	r3, [pc, #116]	@ (8008c08 <xTimerCreateTimerTask+0x84>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d021      	beq.n	8008bde <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ba2:	1d3a      	adds	r2, r7, #4
 8008ba4:	f107 0108 	add.w	r1, r7, #8
 8008ba8:	f107 030c 	add.w	r3, r7, #12
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fd fcab 	bl	8006508 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	9202      	str	r2, [sp, #8]
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	9300      	str	r3, [sp, #0]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	460a      	mov	r2, r1
 8008bc4:	4911      	ldr	r1, [pc, #68]	@ (8008c0c <xTimerCreateTimerTask+0x88>)
 8008bc6:	4812      	ldr	r0, [pc, #72]	@ (8008c10 <xTimerCreateTimerTask+0x8c>)
 8008bc8:	f7fe fd2c 	bl	8007624 <xTaskCreateStatic>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	4a11      	ldr	r2, [pc, #68]	@ (8008c14 <xTimerCreateTimerTask+0x90>)
 8008bd0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008bd2:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <xTimerCreateTimerTask+0x90>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d001      	beq.n	8008bde <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d10b      	bne.n	8008bfc <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be8:	f383 8811 	msr	BASEPRI, r3
 8008bec:	f3bf 8f6f 	isb	sy
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	613b      	str	r3, [r7, #16]
}
 8008bf6:	bf00      	nop
 8008bf8:	bf00      	nop
 8008bfa:	e7fd      	b.n	8008bf8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008bfc:	697b      	ldr	r3, [r7, #20]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3718      	adds	r7, #24
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	2000105c 	.word	0x2000105c
 8008c0c:	0800cf68 	.word	0x0800cf68
 8008c10:	08008d51 	.word	0x08008d51
 8008c14:	20001060 	.word	0x20001060

08008c18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b08a      	sub	sp, #40	@ 0x28
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
 8008c24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c26:	2300      	movs	r3, #0
 8008c28:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10b      	bne.n	8008c48 <xTimerGenericCommand+0x30>
	__asm volatile
 8008c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c34:	f383 8811 	msr	BASEPRI, r3
 8008c38:	f3bf 8f6f 	isb	sy
 8008c3c:	f3bf 8f4f 	dsb	sy
 8008c40:	623b      	str	r3, [r7, #32]
}
 8008c42:	bf00      	nop
 8008c44:	bf00      	nop
 8008c46:	e7fd      	b.n	8008c44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c48:	4b19      	ldr	r3, [pc, #100]	@ (8008cb0 <xTimerGenericCommand+0x98>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d02a      	beq.n	8008ca6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	2b05      	cmp	r3, #5
 8008c60:	dc18      	bgt.n	8008c94 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c62:	f7ff fbf1 	bl	8008448 <xTaskGetSchedulerState>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	d109      	bne.n	8008c80 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008c6c:	4b10      	ldr	r3, [pc, #64]	@ (8008cb0 <xTimerGenericCommand+0x98>)
 8008c6e:	6818      	ldr	r0, [r3, #0]
 8008c70:	f107 0110 	add.w	r1, r7, #16
 8008c74:	2300      	movs	r3, #0
 8008c76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c78:	f7fd ff6e 	bl	8006b58 <xQueueGenericSend>
 8008c7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008c7e:	e012      	b.n	8008ca6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c80:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb0 <xTimerGenericCommand+0x98>)
 8008c82:	6818      	ldr	r0, [r3, #0]
 8008c84:	f107 0110 	add.w	r1, r7, #16
 8008c88:	2300      	movs	r3, #0
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f7fd ff64 	bl	8006b58 <xQueueGenericSend>
 8008c90:	6278      	str	r0, [r7, #36]	@ 0x24
 8008c92:	e008      	b.n	8008ca6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c94:	4b06      	ldr	r3, [pc, #24]	@ (8008cb0 <xTimerGenericCommand+0x98>)
 8008c96:	6818      	ldr	r0, [r3, #0]
 8008c98:	f107 0110 	add.w	r1, r7, #16
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	683a      	ldr	r2, [r7, #0]
 8008ca0:	f7fe f85c 	bl	8006d5c <xQueueGenericSendFromISR>
 8008ca4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3728      	adds	r7, #40	@ 0x28
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}
 8008cb0:	2000105c 	.word	0x2000105c

08008cb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b088      	sub	sp, #32
 8008cb8:	af02      	add	r7, sp, #8
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cbe:	4b23      	ldr	r3, [pc, #140]	@ (8008d4c <prvProcessExpiredTimer+0x98>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	68db      	ldr	r3, [r3, #12]
 8008cc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	3304      	adds	r3, #4
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7fd fd6d 	bl	80067ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d023      	beq.n	8008d28 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	699a      	ldr	r2, [r3, #24]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	18d1      	adds	r1, r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	6978      	ldr	r0, [r7, #20]
 8008cee:	f000 f8d5 	bl	8008e9c <prvInsertTimerInActiveList>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d020      	beq.n	8008d3a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	2100      	movs	r1, #0
 8008d02:	6978      	ldr	r0, [r7, #20]
 8008d04:	f7ff ff88 	bl	8008c18 <xTimerGenericCommand>
 8008d08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d114      	bne.n	8008d3a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	60fb      	str	r3, [r7, #12]
}
 8008d22:	bf00      	nop
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d2e:	f023 0301 	bic.w	r3, r3, #1
 8008d32:	b2da      	uxtb	r2, r3
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	6a1b      	ldr	r3, [r3, #32]
 8008d3e:	6978      	ldr	r0, [r7, #20]
 8008d40:	4798      	blx	r3
}
 8008d42:	bf00      	nop
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	20001054 	.word	0x20001054

08008d50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d58:	f107 0308 	add.w	r3, r7, #8
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f000 f859 	bl	8008e14 <prvGetNextExpireTime>
 8008d62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	4619      	mov	r1, r3
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 f805 	bl	8008d78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d6e:	f000 f8d7 	bl	8008f20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d72:	bf00      	nop
 8008d74:	e7f0      	b.n	8008d58 <prvTimerTask+0x8>
	...

08008d78 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d82:	f7fe ff07 	bl	8007b94 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d86:	f107 0308 	add.w	r3, r7, #8
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 f866 	bl	8008e5c <prvSampleTimeNow>
 8008d90:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d130      	bne.n	8008dfa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d10a      	bne.n	8008db4 <prvProcessTimerOrBlockTask+0x3c>
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d806      	bhi.n	8008db4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008da6:	f7fe ff03 	bl	8007bb0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008daa:	68f9      	ldr	r1, [r7, #12]
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f7ff ff81 	bl	8008cb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008db2:	e024      	b.n	8008dfe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d008      	beq.n	8008dcc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008dba:	4b13      	ldr	r3, [pc, #76]	@ (8008e08 <prvProcessTimerOrBlockTask+0x90>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <prvProcessTimerOrBlockTask+0x50>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e000      	b.n	8008dca <prvProcessTimerOrBlockTask+0x52>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8008e0c <prvProcessTimerOrBlockTask+0x94>)
 8008dce:	6818      	ldr	r0, [r3, #0]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	1ad3      	subs	r3, r2, r3
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	4619      	mov	r1, r3
 8008dda:	f7fe fbef 	bl	80075bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008dde:	f7fe fee7 	bl	8007bb0 <xTaskResumeAll>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d10a      	bne.n	8008dfe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008de8:	4b09      	ldr	r3, [pc, #36]	@ (8008e10 <prvProcessTimerOrBlockTask+0x98>)
 8008dea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dee:	601a      	str	r2, [r3, #0]
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	f3bf 8f6f 	isb	sy
}
 8008df8:	e001      	b.n	8008dfe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008dfa:	f7fe fed9 	bl	8007bb0 <xTaskResumeAll>
}
 8008dfe:	bf00      	nop
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20001058 	.word	0x20001058
 8008e0c:	2000105c 	.word	0x2000105c
 8008e10:	e000ed04 	.word	0xe000ed04

08008e14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8008e58 <prvGetNextExpireTime+0x44>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d101      	bne.n	8008e2a <prvGetNextExpireTime+0x16>
 8008e26:	2201      	movs	r2, #1
 8008e28:	e000      	b.n	8008e2c <prvGetNextExpireTime+0x18>
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d105      	bne.n	8008e44 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e38:	4b07      	ldr	r3, [pc, #28]	@ (8008e58 <prvGetNextExpireTime+0x44>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	60fb      	str	r3, [r7, #12]
 8008e42:	e001      	b.n	8008e48 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e44:	2300      	movs	r3, #0
 8008e46:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e48:	68fb      	ldr	r3, [r7, #12]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	20001054 	.word	0x20001054

08008e5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e64:	f7fe ff42 	bl	8007cec <xTaskGetTickCount>
 8008e68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e98 <prvSampleTimeNow+0x3c>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68fa      	ldr	r2, [r7, #12]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d205      	bcs.n	8008e80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e74:	f000 f93a 	bl	80090ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	601a      	str	r2, [r3, #0]
 8008e7e:	e002      	b.n	8008e86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e86:	4a04      	ldr	r2, [pc, #16]	@ (8008e98 <prvSampleTimeNow+0x3c>)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20001064 	.word	0x20001064

08008e9c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d812      	bhi.n	8008ee8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	1ad2      	subs	r2, r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	699b      	ldr	r3, [r3, #24]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d302      	bcc.n	8008ed6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	617b      	str	r3, [r7, #20]
 8008ed4:	e01b      	b.n	8008f0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ed6:	4b10      	ldr	r3, [pc, #64]	@ (8008f18 <prvInsertTimerInActiveList+0x7c>)
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	3304      	adds	r3, #4
 8008ede:	4619      	mov	r1, r3
 8008ee0:	4610      	mov	r0, r2
 8008ee2:	f7fd fc2a 	bl	800673a <vListInsert>
 8008ee6:	e012      	b.n	8008f0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d206      	bcs.n	8008efe <prvInsertTimerInActiveList+0x62>
 8008ef0:	68ba      	ldr	r2, [r7, #8]
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d302      	bcc.n	8008efe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	617b      	str	r3, [r7, #20]
 8008efc:	e007      	b.n	8008f0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008efe:	4b07      	ldr	r3, [pc, #28]	@ (8008f1c <prvInsertTimerInActiveList+0x80>)
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3304      	adds	r3, #4
 8008f06:	4619      	mov	r1, r3
 8008f08:	4610      	mov	r0, r2
 8008f0a:	f7fd fc16 	bl	800673a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f0e:	697b      	ldr	r3, [r7, #20]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3718      	adds	r7, #24
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	20001058 	.word	0x20001058
 8008f1c:	20001054 	.word	0x20001054

08008f20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b08e      	sub	sp, #56	@ 0x38
 8008f24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f26:	e0ce      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	da19      	bge.n	8008f62 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008f2e:	1d3b      	adds	r3, r7, #4
 8008f30:	3304      	adds	r3, #4
 8008f32:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d10b      	bne.n	8008f52 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3e:	f383 8811 	msr	BASEPRI, r3
 8008f42:	f3bf 8f6f 	isb	sy
 8008f46:	f3bf 8f4f 	dsb	sy
 8008f4a:	61fb      	str	r3, [r7, #28]
}
 8008f4c:	bf00      	nop
 8008f4e:	bf00      	nop
 8008f50:	e7fd      	b.n	8008f4e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f58:	6850      	ldr	r0, [r2, #4]
 8008f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f5c:	6892      	ldr	r2, [r2, #8]
 8008f5e:	4611      	mov	r1, r2
 8008f60:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f2c0 80ae 	blt.w	80090c6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f70:	695b      	ldr	r3, [r3, #20]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d004      	beq.n	8008f80 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f78:	3304      	adds	r3, #4
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7fd fc16 	bl	80067ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f80:	463b      	mov	r3, r7
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7ff ff6a 	bl	8008e5c <prvSampleTimeNow>
 8008f88:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2b09      	cmp	r3, #9
 8008f8e:	f200 8097 	bhi.w	80090c0 <prvProcessReceivedCommands+0x1a0>
 8008f92:	a201      	add	r2, pc, #4	@ (adr r2, 8008f98 <prvProcessReceivedCommands+0x78>)
 8008f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f98:	08008fc1 	.word	0x08008fc1
 8008f9c:	08008fc1 	.word	0x08008fc1
 8008fa0:	08008fc1 	.word	0x08008fc1
 8008fa4:	08009037 	.word	0x08009037
 8008fa8:	0800904b 	.word	0x0800904b
 8008fac:	08009097 	.word	0x08009097
 8008fb0:	08008fc1 	.word	0x08008fc1
 8008fb4:	08008fc1 	.word	0x08008fc1
 8008fb8:	08009037 	.word	0x08009037
 8008fbc:	0800904b 	.word	0x0800904b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008fc6:	f043 0301 	orr.w	r3, r3, #1
 8008fca:	b2da      	uxtb	r2, r3
 8008fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008fd2:	68ba      	ldr	r2, [r7, #8]
 8008fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd6:	699b      	ldr	r3, [r3, #24]
 8008fd8:	18d1      	adds	r1, r2, r3
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008fe0:	f7ff ff5c 	bl	8008e9c <prvInsertTimerInActiveList>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d06c      	beq.n	80090c4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ff0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ff8:	f003 0304 	and.w	r3, r3, #4
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d061      	beq.n	80090c4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	441a      	add	r2, r3
 8009008:	2300      	movs	r3, #0
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	2300      	movs	r3, #0
 800900e:	2100      	movs	r1, #0
 8009010:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009012:	f7ff fe01 	bl	8008c18 <xTimerGenericCommand>
 8009016:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009018:	6a3b      	ldr	r3, [r7, #32]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d152      	bne.n	80090c4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	61bb      	str	r3, [r7, #24]
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	e7fd      	b.n	8009032 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009038:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800903c:	f023 0301 	bic.w	r3, r3, #1
 8009040:	b2da      	uxtb	r2, r3
 8009042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009044:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009048:	e03d      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800904a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800904c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009050:	f043 0301 	orr.w	r3, r3, #1
 8009054:	b2da      	uxtb	r2, r3
 8009056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009058:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800905c:	68ba      	ldr	r2, [r7, #8]
 800905e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009060:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009064:	699b      	ldr	r3, [r3, #24]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10b      	bne.n	8009082 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800906a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	617b      	str	r3, [r7, #20]
}
 800907c:	bf00      	nop
 800907e:	bf00      	nop
 8009080:	e7fd      	b.n	800907e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009084:	699a      	ldr	r2, [r3, #24]
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	18d1      	adds	r1, r2, r3
 800908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800908e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009090:	f7ff ff04 	bl	8008e9c <prvInsertTimerInActiveList>
					break;
 8009094:	e017      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800909c:	f003 0302 	and.w	r3, r3, #2
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d103      	bne.n	80090ac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80090a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090a6:	f000 fc07 	bl	80098b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80090aa:	e00c      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090b2:	f023 0301 	bic.w	r3, r3, #1
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80090be:	e002      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80090c0:	bf00      	nop
 80090c2:	e000      	b.n	80090c6 <prvProcessReceivedCommands+0x1a6>
					break;
 80090c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090c6:	4b08      	ldr	r3, [pc, #32]	@ (80090e8 <prvProcessReceivedCommands+0x1c8>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	1d39      	adds	r1, r7, #4
 80090cc:	2200      	movs	r2, #0
 80090ce:	4618      	mov	r0, r3
 80090d0:	f7fd fee2 	bl	8006e98 <xQueueReceive>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	f47f af26 	bne.w	8008f28 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80090dc:	bf00      	nop
 80090de:	bf00      	nop
 80090e0:	3730      	adds	r7, #48	@ 0x30
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	2000105c 	.word	0x2000105c

080090ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b088      	sub	sp, #32
 80090f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090f2:	e049      	b.n	8009188 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80090f4:	4b2e      	ldr	r3, [pc, #184]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090fe:	4b2c      	ldr	r3, [pc, #176]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3304      	adds	r3, #4
 800910c:	4618      	mov	r0, r3
 800910e:	f7fd fb4d 	bl	80067ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6a1b      	ldr	r3, [r3, #32]
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009120:	f003 0304 	and.w	r3, r3, #4
 8009124:	2b00      	cmp	r3, #0
 8009126:	d02f      	beq.n	8009188 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	693a      	ldr	r2, [r7, #16]
 800912e:	4413      	add	r3, r2
 8009130:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009132:	68ba      	ldr	r2, [r7, #8]
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	429a      	cmp	r2, r3
 8009138:	d90e      	bls.n	8009158 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	68ba      	ldr	r2, [r7, #8]
 800913e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	68fa      	ldr	r2, [r7, #12]
 8009144:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009146:	4b1a      	ldr	r3, [pc, #104]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	3304      	adds	r3, #4
 800914e:	4619      	mov	r1, r3
 8009150:	4610      	mov	r0, r2
 8009152:	f7fd faf2 	bl	800673a <vListInsert>
 8009156:	e017      	b.n	8009188 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009158:	2300      	movs	r3, #0
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	2300      	movs	r3, #0
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	2100      	movs	r1, #0
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f7ff fd58 	bl	8008c18 <xTimerGenericCommand>
 8009168:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10b      	bne.n	8009188 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009174:	f383 8811 	msr	BASEPRI, r3
 8009178:	f3bf 8f6f 	isb	sy
 800917c:	f3bf 8f4f 	dsb	sy
 8009180:	603b      	str	r3, [r7, #0]
}
 8009182:	bf00      	nop
 8009184:	bf00      	nop
 8009186:	e7fd      	b.n	8009184 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009188:	4b09      	ldr	r3, [pc, #36]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1b0      	bne.n	80090f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009192:	4b07      	ldr	r3, [pc, #28]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009198:	4b06      	ldr	r3, [pc, #24]	@ (80091b4 <prvSwitchTimerLists+0xc8>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a04      	ldr	r2, [pc, #16]	@ (80091b0 <prvSwitchTimerLists+0xc4>)
 800919e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80091a0:	4a04      	ldr	r2, [pc, #16]	@ (80091b4 <prvSwitchTimerLists+0xc8>)
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	6013      	str	r3, [r2, #0]
}
 80091a6:	bf00      	nop
 80091a8:	3718      	adds	r7, #24
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	20001054 	.word	0x20001054
 80091b4:	20001058 	.word	0x20001058

080091b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80091be:	f000 f98b 	bl	80094d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80091c2:	4b15      	ldr	r3, [pc, #84]	@ (8009218 <prvCheckForValidListAndQueue+0x60>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d120      	bne.n	800920c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80091ca:	4814      	ldr	r0, [pc, #80]	@ (800921c <prvCheckForValidListAndQueue+0x64>)
 80091cc:	f7fd fa64 	bl	8006698 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80091d0:	4813      	ldr	r0, [pc, #76]	@ (8009220 <prvCheckForValidListAndQueue+0x68>)
 80091d2:	f7fd fa61 	bl	8006698 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80091d6:	4b13      	ldr	r3, [pc, #76]	@ (8009224 <prvCheckForValidListAndQueue+0x6c>)
 80091d8:	4a10      	ldr	r2, [pc, #64]	@ (800921c <prvCheckForValidListAndQueue+0x64>)
 80091da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80091dc:	4b12      	ldr	r3, [pc, #72]	@ (8009228 <prvCheckForValidListAndQueue+0x70>)
 80091de:	4a10      	ldr	r2, [pc, #64]	@ (8009220 <prvCheckForValidListAndQueue+0x68>)
 80091e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80091e2:	2300      	movs	r3, #0
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	4b11      	ldr	r3, [pc, #68]	@ (800922c <prvCheckForValidListAndQueue+0x74>)
 80091e8:	4a11      	ldr	r2, [pc, #68]	@ (8009230 <prvCheckForValidListAndQueue+0x78>)
 80091ea:	2110      	movs	r1, #16
 80091ec:	200a      	movs	r0, #10
 80091ee:	f7fd fb71 	bl	80068d4 <xQueueGenericCreateStatic>
 80091f2:	4603      	mov	r3, r0
 80091f4:	4a08      	ldr	r2, [pc, #32]	@ (8009218 <prvCheckForValidListAndQueue+0x60>)
 80091f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80091f8:	4b07      	ldr	r3, [pc, #28]	@ (8009218 <prvCheckForValidListAndQueue+0x60>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d005      	beq.n	800920c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009200:	4b05      	ldr	r3, [pc, #20]	@ (8009218 <prvCheckForValidListAndQueue+0x60>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	490b      	ldr	r1, [pc, #44]	@ (8009234 <prvCheckForValidListAndQueue+0x7c>)
 8009206:	4618      	mov	r0, r3
 8009208:	f7fe f984 	bl	8007514 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800920c:	f000 f996 	bl	800953c <vPortExitCritical>
}
 8009210:	bf00      	nop
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	2000105c 	.word	0x2000105c
 800921c:	2000102c 	.word	0x2000102c
 8009220:	20001040 	.word	0x20001040
 8009224:	20001054 	.word	0x20001054
 8009228:	20001058 	.word	0x20001058
 800922c:	20001108 	.word	0x20001108
 8009230:	20001068 	.word	0x20001068
 8009234:	0800cf70 	.word	0x0800cf70

08009238 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009238:	b580      	push	{r7, lr}
 800923a:	b08a      	sub	sp, #40	@ 0x28
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	60b9      	str	r1, [r7, #8]
 8009242:	607a      	str	r2, [r7, #4]
 8009244:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009246:	f06f 0301 	mvn.w	r3, #1
 800924a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009258:	4b06      	ldr	r3, [pc, #24]	@ (8009274 <xTimerPendFunctionCallFromISR+0x3c>)
 800925a:	6818      	ldr	r0, [r3, #0]
 800925c:	f107 0114 	add.w	r1, r7, #20
 8009260:	2300      	movs	r3, #0
 8009262:	683a      	ldr	r2, [r7, #0]
 8009264:	f7fd fd7a 	bl	8006d5c <xQueueGenericSendFromISR>
 8009268:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800926c:	4618      	mov	r0, r3
 800926e:	3728      	adds	r7, #40	@ 0x28
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	2000105c 	.word	0x2000105c

08009278 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	3b04      	subs	r3, #4
 8009288:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009290:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	3b04      	subs	r3, #4
 8009296:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f023 0201 	bic.w	r2, r3, #1
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	3b04      	subs	r3, #4
 80092a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80092a8:	4a0c      	ldr	r2, [pc, #48]	@ (80092dc <pxPortInitialiseStack+0x64>)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	3b14      	subs	r3, #20
 80092b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	3b04      	subs	r3, #4
 80092be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f06f 0202 	mvn.w	r2, #2
 80092c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	3b20      	subs	r3, #32
 80092cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80092ce:	68fb      	ldr	r3, [r7, #12]
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3714      	adds	r7, #20
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr
 80092dc:	080092e1 	.word	0x080092e1

080092e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80092e6:	2300      	movs	r3, #0
 80092e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80092ea:	4b13      	ldr	r3, [pc, #76]	@ (8009338 <prvTaskExitError+0x58>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092f2:	d00b      	beq.n	800930c <prvTaskExitError+0x2c>
	__asm volatile
 80092f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	60fb      	str	r3, [r7, #12]
}
 8009306:	bf00      	nop
 8009308:	bf00      	nop
 800930a:	e7fd      	b.n	8009308 <prvTaskExitError+0x28>
	__asm volatile
 800930c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	60bb      	str	r3, [r7, #8]
}
 800931e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009320:	bf00      	nop
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d0fc      	beq.n	8009322 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009328:	bf00      	nop
 800932a:	bf00      	nop
 800932c:	3714      	adds	r7, #20
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	2000000c 	.word	0x2000000c
 800933c:	00000000 	.word	0x00000000

08009340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009340:	4b07      	ldr	r3, [pc, #28]	@ (8009360 <pxCurrentTCBConst2>)
 8009342:	6819      	ldr	r1, [r3, #0]
 8009344:	6808      	ldr	r0, [r1, #0]
 8009346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800934a:	f380 8809 	msr	PSP, r0
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f04f 0000 	mov.w	r0, #0
 8009356:	f380 8811 	msr	BASEPRI, r0
 800935a:	4770      	bx	lr
 800935c:	f3af 8000 	nop.w

08009360 <pxCurrentTCBConst2>:
 8009360:	20000b2c 	.word	0x20000b2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop

08009368 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009368:	4808      	ldr	r0, [pc, #32]	@ (800938c <prvPortStartFirstTask+0x24>)
 800936a:	6800      	ldr	r0, [r0, #0]
 800936c:	6800      	ldr	r0, [r0, #0]
 800936e:	f380 8808 	msr	MSP, r0
 8009372:	f04f 0000 	mov.w	r0, #0
 8009376:	f380 8814 	msr	CONTROL, r0
 800937a:	b662      	cpsie	i
 800937c:	b661      	cpsie	f
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	f3bf 8f6f 	isb	sy
 8009386:	df00      	svc	0
 8009388:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800938a:	bf00      	nop
 800938c:	e000ed08 	.word	0xe000ed08

08009390 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009396:	4b47      	ldr	r3, [pc, #284]	@ (80094b4 <xPortStartScheduler+0x124>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a47      	ldr	r2, [pc, #284]	@ (80094b8 <xPortStartScheduler+0x128>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d10b      	bne.n	80093b8 <xPortStartScheduler+0x28>
	__asm volatile
 80093a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	60fb      	str	r3, [r7, #12]
}
 80093b2:	bf00      	nop
 80093b4:	bf00      	nop
 80093b6:	e7fd      	b.n	80093b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80093b8:	4b3e      	ldr	r3, [pc, #248]	@ (80094b4 <xPortStartScheduler+0x124>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a3f      	ldr	r2, [pc, #252]	@ (80094bc <xPortStartScheduler+0x12c>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d10b      	bne.n	80093da <xPortStartScheduler+0x4a>
	__asm volatile
 80093c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c6:	f383 8811 	msr	BASEPRI, r3
 80093ca:	f3bf 8f6f 	isb	sy
 80093ce:	f3bf 8f4f 	dsb	sy
 80093d2:	613b      	str	r3, [r7, #16]
}
 80093d4:	bf00      	nop
 80093d6:	bf00      	nop
 80093d8:	e7fd      	b.n	80093d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80093da:	4b39      	ldr	r3, [pc, #228]	@ (80094c0 <xPortStartScheduler+0x130>)
 80093dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	781b      	ldrb	r3, [r3, #0]
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	22ff      	movs	r2, #255	@ 0xff
 80093ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80093f4:	78fb      	ldrb	r3, [r7, #3]
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80093fc:	b2da      	uxtb	r2, r3
 80093fe:	4b31      	ldr	r3, [pc, #196]	@ (80094c4 <xPortStartScheduler+0x134>)
 8009400:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009402:	4b31      	ldr	r3, [pc, #196]	@ (80094c8 <xPortStartScheduler+0x138>)
 8009404:	2207      	movs	r2, #7
 8009406:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009408:	e009      	b.n	800941e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800940a:	4b2f      	ldr	r3, [pc, #188]	@ (80094c8 <xPortStartScheduler+0x138>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	3b01      	subs	r3, #1
 8009410:	4a2d      	ldr	r2, [pc, #180]	@ (80094c8 <xPortStartScheduler+0x138>)
 8009412:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009414:	78fb      	ldrb	r3, [r7, #3]
 8009416:	b2db      	uxtb	r3, r3
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	b2db      	uxtb	r3, r3
 800941c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800941e:	78fb      	ldrb	r3, [r7, #3]
 8009420:	b2db      	uxtb	r3, r3
 8009422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009426:	2b80      	cmp	r3, #128	@ 0x80
 8009428:	d0ef      	beq.n	800940a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800942a:	4b27      	ldr	r3, [pc, #156]	@ (80094c8 <xPortStartScheduler+0x138>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f1c3 0307 	rsb	r3, r3, #7
 8009432:	2b04      	cmp	r3, #4
 8009434:	d00b      	beq.n	800944e <xPortStartScheduler+0xbe>
	__asm volatile
 8009436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	60bb      	str	r3, [r7, #8]
}
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	e7fd      	b.n	800944a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800944e:	4b1e      	ldr	r3, [pc, #120]	@ (80094c8 <xPortStartScheduler+0x138>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	021b      	lsls	r3, r3, #8
 8009454:	4a1c      	ldr	r2, [pc, #112]	@ (80094c8 <xPortStartScheduler+0x138>)
 8009456:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009458:	4b1b      	ldr	r3, [pc, #108]	@ (80094c8 <xPortStartScheduler+0x138>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009460:	4a19      	ldr	r2, [pc, #100]	@ (80094c8 <xPortStartScheduler+0x138>)
 8009462:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	b2da      	uxtb	r2, r3
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800946c:	4b17      	ldr	r3, [pc, #92]	@ (80094cc <xPortStartScheduler+0x13c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a16      	ldr	r2, [pc, #88]	@ (80094cc <xPortStartScheduler+0x13c>)
 8009472:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009476:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009478:	4b14      	ldr	r3, [pc, #80]	@ (80094cc <xPortStartScheduler+0x13c>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a13      	ldr	r2, [pc, #76]	@ (80094cc <xPortStartScheduler+0x13c>)
 800947e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009482:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009484:	f000 f8da 	bl	800963c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009488:	4b11      	ldr	r3, [pc, #68]	@ (80094d0 <xPortStartScheduler+0x140>)
 800948a:	2200      	movs	r2, #0
 800948c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800948e:	f000 f8f9 	bl	8009684 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009492:	4b10      	ldr	r3, [pc, #64]	@ (80094d4 <xPortStartScheduler+0x144>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a0f      	ldr	r2, [pc, #60]	@ (80094d4 <xPortStartScheduler+0x144>)
 8009498:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800949c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800949e:	f7ff ff63 	bl	8009368 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80094a2:	f7fe fced 	bl	8007e80 <vTaskSwitchContext>
	prvTaskExitError();
 80094a6:	f7ff ff1b 	bl	80092e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80094aa:	2300      	movs	r3, #0
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3718      	adds	r7, #24
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	e000ed00 	.word	0xe000ed00
 80094b8:	410fc271 	.word	0x410fc271
 80094bc:	410fc270 	.word	0x410fc270
 80094c0:	e000e400 	.word	0xe000e400
 80094c4:	20001158 	.word	0x20001158
 80094c8:	2000115c 	.word	0x2000115c
 80094cc:	e000ed20 	.word	0xe000ed20
 80094d0:	2000000c 	.word	0x2000000c
 80094d4:	e000ef34 	.word	0xe000ef34

080094d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	607b      	str	r3, [r7, #4]
}
 80094f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80094f2:	4b10      	ldr	r3, [pc, #64]	@ (8009534 <vPortEnterCritical+0x5c>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3301      	adds	r3, #1
 80094f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009534 <vPortEnterCritical+0x5c>)
 80094fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80094fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009534 <vPortEnterCritical+0x5c>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d110      	bne.n	8009526 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009504:	4b0c      	ldr	r3, [pc, #48]	@ (8009538 <vPortEnterCritical+0x60>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	b2db      	uxtb	r3, r3
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00b      	beq.n	8009526 <vPortEnterCritical+0x4e>
	__asm volatile
 800950e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009512:	f383 8811 	msr	BASEPRI, r3
 8009516:	f3bf 8f6f 	isb	sy
 800951a:	f3bf 8f4f 	dsb	sy
 800951e:	603b      	str	r3, [r7, #0]
}
 8009520:	bf00      	nop
 8009522:	bf00      	nop
 8009524:	e7fd      	b.n	8009522 <vPortEnterCritical+0x4a>
	}
}
 8009526:	bf00      	nop
 8009528:	370c      	adds	r7, #12
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	2000000c 	.word	0x2000000c
 8009538:	e000ed04 	.word	0xe000ed04

0800953c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009542:	4b12      	ldr	r3, [pc, #72]	@ (800958c <vPortExitCritical+0x50>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d10b      	bne.n	8009562 <vPortExitCritical+0x26>
	__asm volatile
 800954a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	607b      	str	r3, [r7, #4]
}
 800955c:	bf00      	nop
 800955e:	bf00      	nop
 8009560:	e7fd      	b.n	800955e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009562:	4b0a      	ldr	r3, [pc, #40]	@ (800958c <vPortExitCritical+0x50>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	3b01      	subs	r3, #1
 8009568:	4a08      	ldr	r2, [pc, #32]	@ (800958c <vPortExitCritical+0x50>)
 800956a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800956c:	4b07      	ldr	r3, [pc, #28]	@ (800958c <vPortExitCritical+0x50>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d105      	bne.n	8009580 <vPortExitCritical+0x44>
 8009574:	2300      	movs	r3, #0
 8009576:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	f383 8811 	msr	BASEPRI, r3
}
 800957e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr
 800958c:	2000000c 	.word	0x2000000c

08009590 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009590:	f3ef 8009 	mrs	r0, PSP
 8009594:	f3bf 8f6f 	isb	sy
 8009598:	4b15      	ldr	r3, [pc, #84]	@ (80095f0 <pxCurrentTCBConst>)
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	f01e 0f10 	tst.w	lr, #16
 80095a0:	bf08      	it	eq
 80095a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80095a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095aa:	6010      	str	r0, [r2, #0]
 80095ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80095b4:	f380 8811 	msr	BASEPRI, r0
 80095b8:	f3bf 8f4f 	dsb	sy
 80095bc:	f3bf 8f6f 	isb	sy
 80095c0:	f7fe fc5e 	bl	8007e80 <vTaskSwitchContext>
 80095c4:	f04f 0000 	mov.w	r0, #0
 80095c8:	f380 8811 	msr	BASEPRI, r0
 80095cc:	bc09      	pop	{r0, r3}
 80095ce:	6819      	ldr	r1, [r3, #0]
 80095d0:	6808      	ldr	r0, [r1, #0]
 80095d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095d6:	f01e 0f10 	tst.w	lr, #16
 80095da:	bf08      	it	eq
 80095dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80095e0:	f380 8809 	msr	PSP, r0
 80095e4:	f3bf 8f6f 	isb	sy
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	f3af 8000 	nop.w

080095f0 <pxCurrentTCBConst>:
 80095f0:	20000b2c 	.word	0x20000b2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80095f4:	bf00      	nop
 80095f6:	bf00      	nop

080095f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b082      	sub	sp, #8
 80095fc:	af00      	add	r7, sp, #0
	__asm volatile
 80095fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009602:	f383 8811 	msr	BASEPRI, r3
 8009606:	f3bf 8f6f 	isb	sy
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	607b      	str	r3, [r7, #4]
}
 8009610:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009612:	f7fe fb7b 	bl	8007d0c <xTaskIncrementTick>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d003      	beq.n	8009624 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800961c:	4b06      	ldr	r3, [pc, #24]	@ (8009638 <xPortSysTickHandler+0x40>)
 800961e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	2300      	movs	r3, #0
 8009626:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	f383 8811 	msr	BASEPRI, r3
}
 800962e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009630:	bf00      	nop
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}
 8009638:	e000ed04 	.word	0xe000ed04

0800963c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800963c:	b480      	push	{r7}
 800963e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009640:	4b0b      	ldr	r3, [pc, #44]	@ (8009670 <vPortSetupTimerInterrupt+0x34>)
 8009642:	2200      	movs	r2, #0
 8009644:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009646:	4b0b      	ldr	r3, [pc, #44]	@ (8009674 <vPortSetupTimerInterrupt+0x38>)
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800964c:	4b0a      	ldr	r3, [pc, #40]	@ (8009678 <vPortSetupTimerInterrupt+0x3c>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a0a      	ldr	r2, [pc, #40]	@ (800967c <vPortSetupTimerInterrupt+0x40>)
 8009652:	fba2 2303 	umull	r2, r3, r2, r3
 8009656:	099b      	lsrs	r3, r3, #6
 8009658:	4a09      	ldr	r2, [pc, #36]	@ (8009680 <vPortSetupTimerInterrupt+0x44>)
 800965a:	3b01      	subs	r3, #1
 800965c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800965e:	4b04      	ldr	r3, [pc, #16]	@ (8009670 <vPortSetupTimerInterrupt+0x34>)
 8009660:	2207      	movs	r2, #7
 8009662:	601a      	str	r2, [r3, #0]
}
 8009664:	bf00      	nop
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	e000e010 	.word	0xe000e010
 8009674:	e000e018 	.word	0xe000e018
 8009678:	20000000 	.word	0x20000000
 800967c:	10624dd3 	.word	0x10624dd3
 8009680:	e000e014 	.word	0xe000e014

08009684 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009684:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009694 <vPortEnableVFP+0x10>
 8009688:	6801      	ldr	r1, [r0, #0]
 800968a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800968e:	6001      	str	r1, [r0, #0]
 8009690:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009692:	bf00      	nop
 8009694:	e000ed88 	.word	0xe000ed88

08009698 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800969e:	f3ef 8305 	mrs	r3, IPSR
 80096a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2b0f      	cmp	r3, #15
 80096a8:	d915      	bls.n	80096d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80096aa:	4a18      	ldr	r2, [pc, #96]	@ (800970c <vPortValidateInterruptPriority+0x74>)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	4413      	add	r3, r2
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80096b4:	4b16      	ldr	r3, [pc, #88]	@ (8009710 <vPortValidateInterruptPriority+0x78>)
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	7afa      	ldrb	r2, [r7, #11]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d20b      	bcs.n	80096d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	607b      	str	r3, [r7, #4]
}
 80096d0:	bf00      	nop
 80096d2:	bf00      	nop
 80096d4:	e7fd      	b.n	80096d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80096d6:	4b0f      	ldr	r3, [pc, #60]	@ (8009714 <vPortValidateInterruptPriority+0x7c>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80096de:	4b0e      	ldr	r3, [pc, #56]	@ (8009718 <vPortValidateInterruptPriority+0x80>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d90b      	bls.n	80096fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80096e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ea:	f383 8811 	msr	BASEPRI, r3
 80096ee:	f3bf 8f6f 	isb	sy
 80096f2:	f3bf 8f4f 	dsb	sy
 80096f6:	603b      	str	r3, [r7, #0]
}
 80096f8:	bf00      	nop
 80096fa:	bf00      	nop
 80096fc:	e7fd      	b.n	80096fa <vPortValidateInterruptPriority+0x62>
	}
 80096fe:	bf00      	nop
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	e000e3f0 	.word	0xe000e3f0
 8009710:	20001158 	.word	0x20001158
 8009714:	e000ed0c 	.word	0xe000ed0c
 8009718:	2000115c 	.word	0x2000115c

0800971c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b08a      	sub	sp, #40	@ 0x28
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009724:	2300      	movs	r3, #0
 8009726:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009728:	f7fe fa34 	bl	8007b94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800972c:	4b5c      	ldr	r3, [pc, #368]	@ (80098a0 <pvPortMalloc+0x184>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d101      	bne.n	8009738 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009734:	f000 f924 	bl	8009980 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009738:	4b5a      	ldr	r3, [pc, #360]	@ (80098a4 <pvPortMalloc+0x188>)
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4013      	ands	r3, r2
 8009740:	2b00      	cmp	r3, #0
 8009742:	f040 8095 	bne.w	8009870 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d01e      	beq.n	800978a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800974c:	2208      	movs	r2, #8
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4413      	add	r3, r2
 8009752:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f003 0307 	and.w	r3, r3, #7
 800975a:	2b00      	cmp	r3, #0
 800975c:	d015      	beq.n	800978a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f023 0307 	bic.w	r3, r3, #7
 8009764:	3308      	adds	r3, #8
 8009766:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f003 0307 	and.w	r3, r3, #7
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00b      	beq.n	800978a <pvPortMalloc+0x6e>
	__asm volatile
 8009772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009776:	f383 8811 	msr	BASEPRI, r3
 800977a:	f3bf 8f6f 	isb	sy
 800977e:	f3bf 8f4f 	dsb	sy
 8009782:	617b      	str	r3, [r7, #20]
}
 8009784:	bf00      	nop
 8009786:	bf00      	nop
 8009788:	e7fd      	b.n	8009786 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d06f      	beq.n	8009870 <pvPortMalloc+0x154>
 8009790:	4b45      	ldr	r3, [pc, #276]	@ (80098a8 <pvPortMalloc+0x18c>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	429a      	cmp	r2, r3
 8009798:	d86a      	bhi.n	8009870 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800979a:	4b44      	ldr	r3, [pc, #272]	@ (80098ac <pvPortMalloc+0x190>)
 800979c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800979e:	4b43      	ldr	r3, [pc, #268]	@ (80098ac <pvPortMalloc+0x190>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097a4:	e004      	b.n	80097b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80097a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d903      	bls.n	80097c2 <pvPortMalloc+0xa6>
 80097ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d1f1      	bne.n	80097a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80097c2:	4b37      	ldr	r3, [pc, #220]	@ (80098a0 <pvPortMalloc+0x184>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d051      	beq.n	8009870 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80097cc:	6a3b      	ldr	r3, [r7, #32]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	2208      	movs	r2, #8
 80097d2:	4413      	add	r3, r2
 80097d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80097d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80097de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	1ad2      	subs	r2, r2, r3
 80097e6:	2308      	movs	r3, #8
 80097e8:	005b      	lsls	r3, r3, #1
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d920      	bls.n	8009830 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80097ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4413      	add	r3, r2
 80097f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	f003 0307 	and.w	r3, r3, #7
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d00b      	beq.n	8009818 <pvPortMalloc+0xfc>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	613b      	str	r3, [r7, #16]
}
 8009812:	bf00      	nop
 8009814:	bf00      	nop
 8009816:	e7fd      	b.n	8009814 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981a:	685a      	ldr	r2, [r3, #4]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800982a:	69b8      	ldr	r0, [r7, #24]
 800982c:	f000 f90a 	bl	8009a44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009830:	4b1d      	ldr	r3, [pc, #116]	@ (80098a8 <pvPortMalloc+0x18c>)
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	4a1b      	ldr	r2, [pc, #108]	@ (80098a8 <pvPortMalloc+0x18c>)
 800983c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800983e:	4b1a      	ldr	r3, [pc, #104]	@ (80098a8 <pvPortMalloc+0x18c>)
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	4b1b      	ldr	r3, [pc, #108]	@ (80098b0 <pvPortMalloc+0x194>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	429a      	cmp	r2, r3
 8009848:	d203      	bcs.n	8009852 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800984a:	4b17      	ldr	r3, [pc, #92]	@ (80098a8 <pvPortMalloc+0x18c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a18      	ldr	r2, [pc, #96]	@ (80098b0 <pvPortMalloc+0x194>)
 8009850:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009854:	685a      	ldr	r2, [r3, #4]
 8009856:	4b13      	ldr	r3, [pc, #76]	@ (80098a4 <pvPortMalloc+0x188>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	431a      	orrs	r2, r3
 800985c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009862:	2200      	movs	r2, #0
 8009864:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009866:	4b13      	ldr	r3, [pc, #76]	@ (80098b4 <pvPortMalloc+0x198>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	3301      	adds	r3, #1
 800986c:	4a11      	ldr	r2, [pc, #68]	@ (80098b4 <pvPortMalloc+0x198>)
 800986e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009870:	f7fe f99e 	bl	8007bb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	f003 0307 	and.w	r3, r3, #7
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00b      	beq.n	8009896 <pvPortMalloc+0x17a>
	__asm volatile
 800987e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009882:	f383 8811 	msr	BASEPRI, r3
 8009886:	f3bf 8f6f 	isb	sy
 800988a:	f3bf 8f4f 	dsb	sy
 800988e:	60fb      	str	r3, [r7, #12]
}
 8009890:	bf00      	nop
 8009892:	bf00      	nop
 8009894:	e7fd      	b.n	8009892 <pvPortMalloc+0x176>
	return pvReturn;
 8009896:	69fb      	ldr	r3, [r7, #28]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3728      	adds	r7, #40	@ 0x28
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	20004d68 	.word	0x20004d68
 80098a4:	20004d7c 	.word	0x20004d7c
 80098a8:	20004d6c 	.word	0x20004d6c
 80098ac:	20004d60 	.word	0x20004d60
 80098b0:	20004d70 	.word	0x20004d70
 80098b4:	20004d74 	.word	0x20004d74

080098b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d04f      	beq.n	800996a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80098ca:	2308      	movs	r3, #8
 80098cc:	425b      	negs	r3, r3
 80098ce:	697a      	ldr	r2, [r7, #20]
 80098d0:	4413      	add	r3, r2
 80098d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	4b25      	ldr	r3, [pc, #148]	@ (8009974 <vPortFree+0xbc>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4013      	ands	r3, r2
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d10b      	bne.n	80098fe <vPortFree+0x46>
	__asm volatile
 80098e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ea:	f383 8811 	msr	BASEPRI, r3
 80098ee:	f3bf 8f6f 	isb	sy
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	60fb      	str	r3, [r7, #12]
}
 80098f8:	bf00      	nop
 80098fa:	bf00      	nop
 80098fc:	e7fd      	b.n	80098fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00b      	beq.n	800991e <vPortFree+0x66>
	__asm volatile
 8009906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990a:	f383 8811 	msr	BASEPRI, r3
 800990e:	f3bf 8f6f 	isb	sy
 8009912:	f3bf 8f4f 	dsb	sy
 8009916:	60bb      	str	r3, [r7, #8]
}
 8009918:	bf00      	nop
 800991a:	bf00      	nop
 800991c:	e7fd      	b.n	800991a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	685a      	ldr	r2, [r3, #4]
 8009922:	4b14      	ldr	r3, [pc, #80]	@ (8009974 <vPortFree+0xbc>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4013      	ands	r3, r2
 8009928:	2b00      	cmp	r3, #0
 800992a:	d01e      	beq.n	800996a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d11a      	bne.n	800996a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	685a      	ldr	r2, [r3, #4]
 8009938:	4b0e      	ldr	r3, [pc, #56]	@ (8009974 <vPortFree+0xbc>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	43db      	mvns	r3, r3
 800993e:	401a      	ands	r2, r3
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009944:	f7fe f926 	bl	8007b94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	685a      	ldr	r2, [r3, #4]
 800994c:	4b0a      	ldr	r3, [pc, #40]	@ (8009978 <vPortFree+0xc0>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4413      	add	r3, r2
 8009952:	4a09      	ldr	r2, [pc, #36]	@ (8009978 <vPortFree+0xc0>)
 8009954:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009956:	6938      	ldr	r0, [r7, #16]
 8009958:	f000 f874 	bl	8009a44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800995c:	4b07      	ldr	r3, [pc, #28]	@ (800997c <vPortFree+0xc4>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	3301      	adds	r3, #1
 8009962:	4a06      	ldr	r2, [pc, #24]	@ (800997c <vPortFree+0xc4>)
 8009964:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009966:	f7fe f923 	bl	8007bb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800996a:	bf00      	nop
 800996c:	3718      	adds	r7, #24
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	20004d7c 	.word	0x20004d7c
 8009978:	20004d6c 	.word	0x20004d6c
 800997c:	20004d78 	.word	0x20004d78

08009980 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009980:	b480      	push	{r7}
 8009982:	b085      	sub	sp, #20
 8009984:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009986:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800998a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800998c:	4b27      	ldr	r3, [pc, #156]	@ (8009a2c <prvHeapInit+0xac>)
 800998e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f003 0307 	and.w	r3, r3, #7
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00c      	beq.n	80099b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	3307      	adds	r3, #7
 800999e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f023 0307 	bic.w	r3, r3, #7
 80099a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099a8:	68ba      	ldr	r2, [r7, #8]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	1ad3      	subs	r3, r2, r3
 80099ae:	4a1f      	ldr	r2, [pc, #124]	@ (8009a2c <prvHeapInit+0xac>)
 80099b0:	4413      	add	r3, r2
 80099b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80099b8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a30 <prvHeapInit+0xb0>)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80099be:	4b1c      	ldr	r3, [pc, #112]	@ (8009a30 <prvHeapInit+0xb0>)
 80099c0:	2200      	movs	r2, #0
 80099c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	68ba      	ldr	r2, [r7, #8]
 80099c8:	4413      	add	r3, r2
 80099ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80099cc:	2208      	movs	r2, #8
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	1a9b      	subs	r3, r3, r2
 80099d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f023 0307 	bic.w	r3, r3, #7
 80099da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	4a15      	ldr	r2, [pc, #84]	@ (8009a34 <prvHeapInit+0xb4>)
 80099e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80099e2:	4b14      	ldr	r3, [pc, #80]	@ (8009a34 <prvHeapInit+0xb4>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2200      	movs	r2, #0
 80099e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80099ea:	4b12      	ldr	r3, [pc, #72]	@ (8009a34 <prvHeapInit+0xb4>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2200      	movs	r2, #0
 80099f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	1ad2      	subs	r2, r2, r3
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a00:	4b0c      	ldr	r3, [pc, #48]	@ (8009a34 <prvHeapInit+0xb4>)
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8009a38 <prvHeapInit+0xb8>)
 8009a0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	4a09      	ldr	r2, [pc, #36]	@ (8009a3c <prvHeapInit+0xbc>)
 8009a16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a18:	4b09      	ldr	r3, [pc, #36]	@ (8009a40 <prvHeapInit+0xc0>)
 8009a1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009a1e:	601a      	str	r2, [r3, #0]
}
 8009a20:	bf00      	nop
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr
 8009a2c:	20001160 	.word	0x20001160
 8009a30:	20004d60 	.word	0x20004d60
 8009a34:	20004d68 	.word	0x20004d68
 8009a38:	20004d70 	.word	0x20004d70
 8009a3c:	20004d6c 	.word	0x20004d6c
 8009a40:	20004d7c 	.word	0x20004d7c

08009a44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a44:	b480      	push	{r7}
 8009a46:	b085      	sub	sp, #20
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a4c:	4b28      	ldr	r3, [pc, #160]	@ (8009af0 <prvInsertBlockIntoFreeList+0xac>)
 8009a4e:	60fb      	str	r3, [r7, #12]
 8009a50:	e002      	b.n	8009a58 <prvInsertBlockIntoFreeList+0x14>
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	60fb      	str	r3, [r7, #12]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d8f7      	bhi.n	8009a52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	68ba      	ldr	r2, [r7, #8]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d108      	bne.n	8009a86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	685a      	ldr	r2, [r3, #4]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	441a      	add	r2, r3
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	68ba      	ldr	r2, [r7, #8]
 8009a90:	441a      	add	r2, r3
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d118      	bne.n	8009acc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	4b15      	ldr	r3, [pc, #84]	@ (8009af4 <prvInsertBlockIntoFreeList+0xb0>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d00d      	beq.n	8009ac2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	441a      	add	r2, r3
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	e008      	b.n	8009ad4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8009af4 <prvInsertBlockIntoFreeList+0xb0>)
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	601a      	str	r2, [r3, #0]
 8009aca:	e003      	b.n	8009ad4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d002      	beq.n	8009ae2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ae2:	bf00      	nop
 8009ae4:	3714      	adds	r7, #20
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr
 8009aee:	bf00      	nop
 8009af0:	20004d60 	.word	0x20004d60
 8009af4:	20004d68 	.word	0x20004d68

08009af8 <_ZN3csp8internal10WaitingAltC1Ev>:
        WaitingAlt() : alt_ptr(nullptr), assigned_bit(0), data_ptr(nullptr), data_size(0) {}
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	601a      	str	r2, [r3, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	605a      	str	r2, [r3, #4]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	609a      	str	r2, [r3, #8]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	60da      	str	r2, [r3, #12]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	370c      	adds	r7, #12
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr

08009b26 <_ZN3csp8internal10WaitingAlt3setEPNS0_12AltSchedulerEmPvj>:
        void set(AltScheduler* a, EventBits_t b, void* d, size_t s) {
 8009b26:	b480      	push	{r7}
 8009b28:	b085      	sub	sp, #20
 8009b2a:	af00      	add	r7, sp, #0
 8009b2c:	60f8      	str	r0, [r7, #12]
 8009b2e:	60b9      	str	r1, [r7, #8]
 8009b30:	607a      	str	r2, [r7, #4]
 8009b32:	603b      	str	r3, [r7, #0]
            alt_ptr = a;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	601a      	str	r2, [r3, #0]
            assigned_bit = b;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	605a      	str	r2, [r3, #4]
            data_ptr = d;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	683a      	ldr	r2, [r7, #0]
 8009b44:	609a      	str	r2, [r3, #8]
            data_size = s;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	69ba      	ldr	r2, [r7, #24]
 8009b4a:	60da      	str	r2, [r3, #12]
        }
 8009b4c:	bf00      	nop
 8009b4e:	3714      	adds	r7, #20
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <_ZN3csp8internal10WaitingAlt5clearEv>:
        void clear() {
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
            alt_ptr = nullptr;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	601a      	str	r2, [r3, #0]
            assigned_bit = 0;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	605a      	str	r2, [r3, #4]
            data_ptr = nullptr;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	609a      	str	r2, [r3, #8]
            data_size = 0;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2200      	movs	r2, #0
 8009b76:	60da      	str	r2, [r3, #12]
        }
 8009b78:	bf00      	nop
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <_ZN3csp8internal15AltChanSyncBase15clearWaitingOutEv>:
        void clearWaitingOut() { waiting_out_task = nullptr; non_alt_out_data_ptr = nullptr; }
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	635a      	str	r2, [r3, #52]	@ 0x34
 8009b98:	bf00      	nop
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <_ZNK3csp8internal15AltChanSyncBase19getNonAltOutDataPtrEv>:
        const void* getNonAltOutDataPtr() const { return non_alt_out_data_ptr; }
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <_ZN3csp8internal15AltChanSyncBase15getWaitingInAltEv>:
        WaitingAlt& getWaitingInAlt() { return waiting_in_alt; }
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	3308      	adds	r3, #8
 8009bc8:	4618      	mov	r0, r3
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <_ZN3csp8internal15AltChanSyncBase16getWaitingOutAltEv>:
        WaitingAlt& getWaitingOutAlt() { return waiting_out_alt; }
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	3318      	adds	r3, #24
 8009be0:	4618      	mov	r0, r3
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <_ZN3csp8internal15AltChanSyncBaseC1Ev>:
#include <cstring>
#include <cstdio>

namespace csp::internal {

AltChanSyncBase::AltChanSyncBase() : 
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b082      	sub	sp, #8
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
    mutex(nullptr), waiting_in_task(nullptr), waiting_out_task(nullptr),
    non_alt_in_data_ptr(nullptr), non_alt_out_data_ptr(nullptr) 
 8009bf4:	4a13      	ldr	r2, [pc, #76]	@ (8009c44 <_ZN3csp8internal15AltChanSyncBaseC1Ev+0x58>)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	601a      	str	r2, [r3, #0]
    mutex(nullptr), waiting_in_task(nullptr), waiting_out_task(nullptr),
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	605a      	str	r2, [r3, #4]
    non_alt_in_data_ptr(nullptr), non_alt_out_data_ptr(nullptr) 
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	3308      	adds	r3, #8
 8009c04:	4618      	mov	r0, r3
 8009c06:	f7ff ff77 	bl	8009af8 <_ZN3csp8internal10WaitingAltC1Ev>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	3318      	adds	r3, #24
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7ff ff72 	bl	8009af8 <_ZN3csp8internal10WaitingAltC1Ev>
    mutex(nullptr), waiting_in_task(nullptr), waiting_out_task(nullptr),
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    non_alt_in_data_ptr(nullptr), non_alt_out_data_ptr(nullptr) 
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	635a      	str	r2, [r3, #52]	@ 0x34
{
    mutex = xSemaphoreCreateMutex();
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	f7fc ff46 	bl	8006abe <xQueueCreateMutex>
 8009c32:	4602      	mov	r2, r0
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	605a      	str	r2, [r3, #4]
}
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	0800d200 	.word	0x0800d200

08009c48 <_ZN3csp8internal15AltChanSyncBaseD1Ev>:

AltChanSyncBase::~AltChanSyncBase() {
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	4a08      	ldr	r2, [pc, #32]	@ (8009c74 <_ZN3csp8internal15AltChanSyncBaseD1Ev+0x2c>)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	601a      	str	r2, [r3, #0]
    if (mutex != nullptr) vSemaphoreDelete(mutex);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d004      	beq.n	8009c68 <_ZN3csp8internal15AltChanSyncBaseD1Ev+0x20>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7fd fb0a 	bl	800727c <vQueueDelete>
}
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3708      	adds	r7, #8
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	0800d200 	.word	0x0800d200

08009c78 <_ZN3csp8internal15AltChanSyncBaseD0Ev>:
AltChanSyncBase::~AltChanSyncBase() {
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
}
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f7ff ffe1 	bl	8009c48 <_ZN3csp8internal15AltChanSyncBaseD1Ev>
 8009c86:	2138      	movs	r1, #56	@ 0x38
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fafc 	bl	800a286 <_ZdlPvj>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	4618      	mov	r0, r3
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb>:

bool AltChanSyncBase::tryHandshake(void* data_ptr, size_t size, bool is_writer) {
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	60b9      	str	r1, [r7, #8]
 8009ca2:	607a      	str	r2, [r7, #4]
 8009ca4:	70fb      	strb	r3, [r7, #3]
    if (is_writer) {
 8009ca6:	78fb      	ldrb	r3, [r7, #3]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d033      	beq.n	8009d14 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x7c>
        // 1. Check for a standard blocking receiver
        if (waiting_in_task != nullptr) {
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d01b      	beq.n	8009cec <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x54>
            if (non_alt_in_data_ptr && data_ptr) memcpy(non_alt_in_data_ptr, data_ptr, size);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d009      	beq.n	8009cd0 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x38>
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d006      	beq.n	8009cd0 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x38>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	68b9      	ldr	r1, [r7, #8]
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f001 f9f1 	bl	800b0b2 <memcpy>
            TaskHandle_t t = waiting_in_task;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cd4:	613b      	str	r3, [r7, #16]
            clearWaitingIn();
 8009cd6:	68f8      	ldr	r0, [r7, #12]
 8009cd8:	f7f7 f94c 	bl	8000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>
            xTaskNotifyGive(t);
 8009cdc:	2300      	movs	r3, #0
 8009cde:	2202      	movs	r2, #2
 8009ce0:	2100      	movs	r1, #0
 8009ce2:	6938      	ldr	r0, [r7, #16]
 8009ce4:	f7fe fd86 	bl	80087f4 <xTaskGenericNotify>
            return true; 
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e048      	b.n	8009d7e <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe6>
        }
        // 2. Check for a receiver waiting in an ALT
        if (waiting_in_alt.alt_ptr != nullptr) {
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d043      	beq.n	8009d7c <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe4>
            if (waiting_in_alt.data_ptr && data_ptr) memcpy(waiting_in_alt.data_ptr, data_ptr, size);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d009      	beq.n	8009d10 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x78>
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d006      	beq.n	8009d10 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0x78>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	691b      	ldr	r3, [r3, #16]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	68b9      	ldr	r1, [r7, #8]
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f001 f9d1 	bl	800b0b2 <memcpy>
            // Note: We don't notify here; the Producer's output() call will call wakeUp()
            return true;
 8009d10:	2301      	movs	r3, #1
 8009d12:	e034      	b.n	8009d7e <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe6>
        }
    } else {
        // 1. Check for a standard blocking sender
        if (waiting_out_task != nullptr) {
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d01b      	beq.n	8009d54 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xbc>
            if (data_ptr && non_alt_out_data_ptr) memcpy(data_ptr, non_alt_out_data_ptr, size);
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00a      	beq.n	8009d38 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xa0>
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d006      	beq.n	8009d38 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xa0>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	4619      	mov	r1, r3
 8009d32:	68b8      	ldr	r0, [r7, #8]
 8009d34:	f001 f9bd 	bl	800b0b2 <memcpy>
            TaskHandle_t t = waiting_out_task;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d3c:	617b      	str	r3, [r7, #20]
            clearWaitingOut();
 8009d3e:	68f8      	ldr	r0, [r7, #12]
 8009d40:	f7ff ff20 	bl	8009b84 <_ZN3csp8internal15AltChanSyncBase15clearWaitingOutEv>
            xTaskNotifyGive(t);
 8009d44:	2300      	movs	r3, #0
 8009d46:	2202      	movs	r2, #2
 8009d48:	2100      	movs	r1, #0
 8009d4a:	6978      	ldr	r0, [r7, #20]
 8009d4c:	f7fe fd52 	bl	80087f4 <xTaskGenericNotify>
            return true;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e014      	b.n	8009d7e <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe6>
        }
        // 2. Check for a sender waiting in an ALT
        if (waiting_out_alt.alt_ptr != nullptr) {
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	699b      	ldr	r3, [r3, #24]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00f      	beq.n	8009d7c <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe4>
            if (data_ptr && waiting_out_alt.data_ptr) memcpy(data_ptr, waiting_out_alt.data_ptr, size);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe0>
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d006      	beq.n	8009d78 <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe0>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	6a1b      	ldr	r3, [r3, #32]
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	4619      	mov	r1, r3
 8009d72:	68b8      	ldr	r0, [r7, #8]
 8009d74:	f001 f99d 	bl	800b0b2 <memcpy>
            return true;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e000      	b.n	8009d7e <_ZN3csp8internal15AltChanSyncBase12tryHandshakeEPvjb+0xe6>
        }
    }
    return false;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3718      	adds	r7, #24
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb>:

void AltChanSyncBase::registerWaitingTask(void* data_ptr, bool is_writer) {
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b084      	sub	sp, #16
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	60f8      	str	r0, [r7, #12]
 8009d8e:	60b9      	str	r1, [r7, #8]
 8009d90:	4613      	mov	r3, r2
 8009d92:	71fb      	strb	r3, [r7, #7]
    if (is_writer) {
 8009d94:	79fb      	ldrb	r3, [r7, #7]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d008      	beq.n	8009dac <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb+0x26>
        waiting_out_task = xTaskGetCurrentTaskHandle();
 8009d9a:	f7fe fb45 	bl	8008428 <xTaskGetCurrentTaskHandle>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	62da      	str	r2, [r3, #44]	@ 0x2c
        non_alt_out_data_ptr = data_ptr;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	68ba      	ldr	r2, [r7, #8]
 8009da8:	635a      	str	r2, [r3, #52]	@ 0x34
    } else {
        waiting_in_task = xTaskGetCurrentTaskHandle();
        non_alt_in_data_ptr = data_ptr;
    }
}
 8009daa:	e007      	b.n	8009dbc <_ZN3csp8internal15AltChanSyncBase19registerWaitingTaskEPvb+0x36>
        waiting_in_task = xTaskGetCurrentTaskHandle();
 8009dac:	f7fe fb3c 	bl	8008428 <xTaskGetCurrentTaskHandle>
 8009db0:	4602      	mov	r2, r0
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	629a      	str	r2, [r3, #40]	@ 0x28
        non_alt_in_data_ptr = data_ptr;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	68ba      	ldr	r2, [r7, #8]
 8009dba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009dbc:	bf00      	nop
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <_ZN3csp8internal11ChanInGuard6enableEPNS0_12AltSchedulerEm>:

// --- ChanInGuard Implementation ---
bool ChanInGuard::enable(AltScheduler* alt, EventBits_t bit) {
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b086      	sub	sp, #24
 8009dc8:	af02      	add	r7, sp, #8
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	607a      	str	r2, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return false;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7f7 f8dd 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009de0:	4618      	mov	r0, r3
 8009de2:	f7fd f93b 	bl	800705c <xQueueSemaphoreTake>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	bf14      	ite	ne
 8009dec:	2301      	movne	r3, #1
 8009dee:	2300      	moveq	r3, #0
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d001      	beq.n	8009dfa <_ZN3csp8internal11ChanInGuard6enableEPNS0_12AltSchedulerEm+0x36>
 8009df6:	2300      	movs	r3, #0
 8009df8:	e032      	b.n	8009e60 <_ZN3csp8internal11ChanInGuard6enableEPNS0_12AltSchedulerEm+0x9c>

    // Check if a sender is already waiting (Standard output() call)
    if (parent_channel->getWaitingOutTask() != nullptr) {
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7f7 f8e0 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	bf14      	ite	ne
 8009e0a:	2301      	movne	r3, #1
 8009e0c:	2300      	moveq	r3, #0
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00b      	beq.n	8009e2c <_ZN3csp8internal11ChanInGuard6enableEPNS0_12AltSchedulerEm+0x68>
        xSemaphoreGive(parent_channel->getMutex());
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7f7 f8bb 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	2200      	movs	r2, #0
 8009e22:	2100      	movs	r1, #0
 8009e24:	f7fc fe98 	bl	8006b58 <xQueueGenericSend>
        return true; 
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e019      	b.n	8009e60 <_ZN3csp8internal11ChanInGuard6enableEPNS0_12AltSchedulerEm+0x9c>
    }

    // Register our AltScheduler for wake-up
    parent_channel->getWaitingInAlt().set(alt, bit, user_data_dest, data_size);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff fec3 	bl	8009bbc <_ZN3csp8internal15AltChanSyncBase15getWaitingInAltEv>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	689a      	ldr	r2, [r3, #8]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	4613      	mov	r3, r2
 8009e42:	687a      	ldr	r2, [r7, #4]
 8009e44:	68b9      	ldr	r1, [r7, #8]
 8009e46:	f7ff fe6e 	bl	8009b26 <_ZN3csp8internal10WaitingAlt3setEPNS0_12AltSchedulerEmPvj>
    
    xSemaphoreGive(parent_channel->getMutex());
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f7f7 f8a0 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009e54:	2300      	movs	r3, #0
 8009e56:	2200      	movs	r2, #0
 8009e58:	2100      	movs	r1, #0
 8009e5a:	f7fc fe7d 	bl	8006b58 <xQueueGenericSend>
    return false;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <_ZN3csp8internal11ChanInGuard8activateEv>:

void ChanInGuard::activate() {
 8009e68:	b590      	push	{r4, r7, lr}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7f7 f88d 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009e80:	4618      	mov	r0, r3
 8009e82:	f7fd f8eb 	bl	800705c <xQueueSemaphoreTake>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	bf14      	ite	ne
 8009e8c:	2301      	movne	r3, #1
 8009e8e:	2300      	moveq	r3, #0
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d148      	bne.n	8009f28 <_ZN3csp8internal11ChanInGuard8activateEv+0xc0>
    
    TaskHandle_t sender = parent_channel->getWaitingOutTask();
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7f7 f892 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 8009ea0:	60f8      	str	r0, [r7, #12]
    if (sender != nullptr) {
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d034      	beq.n	8009f12 <_ZN3csp8internal11ChanInGuard8activateEv+0xaa>
        if (user_data_dest && parent_channel->getNonAltOutDataPtr()) 
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d009      	beq.n	8009ec4 <_ZN3csp8internal11ChanInGuard8activateEv+0x5c>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fe75 	bl	8009ba4 <_ZNK3csp8internal15AltChanSyncBase19getNonAltOutDataPtrEv>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <_ZN3csp8internal11ChanInGuard8activateEv+0x5c>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e000      	b.n	8009ec6 <_ZN3csp8internal11ChanInGuard8activateEv+0x5e>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00d      	beq.n	8009ee6 <_ZN3csp8internal11ChanInGuard8activateEv+0x7e>
            memcpy(user_data_dest, parent_channel->getNonAltOutDataPtr(), data_size);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	689c      	ldr	r4, [r3, #8]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7ff fe66 	bl	8009ba4 <_ZNK3csp8internal15AltChanSyncBase19getNonAltOutDataPtrEv>
 8009ed8:	4601      	mov	r1, r0
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	f001 f8e6 	bl	800b0b2 <memcpy>
        parent_channel->clearWaitingOut();
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7ff fe4a 	bl	8009b84 <_ZN3csp8internal15AltChanSyncBase15clearWaitingOutEv>
        xSemaphoreGive(parent_channel->getMutex());
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7f7 f84d 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009efa:	2300      	movs	r3, #0
 8009efc:	2200      	movs	r2, #0
 8009efe:	2100      	movs	r1, #0
 8009f00:	f7fc fe2a 	bl	8006b58 <xQueueGenericSend>
        xTaskNotifyGive(sender);
 8009f04:	2300      	movs	r3, #0
 8009f06:	2202      	movs	r2, #2
 8009f08:	2100      	movs	r1, #0
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	f7fe fc72 	bl	80087f4 <xTaskGenericNotify>
 8009f10:	e00b      	b.n	8009f2a <_ZN3csp8internal11ChanInGuard8activateEv+0xc2>
    } else {
        // Data was already copied during tryHandshake in output()
        xSemaphoreGive(parent_channel->getMutex());
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	4618      	mov	r0, r3
 8009f18:	f7f7 f83c 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2100      	movs	r1, #0
 8009f22:	f7fc fe19 	bl	8006b58 <xQueueGenericSend>
 8009f26:	e000      	b.n	8009f2a <_ZN3csp8internal11ChanInGuard8activateEv+0xc2>
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return;
 8009f28:	bf00      	nop
    }
}
 8009f2a:	3714      	adds	r7, #20
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd90      	pop	{r4, r7, pc}

08009f30 <_ZN3csp8internal11ChanInGuard7disableEv>:

bool ChanInGuard::disable() {
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return false;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f7f7 f829 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009f42:	4603      	mov	r3, r0
 8009f44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7fd f887 	bl	800705c <xQueueSemaphoreTake>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	bf14      	ite	ne
 8009f54:	2301      	movne	r3, #1
 8009f56:	2300      	moveq	r3, #0
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d001      	beq.n	8009f62 <_ZN3csp8internal11ChanInGuard7disableEv+0x32>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	e01e      	b.n	8009fa0 <_ZN3csp8internal11ChanInGuard7disableEv+0x70>
    bool was_ready = (parent_channel->getWaitingOutTask() != nullptr);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7f7 f82c 	bl	8000fc4 <_ZNK3csp8internal15AltChanSyncBase17getWaitingOutTaskEv>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	bf14      	ite	ne
 8009f72:	2301      	movne	r3, #1
 8009f74:	2300      	moveq	r3, #0
 8009f76:	73fb      	strb	r3, [r7, #15]
    parent_channel->getWaitingInAlt().clear();
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7ff fe1d 	bl	8009bbc <_ZN3csp8internal15AltChanSyncBase15getWaitingInAltEv>
 8009f82:	4603      	mov	r3, r0
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7ff fde7 	bl	8009b58 <_ZN3csp8internal10WaitingAlt5clearEv>
    xSemaphoreGive(parent_channel->getMutex());
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7f7 f800 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009f94:	2300      	movs	r3, #0
 8009f96:	2200      	movs	r2, #0
 8009f98:	2100      	movs	r1, #0
 8009f9a:	f7fc fddd 	bl	8006b58 <xQueueGenericSend>
    return was_ready;
 8009f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3710      	adds	r7, #16
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <_ZN3csp8internal12ChanOutGuard6enableEPNS0_12AltSchedulerEm>:

// --- ChanOutGuard Implementation ---
bool ChanOutGuard::enable(AltScheduler* alt, EventBits_t bit) {
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b086      	sub	sp, #24
 8009fac:	af02      	add	r7, sp, #8
 8009fae:	60f8      	str	r0, [r7, #12]
 8009fb0:	60b9      	str	r1, [r7, #8]
 8009fb2:	607a      	str	r2, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return false;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7f6 ffeb 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f7fd f849 	bl	800705c <xQueueSemaphoreTake>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	bf14      	ite	ne
 8009fd0:	2301      	movne	r3, #1
 8009fd2:	2300      	moveq	r3, #0
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <_ZN3csp8internal12ChanOutGuard6enableEPNS0_12AltSchedulerEm+0x36>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	e032      	b.n	800a044 <_ZN3csp8internal12ChanOutGuard6enableEPNS0_12AltSchedulerEm+0x9c>

    if (parent_channel->getWaitingInTask() != nullptr) {
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7f6 ffe2 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	bf14      	ite	ne
 8009fee:	2301      	movne	r3, #1
 8009ff0:	2300      	moveq	r3, #0
 8009ff2:	b2db      	uxtb	r3, r3
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00b      	beq.n	800a010 <_ZN3csp8internal12ChanOutGuard6enableEPNS0_12AltSchedulerEm+0x68>
        xSemaphoreGive(parent_channel->getMutex());
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f7f6 ffc9 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a002:	2300      	movs	r3, #0
 800a004:	2200      	movs	r2, #0
 800a006:	2100      	movs	r1, #0
 800a008:	f7fc fda6 	bl	8006b58 <xQueueGenericSend>
        return true;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e019      	b.n	800a044 <_ZN3csp8internal12ChanOutGuard6enableEPNS0_12AltSchedulerEm+0x9c>
    }

    parent_channel->getWaitingOutAlt().set(alt, bit, const_cast<void*>(user_data_source), data_size);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	4618      	mov	r0, r3
 800a016:	f7ff fddd 	bl	8009bd4 <_ZN3csp8internal15AltChanSyncBase16getWaitingOutAltEv>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	689a      	ldr	r2, [r3, #8]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	9300      	str	r3, [sp, #0]
 800a024:	4613      	mov	r3, r2
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	68b9      	ldr	r1, [r7, #8]
 800a02a:	f7ff fd7c 	bl	8009b26 <_ZN3csp8internal10WaitingAlt3setEPNS0_12AltSchedulerEmPvj>
    
    xSemaphoreGive(parent_channel->getMutex());
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	4618      	mov	r0, r3
 800a034:	f7f6 ffae 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a038:	2300      	movs	r3, #0
 800a03a:	2200      	movs	r2, #0
 800a03c:	2100      	movs	r1, #0
 800a03e:	f7fc fd8b 	bl	8006b58 <xQueueGenericSend>
    return false;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <_ZN3csp8internal12ChanOutGuard8activateEv>:

void ChanOutGuard::activate() {
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	4618      	mov	r0, r3
 800a05a:	f7f6 ff9b 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a05e:	4603      	mov	r3, r0
 800a060:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a064:	4618      	mov	r0, r3
 800a066:	f7fc fff9 	bl	800705c <xQueueSemaphoreTake>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	bf14      	ite	ne
 800a070:	2301      	movne	r3, #1
 800a072:	2300      	moveq	r3, #0
 800a074:	b2db      	uxtb	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d146      	bne.n	800a108 <_ZN3csp8internal12ChanOutGuard8activateEv+0xbc>
    
    TaskHandle_t receiver = parent_channel->getWaitingInTask();
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	4618      	mov	r0, r3
 800a080:	f7f6 ff94 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 800a084:	60f8      	str	r0, [r7, #12]
    if (receiver != nullptr) {
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d032      	beq.n	800a0f2 <_ZN3csp8internal12ChanOutGuard8activateEv+0xa6>
        if (parent_channel->getNonAltInDataPtr() && user_data_source)
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	4618      	mov	r0, r3
 800a092:	f7f6 ffa3 	bl	8000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>
 800a096:	4603      	mov	r3, r0
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d005      	beq.n	800a0a8 <_ZN3csp8internal12ChanOutGuard8activateEv+0x5c>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d001      	beq.n	800a0a8 <_ZN3csp8internal12ChanOutGuard8activateEv+0x5c>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e000      	b.n	800a0aa <_ZN3csp8internal12ChanOutGuard8activateEv+0x5e>
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00b      	beq.n	800a0c6 <_ZN3csp8internal12ChanOutGuard8activateEv+0x7a>
            memcpy(parent_channel->getNonAltInDataPtr(), user_data_source, data_size);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7f6 ff92 	bl	8000fdc <_ZNK3csp8internal15AltChanSyncBase18getNonAltInDataPtrEv>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6899      	ldr	r1, [r3, #8]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68db      	ldr	r3, [r3, #12]
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	f000 fff6 	bl	800b0b2 <memcpy>
        parent_channel->clearWaitingIn();
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7f6 ff52 	bl	8000f74 <_ZN3csp8internal15AltChanSyncBase14clearWaitingInEv>
        xSemaphoreGive(parent_channel->getMutex());
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7f6 ff5d 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a0da:	2300      	movs	r3, #0
 800a0dc:	2200      	movs	r2, #0
 800a0de:	2100      	movs	r1, #0
 800a0e0:	f7fc fd3a 	bl	8006b58 <xQueueGenericSend>
        xTaskNotifyGive(receiver);
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	2202      	movs	r2, #2
 800a0e8:	2100      	movs	r1, #0
 800a0ea:	68f8      	ldr	r0, [r7, #12]
 800a0ec:	f7fe fb82 	bl	80087f4 <xTaskGenericNotify>
 800a0f0:	e00b      	b.n	800a10a <_ZN3csp8internal12ChanOutGuard8activateEv+0xbe>
    } else {
        xSemaphoreGive(parent_channel->getMutex());
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7f6 ff4c 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	2200      	movs	r2, #0
 800a100:	2100      	movs	r1, #0
 800a102:	f7fc fd29 	bl	8006b58 <xQueueGenericSend>
 800a106:	e000      	b.n	800a10a <_ZN3csp8internal12ChanOutGuard8activateEv+0xbe>
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return;
 800a108:	bf00      	nop
    }
}
 800a10a:	3710      	adds	r7, #16
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <_ZN3csp8internal12ChanOutGuard7disableEv>:

bool ChanOutGuard::disable() {
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
    if (xSemaphoreTake(parent_channel->getMutex(), portMAX_DELAY) != pdTRUE) return false;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7f6 ff39 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a122:	4603      	mov	r3, r0
 800a124:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a128:	4618      	mov	r0, r3
 800a12a:	f7fc ff97 	bl	800705c <xQueueSemaphoreTake>
 800a12e:	4603      	mov	r3, r0
 800a130:	2b01      	cmp	r3, #1
 800a132:	bf14      	ite	ne
 800a134:	2301      	movne	r3, #1
 800a136:	2300      	moveq	r3, #0
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <_ZN3csp8internal12ChanOutGuard7disableEv+0x32>
 800a13e:	2300      	movs	r3, #0
 800a140:	e01e      	b.n	800a180 <_ZN3csp8internal12ChanOutGuard7disableEv+0x70>
    bool was_ready = (parent_channel->getWaitingInTask() != nullptr);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	4618      	mov	r0, r3
 800a148:	f7f6 ff30 	bl	8000fac <_ZNK3csp8internal15AltChanSyncBase16getWaitingInTaskEv>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2b00      	cmp	r3, #0
 800a150:	bf14      	ite	ne
 800a152:	2301      	movne	r3, #1
 800a154:	2300      	moveq	r3, #0
 800a156:	73fb      	strb	r3, [r7, #15]
    parent_channel->getWaitingOutAlt().clear();
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7ff fd39 	bl	8009bd4 <_ZN3csp8internal15AltChanSyncBase16getWaitingOutAltEv>
 800a162:	4603      	mov	r3, r0
 800a164:	4618      	mov	r0, r3
 800a166:	f7ff fcf7 	bl	8009b58 <_ZN3csp8internal10WaitingAlt5clearEv>
    xSemaphoreGive(parent_channel->getMutex());
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	4618      	mov	r0, r3
 800a170:	f7f6 ff10 	bl	8000f94 <_ZN3csp8internal15AltChanSyncBase8getMutexEv>
 800a174:	2300      	movs	r3, #0
 800a176:	2200      	movs	r2, #0
 800a178:	2100      	movs	r1, #0
 800a17a:	f7fc fced 	bl	8006b58 <xQueueGenericSend>
    return was_ready;
 800a17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <_ZN3csp8internal12AltScheduler6wakeUpEm>:
    guardArray[selected]->activate();
    
    return (unsigned int)selected;
}

void AltScheduler::wakeUp(EventBits_t bit) {
 800a188:	b580      	push	{r7, lr}
 800a18a:	b086      	sub	sp, #24
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	6039      	str	r1, [r7, #0]
    if(!event_group) return;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d02f      	beq.n	800a1fa <_ZN3csp8internal12AltScheduler6wakeUpEm+0x72>
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a19a:	f3ef 8305 	mrs	r3, IPSR
 800a19e:	617b      	str	r3, [r7, #20]
	if( ulCurrentInterrupt == 0 )
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d102      	bne.n	800a1ac <_ZN3csp8internal12AltScheduler6wakeUpEm+0x24>
		xReturn = pdFALSE;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	613b      	str	r3, [r7, #16]
 800a1aa:	e001      	b.n	800a1b0 <_ZN3csp8internal12AltScheduler6wakeUpEm+0x28>
		xReturn = pdTRUE;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	613b      	str	r3, [r7, #16]
	return xReturn;
 800a1b0:	693b      	ldr	r3, [r7, #16]
    // printf("[%s] ALT: wakeUp called for bit 0x%lx\r\n", pcTaskGetName(NULL), bit);
    if (xPortIsInsideInterrupt()) {
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	bf14      	ite	ne
 800a1b6:	2301      	movne	r3, #1
 800a1b8:	2300      	moveq	r3, #0
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d015      	beq.n	800a1ec <_ZN3csp8internal12AltScheduler6wakeUpEm+0x64>
        BaseType_t woken = pdFALSE;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	60fb      	str	r3, [r7, #12]
        xEventGroupSetBitsFromISR(event_group, bit, &woken);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	f107 020c 	add.w	r2, r7, #12
 800a1cc:	6839      	ldr	r1, [r7, #0]
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7fc fa4e 	bl	8006670 <xEventGroupSetBitsFromISR>
        portYIELD_FROM_ISR(woken);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d010      	beq.n	800a1fc <_ZN3csp8internal12AltScheduler6wakeUpEm+0x74>
 800a1da:	4b0a      	ldr	r3, [pc, #40]	@ (800a204 <_ZN3csp8internal12AltScheduler6wakeUpEm+0x7c>)
 800a1dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	f3bf 8f4f 	dsb	sy
 800a1e6:	f3bf 8f6f 	isb	sy
 800a1ea:	e007      	b.n	800a1fc <_ZN3csp8internal12AltScheduler6wakeUpEm+0x74>
    } else {
        xEventGroupSetBits(event_group, bit);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	6839      	ldr	r1, [r7, #0]
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f7fc f9a2 	bl	800653c <xEventGroupSetBits>
 800a1f8:	e000      	b.n	800a1fc <_ZN3csp8internal12AltScheduler6wakeUpEm+0x74>
    if(!event_group) return;
 800a1fa:	bf00      	nop
    }
}
 800a1fc:	3718      	adds	r7, #24
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	e000ed04 	.word	0xe000ed04

0800a208 <ThreadFuncWrapper>:
#include "FreeRTOS.h" // May be needed if run.h doesn't include it implicitly
#include "task.h"

// Define the function using the definition that was removed from the header.
extern "C" {
    void ThreadFuncWrapper(void* pvParameters) {
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
        // Use the fully qualified name to ensure proper scope resolution
        csp::TaskCtx* ctx = static_cast<csp::TaskCtx*>(pvParameters); 
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	60fb      	str	r3, [r7, #12]
        
        // 1. Run the process logic 
        ctx->process->run();
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	330c      	adds	r3, #12
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4610      	mov	r0, r2
 800a224:	4798      	blx	r3
        
        // 2. Signal completion
        if (ctx->completion_sem) {
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d006      	beq.n	800a23c <ThreadFuncWrapper+0x34>
            xSemaphoreGive(ctx->completion_sem);
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	6858      	ldr	r0, [r3, #4]
 800a232:	2300      	movs	r3, #0
 800a234:	2200      	movs	r2, #0
 800a236:	2100      	movs	r1, #0
 800a238:	f7fc fc8e 	bl	8006b58 <xQueueGenericSend>
        }
        
        // 3. Clean up generic wrapper info
        delete ctx;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d003      	beq.n	800a24a <ThreadFuncWrapper+0x42>
 800a242:	2108      	movs	r1, #8
 800a244:	4618      	mov	r0, r3
 800a246:	f000 f81e 	bl	800a286 <_ZdlPvj>
        
        // 4. Delete this FreeRTOS task
        vTaskDelete(NULL);
 800a24a:	2000      	movs	r0, #0
 800a24c:	f7fd fb90 	bl	8007970 <vTaskDelete>
    }
 800a250:	bf00      	nop
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <_Znwj>:
    extern void* pvPortMalloc(size_t xSize);
    extern void vPortFree(void* pv);
}

// Global C++ memory allocation operators redirected to FreeRTOS heap
void* operator new(size_t size) { 
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
    return pvPortMalloc(size); 
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f7ff fa5b 	bl	800971c <pvPortMalloc>
 800a266:	4603      	mov	r3, r0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3708      	adds	r7, #8
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <_ZdlPv>:

void operator delete(void* ptr) noexcept { 
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
    vPortFree(ptr); 
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7ff fb1d 	bl	80098b8 <vPortFree>
}
 800a27e:	bf00      	nop
 800a280:	3708      	adds	r7, #8
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}

0800a286 <_ZdlPvj>:
 800a286:	f7ff bff3 	b.w	800a270 <_ZdlPv>

0800a28a <__cxa_guard_acquire>:
 800a28a:	6802      	ldr	r2, [r0, #0]
 800a28c:	07d2      	lsls	r2, r2, #31
 800a28e:	4603      	mov	r3, r0
 800a290:	d405      	bmi.n	800a29e <__cxa_guard_acquire+0x14>
 800a292:	7842      	ldrb	r2, [r0, #1]
 800a294:	b102      	cbz	r2, 800a298 <__cxa_guard_acquire+0xe>
 800a296:	deff      	udf	#255	@ 0xff
 800a298:	2001      	movs	r0, #1
 800a29a:	7058      	strb	r0, [r3, #1]
 800a29c:	4770      	bx	lr
 800a29e:	2000      	movs	r0, #0
 800a2a0:	4770      	bx	lr

0800a2a2 <__cxa_guard_release>:
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	6003      	str	r3, [r0, #0]
 800a2a6:	4770      	bx	lr

0800a2a8 <sqrtf>:
 800a2a8:	b508      	push	{r3, lr}
 800a2aa:	ed2d 8b02 	vpush	{d8}
 800a2ae:	eeb0 8a40 	vmov.f32	s16, s0
 800a2b2:	f000 f817 	bl	800a2e4 <__ieee754_sqrtf>
 800a2b6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2be:	d60c      	bvs.n	800a2da <sqrtf+0x32>
 800a2c0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a2e0 <sqrtf+0x38>
 800a2c4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a2c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2cc:	d505      	bpl.n	800a2da <sqrtf+0x32>
 800a2ce:	f000 fec3 	bl	800b058 <__errno>
 800a2d2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a2d6:	2321      	movs	r3, #33	@ 0x21
 800a2d8:	6003      	str	r3, [r0, #0]
 800a2da:	ecbd 8b02 	vpop	{d8}
 800a2de:	bd08      	pop	{r3, pc}
 800a2e0:	00000000 	.word	0x00000000

0800a2e4 <__ieee754_sqrtf>:
 800a2e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a2e8:	4770      	bx	lr

0800a2ea <atexit>:
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4601      	mov	r1, r0
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f000 beed 	b.w	800b0d0 <__register_exitproc>

0800a2f6 <__cvt>:
 800a2f6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2fa:	ec57 6b10 	vmov	r6, r7, d0
 800a2fe:	2f00      	cmp	r7, #0
 800a300:	460c      	mov	r4, r1
 800a302:	4619      	mov	r1, r3
 800a304:	463b      	mov	r3, r7
 800a306:	bfbb      	ittet	lt
 800a308:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a30c:	461f      	movlt	r7, r3
 800a30e:	2300      	movge	r3, #0
 800a310:	232d      	movlt	r3, #45	@ 0x2d
 800a312:	700b      	strb	r3, [r1, #0]
 800a314:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a316:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a31a:	4691      	mov	r9, r2
 800a31c:	f023 0820 	bic.w	r8, r3, #32
 800a320:	bfbc      	itt	lt
 800a322:	4632      	movlt	r2, r6
 800a324:	4616      	movlt	r6, r2
 800a326:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a32a:	d005      	beq.n	800a338 <__cvt+0x42>
 800a32c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a330:	d100      	bne.n	800a334 <__cvt+0x3e>
 800a332:	3401      	adds	r4, #1
 800a334:	2102      	movs	r1, #2
 800a336:	e000      	b.n	800a33a <__cvt+0x44>
 800a338:	2103      	movs	r1, #3
 800a33a:	ab03      	add	r3, sp, #12
 800a33c:	9301      	str	r3, [sp, #4]
 800a33e:	ab02      	add	r3, sp, #8
 800a340:	9300      	str	r3, [sp, #0]
 800a342:	ec47 6b10 	vmov	d0, r6, r7
 800a346:	4653      	mov	r3, sl
 800a348:	4622      	mov	r2, r4
 800a34a:	f000 ffa5 	bl	800b298 <_dtoa_r>
 800a34e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a352:	4605      	mov	r5, r0
 800a354:	d119      	bne.n	800a38a <__cvt+0x94>
 800a356:	f019 0f01 	tst.w	r9, #1
 800a35a:	d00e      	beq.n	800a37a <__cvt+0x84>
 800a35c:	eb00 0904 	add.w	r9, r0, r4
 800a360:	2200      	movs	r2, #0
 800a362:	2300      	movs	r3, #0
 800a364:	4630      	mov	r0, r6
 800a366:	4639      	mov	r1, r7
 800a368:	f7f6 fbb6 	bl	8000ad8 <__aeabi_dcmpeq>
 800a36c:	b108      	cbz	r0, 800a372 <__cvt+0x7c>
 800a36e:	f8cd 900c 	str.w	r9, [sp, #12]
 800a372:	2230      	movs	r2, #48	@ 0x30
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	454b      	cmp	r3, r9
 800a378:	d31e      	bcc.n	800a3b8 <__cvt+0xc2>
 800a37a:	9b03      	ldr	r3, [sp, #12]
 800a37c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a37e:	1b5b      	subs	r3, r3, r5
 800a380:	4628      	mov	r0, r5
 800a382:	6013      	str	r3, [r2, #0]
 800a384:	b004      	add	sp, #16
 800a386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a38e:	eb00 0904 	add.w	r9, r0, r4
 800a392:	d1e5      	bne.n	800a360 <__cvt+0x6a>
 800a394:	7803      	ldrb	r3, [r0, #0]
 800a396:	2b30      	cmp	r3, #48	@ 0x30
 800a398:	d10a      	bne.n	800a3b0 <__cvt+0xba>
 800a39a:	2200      	movs	r2, #0
 800a39c:	2300      	movs	r3, #0
 800a39e:	4630      	mov	r0, r6
 800a3a0:	4639      	mov	r1, r7
 800a3a2:	f7f6 fb99 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3a6:	b918      	cbnz	r0, 800a3b0 <__cvt+0xba>
 800a3a8:	f1c4 0401 	rsb	r4, r4, #1
 800a3ac:	f8ca 4000 	str.w	r4, [sl]
 800a3b0:	f8da 3000 	ldr.w	r3, [sl]
 800a3b4:	4499      	add	r9, r3
 800a3b6:	e7d3      	b.n	800a360 <__cvt+0x6a>
 800a3b8:	1c59      	adds	r1, r3, #1
 800a3ba:	9103      	str	r1, [sp, #12]
 800a3bc:	701a      	strb	r2, [r3, #0]
 800a3be:	e7d9      	b.n	800a374 <__cvt+0x7e>

0800a3c0 <__exponent>:
 800a3c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c2:	2900      	cmp	r1, #0
 800a3c4:	bfba      	itte	lt
 800a3c6:	4249      	neglt	r1, r1
 800a3c8:	232d      	movlt	r3, #45	@ 0x2d
 800a3ca:	232b      	movge	r3, #43	@ 0x2b
 800a3cc:	2909      	cmp	r1, #9
 800a3ce:	7002      	strb	r2, [r0, #0]
 800a3d0:	7043      	strb	r3, [r0, #1]
 800a3d2:	dd29      	ble.n	800a428 <__exponent+0x68>
 800a3d4:	f10d 0307 	add.w	r3, sp, #7
 800a3d8:	461d      	mov	r5, r3
 800a3da:	270a      	movs	r7, #10
 800a3dc:	461a      	mov	r2, r3
 800a3de:	fbb1 f6f7 	udiv	r6, r1, r7
 800a3e2:	fb07 1416 	mls	r4, r7, r6, r1
 800a3e6:	3430      	adds	r4, #48	@ 0x30
 800a3e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	2c63      	cmp	r4, #99	@ 0x63
 800a3f0:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a3f4:	4631      	mov	r1, r6
 800a3f6:	dcf1      	bgt.n	800a3dc <__exponent+0x1c>
 800a3f8:	3130      	adds	r1, #48	@ 0x30
 800a3fa:	1e94      	subs	r4, r2, #2
 800a3fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a400:	1c41      	adds	r1, r0, #1
 800a402:	4623      	mov	r3, r4
 800a404:	42ab      	cmp	r3, r5
 800a406:	d30a      	bcc.n	800a41e <__exponent+0x5e>
 800a408:	f10d 0309 	add.w	r3, sp, #9
 800a40c:	1a9b      	subs	r3, r3, r2
 800a40e:	42ac      	cmp	r4, r5
 800a410:	bf88      	it	hi
 800a412:	2300      	movhi	r3, #0
 800a414:	3302      	adds	r3, #2
 800a416:	4403      	add	r3, r0
 800a418:	1a18      	subs	r0, r3, r0
 800a41a:	b003      	add	sp, #12
 800a41c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a41e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a422:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a426:	e7ed      	b.n	800a404 <__exponent+0x44>
 800a428:	2330      	movs	r3, #48	@ 0x30
 800a42a:	3130      	adds	r1, #48	@ 0x30
 800a42c:	7083      	strb	r3, [r0, #2]
 800a42e:	70c1      	strb	r1, [r0, #3]
 800a430:	1d03      	adds	r3, r0, #4
 800a432:	e7f1      	b.n	800a418 <__exponent+0x58>

0800a434 <_printf_float>:
 800a434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a438:	b08d      	sub	sp, #52	@ 0x34
 800a43a:	460c      	mov	r4, r1
 800a43c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a440:	4616      	mov	r6, r2
 800a442:	461f      	mov	r7, r3
 800a444:	4605      	mov	r5, r0
 800a446:	f000 fdbd 	bl	800afc4 <_localeconv_r>
 800a44a:	6803      	ldr	r3, [r0, #0]
 800a44c:	9304      	str	r3, [sp, #16]
 800a44e:	4618      	mov	r0, r3
 800a450:	f7f5 ff16 	bl	8000280 <strlen>
 800a454:	2300      	movs	r3, #0
 800a456:	930a      	str	r3, [sp, #40]	@ 0x28
 800a458:	f8d8 3000 	ldr.w	r3, [r8]
 800a45c:	9005      	str	r0, [sp, #20]
 800a45e:	3307      	adds	r3, #7
 800a460:	f023 0307 	bic.w	r3, r3, #7
 800a464:	f103 0208 	add.w	r2, r3, #8
 800a468:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a46c:	f8d4 b000 	ldr.w	fp, [r4]
 800a470:	f8c8 2000 	str.w	r2, [r8]
 800a474:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a478:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a47c:	9307      	str	r3, [sp, #28]
 800a47e:	f8cd 8018 	str.w	r8, [sp, #24]
 800a482:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a48a:	4b9c      	ldr	r3, [pc, #624]	@ (800a6fc <_printf_float+0x2c8>)
 800a48c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a490:	f7f6 fb54 	bl	8000b3c <__aeabi_dcmpun>
 800a494:	bb70      	cbnz	r0, 800a4f4 <_printf_float+0xc0>
 800a496:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49a:	4b98      	ldr	r3, [pc, #608]	@ (800a6fc <_printf_float+0x2c8>)
 800a49c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a4a0:	f7f6 fb2e 	bl	8000b00 <__aeabi_dcmple>
 800a4a4:	bb30      	cbnz	r0, 800a4f4 <_printf_float+0xc0>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	4640      	mov	r0, r8
 800a4ac:	4649      	mov	r1, r9
 800a4ae:	f7f6 fb1d 	bl	8000aec <__aeabi_dcmplt>
 800a4b2:	b110      	cbz	r0, 800a4ba <_printf_float+0x86>
 800a4b4:	232d      	movs	r3, #45	@ 0x2d
 800a4b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ba:	4a91      	ldr	r2, [pc, #580]	@ (800a700 <_printf_float+0x2cc>)
 800a4bc:	4b91      	ldr	r3, [pc, #580]	@ (800a704 <_printf_float+0x2d0>)
 800a4be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4c2:	bf8c      	ite	hi
 800a4c4:	4690      	movhi	r8, r2
 800a4c6:	4698      	movls	r8, r3
 800a4c8:	2303      	movs	r3, #3
 800a4ca:	6123      	str	r3, [r4, #16]
 800a4cc:	f02b 0304 	bic.w	r3, fp, #4
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	f04f 0900 	mov.w	r9, #0
 800a4d6:	9700      	str	r7, [sp, #0]
 800a4d8:	4633      	mov	r3, r6
 800a4da:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a4dc:	4621      	mov	r1, r4
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f000 f9d2 	bl	800a888 <_printf_common>
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	f040 808d 	bne.w	800a604 <_printf_float+0x1d0>
 800a4ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4ee:	b00d      	add	sp, #52	@ 0x34
 800a4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f4:	4642      	mov	r2, r8
 800a4f6:	464b      	mov	r3, r9
 800a4f8:	4640      	mov	r0, r8
 800a4fa:	4649      	mov	r1, r9
 800a4fc:	f7f6 fb1e 	bl	8000b3c <__aeabi_dcmpun>
 800a500:	b140      	cbz	r0, 800a514 <_printf_float+0xe0>
 800a502:	464b      	mov	r3, r9
 800a504:	2b00      	cmp	r3, #0
 800a506:	bfbc      	itt	lt
 800a508:	232d      	movlt	r3, #45	@ 0x2d
 800a50a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a50e:	4a7e      	ldr	r2, [pc, #504]	@ (800a708 <_printf_float+0x2d4>)
 800a510:	4b7e      	ldr	r3, [pc, #504]	@ (800a70c <_printf_float+0x2d8>)
 800a512:	e7d4      	b.n	800a4be <_printf_float+0x8a>
 800a514:	6863      	ldr	r3, [r4, #4]
 800a516:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a51a:	9206      	str	r2, [sp, #24]
 800a51c:	1c5a      	adds	r2, r3, #1
 800a51e:	d13b      	bne.n	800a598 <_printf_float+0x164>
 800a520:	2306      	movs	r3, #6
 800a522:	6063      	str	r3, [r4, #4]
 800a524:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a528:	2300      	movs	r3, #0
 800a52a:	6022      	str	r2, [r4, #0]
 800a52c:	9303      	str	r3, [sp, #12]
 800a52e:	ab0a      	add	r3, sp, #40	@ 0x28
 800a530:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a534:	ab09      	add	r3, sp, #36	@ 0x24
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	6861      	ldr	r1, [r4, #4]
 800a53a:	ec49 8b10 	vmov	d0, r8, r9
 800a53e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a542:	4628      	mov	r0, r5
 800a544:	f7ff fed7 	bl	800a2f6 <__cvt>
 800a548:	9b06      	ldr	r3, [sp, #24]
 800a54a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a54c:	2b47      	cmp	r3, #71	@ 0x47
 800a54e:	4680      	mov	r8, r0
 800a550:	d129      	bne.n	800a5a6 <_printf_float+0x172>
 800a552:	1cc8      	adds	r0, r1, #3
 800a554:	db02      	blt.n	800a55c <_printf_float+0x128>
 800a556:	6863      	ldr	r3, [r4, #4]
 800a558:	4299      	cmp	r1, r3
 800a55a:	dd41      	ble.n	800a5e0 <_printf_float+0x1ac>
 800a55c:	f1aa 0a02 	sub.w	sl, sl, #2
 800a560:	fa5f fa8a 	uxtb.w	sl, sl
 800a564:	3901      	subs	r1, #1
 800a566:	4652      	mov	r2, sl
 800a568:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a56c:	9109      	str	r1, [sp, #36]	@ 0x24
 800a56e:	f7ff ff27 	bl	800a3c0 <__exponent>
 800a572:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a574:	1813      	adds	r3, r2, r0
 800a576:	2a01      	cmp	r2, #1
 800a578:	4681      	mov	r9, r0
 800a57a:	6123      	str	r3, [r4, #16]
 800a57c:	dc02      	bgt.n	800a584 <_printf_float+0x150>
 800a57e:	6822      	ldr	r2, [r4, #0]
 800a580:	07d2      	lsls	r2, r2, #31
 800a582:	d501      	bpl.n	800a588 <_printf_float+0x154>
 800a584:	3301      	adds	r3, #1
 800a586:	6123      	str	r3, [r4, #16]
 800a588:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d0a2      	beq.n	800a4d6 <_printf_float+0xa2>
 800a590:	232d      	movs	r3, #45	@ 0x2d
 800a592:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a596:	e79e      	b.n	800a4d6 <_printf_float+0xa2>
 800a598:	9a06      	ldr	r2, [sp, #24]
 800a59a:	2a47      	cmp	r2, #71	@ 0x47
 800a59c:	d1c2      	bne.n	800a524 <_printf_float+0xf0>
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1c0      	bne.n	800a524 <_printf_float+0xf0>
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e7bd      	b.n	800a522 <_printf_float+0xee>
 800a5a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5aa:	d9db      	bls.n	800a564 <_printf_float+0x130>
 800a5ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5b0:	d118      	bne.n	800a5e4 <_printf_float+0x1b0>
 800a5b2:	2900      	cmp	r1, #0
 800a5b4:	6863      	ldr	r3, [r4, #4]
 800a5b6:	dd0b      	ble.n	800a5d0 <_printf_float+0x19c>
 800a5b8:	6121      	str	r1, [r4, #16]
 800a5ba:	b913      	cbnz	r3, 800a5c2 <_printf_float+0x18e>
 800a5bc:	6822      	ldr	r2, [r4, #0]
 800a5be:	07d0      	lsls	r0, r2, #31
 800a5c0:	d502      	bpl.n	800a5c8 <_printf_float+0x194>
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	440b      	add	r3, r1
 800a5c6:	6123      	str	r3, [r4, #16]
 800a5c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5ca:	f04f 0900 	mov.w	r9, #0
 800a5ce:	e7db      	b.n	800a588 <_printf_float+0x154>
 800a5d0:	b913      	cbnz	r3, 800a5d8 <_printf_float+0x1a4>
 800a5d2:	6822      	ldr	r2, [r4, #0]
 800a5d4:	07d2      	lsls	r2, r2, #31
 800a5d6:	d501      	bpl.n	800a5dc <_printf_float+0x1a8>
 800a5d8:	3302      	adds	r3, #2
 800a5da:	e7f4      	b.n	800a5c6 <_printf_float+0x192>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e7f2      	b.n	800a5c6 <_printf_float+0x192>
 800a5e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a5e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5e6:	4299      	cmp	r1, r3
 800a5e8:	db05      	blt.n	800a5f6 <_printf_float+0x1c2>
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	6121      	str	r1, [r4, #16]
 800a5ee:	07d8      	lsls	r0, r3, #31
 800a5f0:	d5ea      	bpl.n	800a5c8 <_printf_float+0x194>
 800a5f2:	1c4b      	adds	r3, r1, #1
 800a5f4:	e7e7      	b.n	800a5c6 <_printf_float+0x192>
 800a5f6:	2900      	cmp	r1, #0
 800a5f8:	bfd4      	ite	le
 800a5fa:	f1c1 0202 	rsble	r2, r1, #2
 800a5fe:	2201      	movgt	r2, #1
 800a600:	4413      	add	r3, r2
 800a602:	e7e0      	b.n	800a5c6 <_printf_float+0x192>
 800a604:	6823      	ldr	r3, [r4, #0]
 800a606:	055a      	lsls	r2, r3, #21
 800a608:	d407      	bmi.n	800a61a <_printf_float+0x1e6>
 800a60a:	6923      	ldr	r3, [r4, #16]
 800a60c:	4642      	mov	r2, r8
 800a60e:	4631      	mov	r1, r6
 800a610:	4628      	mov	r0, r5
 800a612:	47b8      	blx	r7
 800a614:	3001      	adds	r0, #1
 800a616:	d12b      	bne.n	800a670 <_printf_float+0x23c>
 800a618:	e767      	b.n	800a4ea <_printf_float+0xb6>
 800a61a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a61e:	f240 80dd 	bls.w	800a7dc <_printf_float+0x3a8>
 800a622:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a626:	2200      	movs	r2, #0
 800a628:	2300      	movs	r3, #0
 800a62a:	f7f6 fa55 	bl	8000ad8 <__aeabi_dcmpeq>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d033      	beq.n	800a69a <_printf_float+0x266>
 800a632:	4a37      	ldr	r2, [pc, #220]	@ (800a710 <_printf_float+0x2dc>)
 800a634:	2301      	movs	r3, #1
 800a636:	4631      	mov	r1, r6
 800a638:	4628      	mov	r0, r5
 800a63a:	47b8      	blx	r7
 800a63c:	3001      	adds	r0, #1
 800a63e:	f43f af54 	beq.w	800a4ea <_printf_float+0xb6>
 800a642:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a646:	4543      	cmp	r3, r8
 800a648:	db02      	blt.n	800a650 <_printf_float+0x21c>
 800a64a:	6823      	ldr	r3, [r4, #0]
 800a64c:	07d8      	lsls	r0, r3, #31
 800a64e:	d50f      	bpl.n	800a670 <_printf_float+0x23c>
 800a650:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a654:	4631      	mov	r1, r6
 800a656:	4628      	mov	r0, r5
 800a658:	47b8      	blx	r7
 800a65a:	3001      	adds	r0, #1
 800a65c:	f43f af45 	beq.w	800a4ea <_printf_float+0xb6>
 800a660:	f04f 0900 	mov.w	r9, #0
 800a664:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a668:	f104 0a1a 	add.w	sl, r4, #26
 800a66c:	45c8      	cmp	r8, r9
 800a66e:	dc09      	bgt.n	800a684 <_printf_float+0x250>
 800a670:	6823      	ldr	r3, [r4, #0]
 800a672:	079b      	lsls	r3, r3, #30
 800a674:	f100 8103 	bmi.w	800a87e <_printf_float+0x44a>
 800a678:	68e0      	ldr	r0, [r4, #12]
 800a67a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a67c:	4298      	cmp	r0, r3
 800a67e:	bfb8      	it	lt
 800a680:	4618      	movlt	r0, r3
 800a682:	e734      	b.n	800a4ee <_printf_float+0xba>
 800a684:	2301      	movs	r3, #1
 800a686:	4652      	mov	r2, sl
 800a688:	4631      	mov	r1, r6
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b8      	blx	r7
 800a68e:	3001      	adds	r0, #1
 800a690:	f43f af2b 	beq.w	800a4ea <_printf_float+0xb6>
 800a694:	f109 0901 	add.w	r9, r9, #1
 800a698:	e7e8      	b.n	800a66c <_printf_float+0x238>
 800a69a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	dc39      	bgt.n	800a714 <_printf_float+0x2e0>
 800a6a0:	4a1b      	ldr	r2, [pc, #108]	@ (800a710 <_printf_float+0x2dc>)
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b8      	blx	r7
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f43f af1d 	beq.w	800a4ea <_printf_float+0xb6>
 800a6b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6b4:	ea59 0303 	orrs.w	r3, r9, r3
 800a6b8:	d102      	bne.n	800a6c0 <_printf_float+0x28c>
 800a6ba:	6823      	ldr	r3, [r4, #0]
 800a6bc:	07d9      	lsls	r1, r3, #31
 800a6be:	d5d7      	bpl.n	800a670 <_printf_float+0x23c>
 800a6c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6c4:	4631      	mov	r1, r6
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	47b8      	blx	r7
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	f43f af0d 	beq.w	800a4ea <_printf_float+0xb6>
 800a6d0:	f04f 0a00 	mov.w	sl, #0
 800a6d4:	f104 0b1a 	add.w	fp, r4, #26
 800a6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6da:	425b      	negs	r3, r3
 800a6dc:	4553      	cmp	r3, sl
 800a6de:	dc01      	bgt.n	800a6e4 <_printf_float+0x2b0>
 800a6e0:	464b      	mov	r3, r9
 800a6e2:	e793      	b.n	800a60c <_printf_float+0x1d8>
 800a6e4:	2301      	movs	r3, #1
 800a6e6:	465a      	mov	r2, fp
 800a6e8:	4631      	mov	r1, r6
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	47b8      	blx	r7
 800a6ee:	3001      	adds	r0, #1
 800a6f0:	f43f aefb 	beq.w	800a4ea <_printf_float+0xb6>
 800a6f4:	f10a 0a01 	add.w	sl, sl, #1
 800a6f8:	e7ee      	b.n	800a6d8 <_printf_float+0x2a4>
 800a6fa:	bf00      	nop
 800a6fc:	7fefffff 	.word	0x7fefffff
 800a700:	0800d20c 	.word	0x0800d20c
 800a704:	0800d208 	.word	0x0800d208
 800a708:	0800d214 	.word	0x0800d214
 800a70c:	0800d210 	.word	0x0800d210
 800a710:	0800d218 	.word	0x0800d218
 800a714:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a716:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a71a:	4553      	cmp	r3, sl
 800a71c:	bfa8      	it	ge
 800a71e:	4653      	movge	r3, sl
 800a720:	2b00      	cmp	r3, #0
 800a722:	4699      	mov	r9, r3
 800a724:	dc36      	bgt.n	800a794 <_printf_float+0x360>
 800a726:	f04f 0b00 	mov.w	fp, #0
 800a72a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a72e:	f104 021a 	add.w	r2, r4, #26
 800a732:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a734:	9306      	str	r3, [sp, #24]
 800a736:	eba3 0309 	sub.w	r3, r3, r9
 800a73a:	455b      	cmp	r3, fp
 800a73c:	dc31      	bgt.n	800a7a2 <_printf_float+0x36e>
 800a73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a740:	459a      	cmp	sl, r3
 800a742:	dc3a      	bgt.n	800a7ba <_printf_float+0x386>
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	07da      	lsls	r2, r3, #31
 800a748:	d437      	bmi.n	800a7ba <_printf_float+0x386>
 800a74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a74c:	ebaa 0903 	sub.w	r9, sl, r3
 800a750:	9b06      	ldr	r3, [sp, #24]
 800a752:	ebaa 0303 	sub.w	r3, sl, r3
 800a756:	4599      	cmp	r9, r3
 800a758:	bfa8      	it	ge
 800a75a:	4699      	movge	r9, r3
 800a75c:	f1b9 0f00 	cmp.w	r9, #0
 800a760:	dc33      	bgt.n	800a7ca <_printf_float+0x396>
 800a762:	f04f 0800 	mov.w	r8, #0
 800a766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a76a:	f104 0b1a 	add.w	fp, r4, #26
 800a76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a770:	ebaa 0303 	sub.w	r3, sl, r3
 800a774:	eba3 0309 	sub.w	r3, r3, r9
 800a778:	4543      	cmp	r3, r8
 800a77a:	f77f af79 	ble.w	800a670 <_printf_float+0x23c>
 800a77e:	2301      	movs	r3, #1
 800a780:	465a      	mov	r2, fp
 800a782:	4631      	mov	r1, r6
 800a784:	4628      	mov	r0, r5
 800a786:	47b8      	blx	r7
 800a788:	3001      	adds	r0, #1
 800a78a:	f43f aeae 	beq.w	800a4ea <_printf_float+0xb6>
 800a78e:	f108 0801 	add.w	r8, r8, #1
 800a792:	e7ec      	b.n	800a76e <_printf_float+0x33a>
 800a794:	4642      	mov	r2, r8
 800a796:	4631      	mov	r1, r6
 800a798:	4628      	mov	r0, r5
 800a79a:	47b8      	blx	r7
 800a79c:	3001      	adds	r0, #1
 800a79e:	d1c2      	bne.n	800a726 <_printf_float+0x2f2>
 800a7a0:	e6a3      	b.n	800a4ea <_printf_float+0xb6>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	4631      	mov	r1, r6
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	9206      	str	r2, [sp, #24]
 800a7aa:	47b8      	blx	r7
 800a7ac:	3001      	adds	r0, #1
 800a7ae:	f43f ae9c 	beq.w	800a4ea <_printf_float+0xb6>
 800a7b2:	9a06      	ldr	r2, [sp, #24]
 800a7b4:	f10b 0b01 	add.w	fp, fp, #1
 800a7b8:	e7bb      	b.n	800a732 <_printf_float+0x2fe>
 800a7ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7be:	4631      	mov	r1, r6
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	47b8      	blx	r7
 800a7c4:	3001      	adds	r0, #1
 800a7c6:	d1c0      	bne.n	800a74a <_printf_float+0x316>
 800a7c8:	e68f      	b.n	800a4ea <_printf_float+0xb6>
 800a7ca:	9a06      	ldr	r2, [sp, #24]
 800a7cc:	464b      	mov	r3, r9
 800a7ce:	4442      	add	r2, r8
 800a7d0:	4631      	mov	r1, r6
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	47b8      	blx	r7
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	d1c3      	bne.n	800a762 <_printf_float+0x32e>
 800a7da:	e686      	b.n	800a4ea <_printf_float+0xb6>
 800a7dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a7e0:	f1ba 0f01 	cmp.w	sl, #1
 800a7e4:	dc01      	bgt.n	800a7ea <_printf_float+0x3b6>
 800a7e6:	07db      	lsls	r3, r3, #31
 800a7e8:	d536      	bpl.n	800a858 <_printf_float+0x424>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	4642      	mov	r2, r8
 800a7ee:	4631      	mov	r1, r6
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	47b8      	blx	r7
 800a7f4:	3001      	adds	r0, #1
 800a7f6:	f43f ae78 	beq.w	800a4ea <_printf_float+0xb6>
 800a7fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7fe:	4631      	mov	r1, r6
 800a800:	4628      	mov	r0, r5
 800a802:	47b8      	blx	r7
 800a804:	3001      	adds	r0, #1
 800a806:	f43f ae70 	beq.w	800a4ea <_printf_float+0xb6>
 800a80a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a80e:	2200      	movs	r2, #0
 800a810:	2300      	movs	r3, #0
 800a812:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a816:	f7f6 f95f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a81a:	b9c0      	cbnz	r0, 800a84e <_printf_float+0x41a>
 800a81c:	4653      	mov	r3, sl
 800a81e:	f108 0201 	add.w	r2, r8, #1
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	d10c      	bne.n	800a846 <_printf_float+0x412>
 800a82c:	e65d      	b.n	800a4ea <_printf_float+0xb6>
 800a82e:	2301      	movs	r3, #1
 800a830:	465a      	mov	r2, fp
 800a832:	4631      	mov	r1, r6
 800a834:	4628      	mov	r0, r5
 800a836:	47b8      	blx	r7
 800a838:	3001      	adds	r0, #1
 800a83a:	f43f ae56 	beq.w	800a4ea <_printf_float+0xb6>
 800a83e:	f108 0801 	add.w	r8, r8, #1
 800a842:	45d0      	cmp	r8, sl
 800a844:	dbf3      	blt.n	800a82e <_printf_float+0x3fa>
 800a846:	464b      	mov	r3, r9
 800a848:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a84c:	e6df      	b.n	800a60e <_printf_float+0x1da>
 800a84e:	f04f 0800 	mov.w	r8, #0
 800a852:	f104 0b1a 	add.w	fp, r4, #26
 800a856:	e7f4      	b.n	800a842 <_printf_float+0x40e>
 800a858:	2301      	movs	r3, #1
 800a85a:	4642      	mov	r2, r8
 800a85c:	e7e1      	b.n	800a822 <_printf_float+0x3ee>
 800a85e:	2301      	movs	r3, #1
 800a860:	464a      	mov	r2, r9
 800a862:	4631      	mov	r1, r6
 800a864:	4628      	mov	r0, r5
 800a866:	47b8      	blx	r7
 800a868:	3001      	adds	r0, #1
 800a86a:	f43f ae3e 	beq.w	800a4ea <_printf_float+0xb6>
 800a86e:	f108 0801 	add.w	r8, r8, #1
 800a872:	68e3      	ldr	r3, [r4, #12]
 800a874:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a876:	1a5b      	subs	r3, r3, r1
 800a878:	4543      	cmp	r3, r8
 800a87a:	dcf0      	bgt.n	800a85e <_printf_float+0x42a>
 800a87c:	e6fc      	b.n	800a678 <_printf_float+0x244>
 800a87e:	f04f 0800 	mov.w	r8, #0
 800a882:	f104 0919 	add.w	r9, r4, #25
 800a886:	e7f4      	b.n	800a872 <_printf_float+0x43e>

0800a888 <_printf_common>:
 800a888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a88c:	4616      	mov	r6, r2
 800a88e:	4698      	mov	r8, r3
 800a890:	688a      	ldr	r2, [r1, #8]
 800a892:	690b      	ldr	r3, [r1, #16]
 800a894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a898:	4293      	cmp	r3, r2
 800a89a:	bfb8      	it	lt
 800a89c:	4613      	movlt	r3, r2
 800a89e:	6033      	str	r3, [r6, #0]
 800a8a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8a4:	4607      	mov	r7, r0
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	b10a      	cbz	r2, 800a8ae <_printf_common+0x26>
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	6033      	str	r3, [r6, #0]
 800a8ae:	6823      	ldr	r3, [r4, #0]
 800a8b0:	0699      	lsls	r1, r3, #26
 800a8b2:	bf42      	ittt	mi
 800a8b4:	6833      	ldrmi	r3, [r6, #0]
 800a8b6:	3302      	addmi	r3, #2
 800a8b8:	6033      	strmi	r3, [r6, #0]
 800a8ba:	6825      	ldr	r5, [r4, #0]
 800a8bc:	f015 0506 	ands.w	r5, r5, #6
 800a8c0:	d106      	bne.n	800a8d0 <_printf_common+0x48>
 800a8c2:	f104 0a19 	add.w	sl, r4, #25
 800a8c6:	68e3      	ldr	r3, [r4, #12]
 800a8c8:	6832      	ldr	r2, [r6, #0]
 800a8ca:	1a9b      	subs	r3, r3, r2
 800a8cc:	42ab      	cmp	r3, r5
 800a8ce:	dc26      	bgt.n	800a91e <_printf_common+0x96>
 800a8d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8d4:	6822      	ldr	r2, [r4, #0]
 800a8d6:	3b00      	subs	r3, #0
 800a8d8:	bf18      	it	ne
 800a8da:	2301      	movne	r3, #1
 800a8dc:	0692      	lsls	r2, r2, #26
 800a8de:	d42b      	bmi.n	800a938 <_printf_common+0xb0>
 800a8e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8e4:	4641      	mov	r1, r8
 800a8e6:	4638      	mov	r0, r7
 800a8e8:	47c8      	blx	r9
 800a8ea:	3001      	adds	r0, #1
 800a8ec:	d01e      	beq.n	800a92c <_printf_common+0xa4>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	6922      	ldr	r2, [r4, #16]
 800a8f2:	f003 0306 	and.w	r3, r3, #6
 800a8f6:	2b04      	cmp	r3, #4
 800a8f8:	bf02      	ittt	eq
 800a8fa:	68e5      	ldreq	r5, [r4, #12]
 800a8fc:	6833      	ldreq	r3, [r6, #0]
 800a8fe:	1aed      	subeq	r5, r5, r3
 800a900:	68a3      	ldr	r3, [r4, #8]
 800a902:	bf0c      	ite	eq
 800a904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a908:	2500      	movne	r5, #0
 800a90a:	4293      	cmp	r3, r2
 800a90c:	bfc4      	itt	gt
 800a90e:	1a9b      	subgt	r3, r3, r2
 800a910:	18ed      	addgt	r5, r5, r3
 800a912:	2600      	movs	r6, #0
 800a914:	341a      	adds	r4, #26
 800a916:	42b5      	cmp	r5, r6
 800a918:	d11a      	bne.n	800a950 <_printf_common+0xc8>
 800a91a:	2000      	movs	r0, #0
 800a91c:	e008      	b.n	800a930 <_printf_common+0xa8>
 800a91e:	2301      	movs	r3, #1
 800a920:	4652      	mov	r2, sl
 800a922:	4641      	mov	r1, r8
 800a924:	4638      	mov	r0, r7
 800a926:	47c8      	blx	r9
 800a928:	3001      	adds	r0, #1
 800a92a:	d103      	bne.n	800a934 <_printf_common+0xac>
 800a92c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a934:	3501      	adds	r5, #1
 800a936:	e7c6      	b.n	800a8c6 <_printf_common+0x3e>
 800a938:	18e1      	adds	r1, r4, r3
 800a93a:	1c5a      	adds	r2, r3, #1
 800a93c:	2030      	movs	r0, #48	@ 0x30
 800a93e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a942:	4422      	add	r2, r4
 800a944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a94c:	3302      	adds	r3, #2
 800a94e:	e7c7      	b.n	800a8e0 <_printf_common+0x58>
 800a950:	2301      	movs	r3, #1
 800a952:	4622      	mov	r2, r4
 800a954:	4641      	mov	r1, r8
 800a956:	4638      	mov	r0, r7
 800a958:	47c8      	blx	r9
 800a95a:	3001      	adds	r0, #1
 800a95c:	d0e6      	beq.n	800a92c <_printf_common+0xa4>
 800a95e:	3601      	adds	r6, #1
 800a960:	e7d9      	b.n	800a916 <_printf_common+0x8e>
	...

0800a964 <_printf_i>:
 800a964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a968:	7e0f      	ldrb	r7, [r1, #24]
 800a96a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a96c:	2f78      	cmp	r7, #120	@ 0x78
 800a96e:	4691      	mov	r9, r2
 800a970:	4680      	mov	r8, r0
 800a972:	460c      	mov	r4, r1
 800a974:	469a      	mov	sl, r3
 800a976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a97a:	d807      	bhi.n	800a98c <_printf_i+0x28>
 800a97c:	2f62      	cmp	r7, #98	@ 0x62
 800a97e:	d80a      	bhi.n	800a996 <_printf_i+0x32>
 800a980:	2f00      	cmp	r7, #0
 800a982:	f000 80d1 	beq.w	800ab28 <_printf_i+0x1c4>
 800a986:	2f58      	cmp	r7, #88	@ 0x58
 800a988:	f000 80b8 	beq.w	800aafc <_printf_i+0x198>
 800a98c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a994:	e03a      	b.n	800aa0c <_printf_i+0xa8>
 800a996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a99a:	2b15      	cmp	r3, #21
 800a99c:	d8f6      	bhi.n	800a98c <_printf_i+0x28>
 800a99e:	a101      	add	r1, pc, #4	@ (adr r1, 800a9a4 <_printf_i+0x40>)
 800a9a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9a4:	0800a9fd 	.word	0x0800a9fd
 800a9a8:	0800aa11 	.word	0x0800aa11
 800a9ac:	0800a98d 	.word	0x0800a98d
 800a9b0:	0800a98d 	.word	0x0800a98d
 800a9b4:	0800a98d 	.word	0x0800a98d
 800a9b8:	0800a98d 	.word	0x0800a98d
 800a9bc:	0800aa11 	.word	0x0800aa11
 800a9c0:	0800a98d 	.word	0x0800a98d
 800a9c4:	0800a98d 	.word	0x0800a98d
 800a9c8:	0800a98d 	.word	0x0800a98d
 800a9cc:	0800a98d 	.word	0x0800a98d
 800a9d0:	0800ab0f 	.word	0x0800ab0f
 800a9d4:	0800aa3b 	.word	0x0800aa3b
 800a9d8:	0800aac9 	.word	0x0800aac9
 800a9dc:	0800a98d 	.word	0x0800a98d
 800a9e0:	0800a98d 	.word	0x0800a98d
 800a9e4:	0800ab31 	.word	0x0800ab31
 800a9e8:	0800a98d 	.word	0x0800a98d
 800a9ec:	0800aa3b 	.word	0x0800aa3b
 800a9f0:	0800a98d 	.word	0x0800a98d
 800a9f4:	0800a98d 	.word	0x0800a98d
 800a9f8:	0800aad1 	.word	0x0800aad1
 800a9fc:	6833      	ldr	r3, [r6, #0]
 800a9fe:	1d1a      	adds	r2, r3, #4
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	6032      	str	r2, [r6, #0]
 800aa04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	e09c      	b.n	800ab4a <_printf_i+0x1e6>
 800aa10:	6833      	ldr	r3, [r6, #0]
 800aa12:	6820      	ldr	r0, [r4, #0]
 800aa14:	1d19      	adds	r1, r3, #4
 800aa16:	6031      	str	r1, [r6, #0]
 800aa18:	0606      	lsls	r6, r0, #24
 800aa1a:	d501      	bpl.n	800aa20 <_printf_i+0xbc>
 800aa1c:	681d      	ldr	r5, [r3, #0]
 800aa1e:	e003      	b.n	800aa28 <_printf_i+0xc4>
 800aa20:	0645      	lsls	r5, r0, #25
 800aa22:	d5fb      	bpl.n	800aa1c <_printf_i+0xb8>
 800aa24:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa28:	2d00      	cmp	r5, #0
 800aa2a:	da03      	bge.n	800aa34 <_printf_i+0xd0>
 800aa2c:	232d      	movs	r3, #45	@ 0x2d
 800aa2e:	426d      	negs	r5, r5
 800aa30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa34:	4858      	ldr	r0, [pc, #352]	@ (800ab98 <_printf_i+0x234>)
 800aa36:	230a      	movs	r3, #10
 800aa38:	e011      	b.n	800aa5e <_printf_i+0xfa>
 800aa3a:	6821      	ldr	r1, [r4, #0]
 800aa3c:	6833      	ldr	r3, [r6, #0]
 800aa3e:	0608      	lsls	r0, r1, #24
 800aa40:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa44:	d402      	bmi.n	800aa4c <_printf_i+0xe8>
 800aa46:	0649      	lsls	r1, r1, #25
 800aa48:	bf48      	it	mi
 800aa4a:	b2ad      	uxthmi	r5, r5
 800aa4c:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa4e:	4852      	ldr	r0, [pc, #328]	@ (800ab98 <_printf_i+0x234>)
 800aa50:	6033      	str	r3, [r6, #0]
 800aa52:	bf14      	ite	ne
 800aa54:	230a      	movne	r3, #10
 800aa56:	2308      	moveq	r3, #8
 800aa58:	2100      	movs	r1, #0
 800aa5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa5e:	6866      	ldr	r6, [r4, #4]
 800aa60:	60a6      	str	r6, [r4, #8]
 800aa62:	2e00      	cmp	r6, #0
 800aa64:	db05      	blt.n	800aa72 <_printf_i+0x10e>
 800aa66:	6821      	ldr	r1, [r4, #0]
 800aa68:	432e      	orrs	r6, r5
 800aa6a:	f021 0104 	bic.w	r1, r1, #4
 800aa6e:	6021      	str	r1, [r4, #0]
 800aa70:	d04b      	beq.n	800ab0a <_printf_i+0x1a6>
 800aa72:	4616      	mov	r6, r2
 800aa74:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa78:	fb03 5711 	mls	r7, r3, r1, r5
 800aa7c:	5dc7      	ldrb	r7, [r0, r7]
 800aa7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa82:	462f      	mov	r7, r5
 800aa84:	42bb      	cmp	r3, r7
 800aa86:	460d      	mov	r5, r1
 800aa88:	d9f4      	bls.n	800aa74 <_printf_i+0x110>
 800aa8a:	2b08      	cmp	r3, #8
 800aa8c:	d10b      	bne.n	800aaa6 <_printf_i+0x142>
 800aa8e:	6823      	ldr	r3, [r4, #0]
 800aa90:	07df      	lsls	r7, r3, #31
 800aa92:	d508      	bpl.n	800aaa6 <_printf_i+0x142>
 800aa94:	6923      	ldr	r3, [r4, #16]
 800aa96:	6861      	ldr	r1, [r4, #4]
 800aa98:	4299      	cmp	r1, r3
 800aa9a:	bfde      	ittt	le
 800aa9c:	2330      	movle	r3, #48	@ 0x30
 800aa9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aaa2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aaa6:	1b92      	subs	r2, r2, r6
 800aaa8:	6122      	str	r2, [r4, #16]
 800aaaa:	f8cd a000 	str.w	sl, [sp]
 800aaae:	464b      	mov	r3, r9
 800aab0:	aa03      	add	r2, sp, #12
 800aab2:	4621      	mov	r1, r4
 800aab4:	4640      	mov	r0, r8
 800aab6:	f7ff fee7 	bl	800a888 <_printf_common>
 800aaba:	3001      	adds	r0, #1
 800aabc:	d14a      	bne.n	800ab54 <_printf_i+0x1f0>
 800aabe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aac2:	b004      	add	sp, #16
 800aac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac8:	6823      	ldr	r3, [r4, #0]
 800aaca:	f043 0320 	orr.w	r3, r3, #32
 800aace:	6023      	str	r3, [r4, #0]
 800aad0:	4832      	ldr	r0, [pc, #200]	@ (800ab9c <_printf_i+0x238>)
 800aad2:	2778      	movs	r7, #120	@ 0x78
 800aad4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	6831      	ldr	r1, [r6, #0]
 800aadc:	061f      	lsls	r7, r3, #24
 800aade:	f851 5b04 	ldr.w	r5, [r1], #4
 800aae2:	d402      	bmi.n	800aaea <_printf_i+0x186>
 800aae4:	065f      	lsls	r7, r3, #25
 800aae6:	bf48      	it	mi
 800aae8:	b2ad      	uxthmi	r5, r5
 800aaea:	6031      	str	r1, [r6, #0]
 800aaec:	07d9      	lsls	r1, r3, #31
 800aaee:	bf44      	itt	mi
 800aaf0:	f043 0320 	orrmi.w	r3, r3, #32
 800aaf4:	6023      	strmi	r3, [r4, #0]
 800aaf6:	b11d      	cbz	r5, 800ab00 <_printf_i+0x19c>
 800aaf8:	2310      	movs	r3, #16
 800aafa:	e7ad      	b.n	800aa58 <_printf_i+0xf4>
 800aafc:	4826      	ldr	r0, [pc, #152]	@ (800ab98 <_printf_i+0x234>)
 800aafe:	e7e9      	b.n	800aad4 <_printf_i+0x170>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	f023 0320 	bic.w	r3, r3, #32
 800ab06:	6023      	str	r3, [r4, #0]
 800ab08:	e7f6      	b.n	800aaf8 <_printf_i+0x194>
 800ab0a:	4616      	mov	r6, r2
 800ab0c:	e7bd      	b.n	800aa8a <_printf_i+0x126>
 800ab0e:	6833      	ldr	r3, [r6, #0]
 800ab10:	6825      	ldr	r5, [r4, #0]
 800ab12:	6961      	ldr	r1, [r4, #20]
 800ab14:	1d18      	adds	r0, r3, #4
 800ab16:	6030      	str	r0, [r6, #0]
 800ab18:	062e      	lsls	r6, r5, #24
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	d501      	bpl.n	800ab22 <_printf_i+0x1be>
 800ab1e:	6019      	str	r1, [r3, #0]
 800ab20:	e002      	b.n	800ab28 <_printf_i+0x1c4>
 800ab22:	0668      	lsls	r0, r5, #25
 800ab24:	d5fb      	bpl.n	800ab1e <_printf_i+0x1ba>
 800ab26:	8019      	strh	r1, [r3, #0]
 800ab28:	2300      	movs	r3, #0
 800ab2a:	6123      	str	r3, [r4, #16]
 800ab2c:	4616      	mov	r6, r2
 800ab2e:	e7bc      	b.n	800aaaa <_printf_i+0x146>
 800ab30:	6833      	ldr	r3, [r6, #0]
 800ab32:	1d1a      	adds	r2, r3, #4
 800ab34:	6032      	str	r2, [r6, #0]
 800ab36:	681e      	ldr	r6, [r3, #0]
 800ab38:	6862      	ldr	r2, [r4, #4]
 800ab3a:	2100      	movs	r1, #0
 800ab3c:	4630      	mov	r0, r6
 800ab3e:	f7f5 fb4f 	bl	80001e0 <memchr>
 800ab42:	b108      	cbz	r0, 800ab48 <_printf_i+0x1e4>
 800ab44:	1b80      	subs	r0, r0, r6
 800ab46:	6060      	str	r0, [r4, #4]
 800ab48:	6863      	ldr	r3, [r4, #4]
 800ab4a:	6123      	str	r3, [r4, #16]
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab52:	e7aa      	b.n	800aaaa <_printf_i+0x146>
 800ab54:	6923      	ldr	r3, [r4, #16]
 800ab56:	4632      	mov	r2, r6
 800ab58:	4649      	mov	r1, r9
 800ab5a:	4640      	mov	r0, r8
 800ab5c:	47d0      	blx	sl
 800ab5e:	3001      	adds	r0, #1
 800ab60:	d0ad      	beq.n	800aabe <_printf_i+0x15a>
 800ab62:	6823      	ldr	r3, [r4, #0]
 800ab64:	079b      	lsls	r3, r3, #30
 800ab66:	d413      	bmi.n	800ab90 <_printf_i+0x22c>
 800ab68:	68e0      	ldr	r0, [r4, #12]
 800ab6a:	9b03      	ldr	r3, [sp, #12]
 800ab6c:	4298      	cmp	r0, r3
 800ab6e:	bfb8      	it	lt
 800ab70:	4618      	movlt	r0, r3
 800ab72:	e7a6      	b.n	800aac2 <_printf_i+0x15e>
 800ab74:	2301      	movs	r3, #1
 800ab76:	4632      	mov	r2, r6
 800ab78:	4649      	mov	r1, r9
 800ab7a:	4640      	mov	r0, r8
 800ab7c:	47d0      	blx	sl
 800ab7e:	3001      	adds	r0, #1
 800ab80:	d09d      	beq.n	800aabe <_printf_i+0x15a>
 800ab82:	3501      	adds	r5, #1
 800ab84:	68e3      	ldr	r3, [r4, #12]
 800ab86:	9903      	ldr	r1, [sp, #12]
 800ab88:	1a5b      	subs	r3, r3, r1
 800ab8a:	42ab      	cmp	r3, r5
 800ab8c:	dcf2      	bgt.n	800ab74 <_printf_i+0x210>
 800ab8e:	e7eb      	b.n	800ab68 <_printf_i+0x204>
 800ab90:	2500      	movs	r5, #0
 800ab92:	f104 0619 	add.w	r6, r4, #25
 800ab96:	e7f5      	b.n	800ab84 <_printf_i+0x220>
 800ab98:	0800d21a 	.word	0x0800d21a
 800ab9c:	0800d22b 	.word	0x0800d22b

0800aba0 <std>:
 800aba0:	2300      	movs	r3, #0
 800aba2:	b510      	push	{r4, lr}
 800aba4:	4604      	mov	r4, r0
 800aba6:	e9c0 3300 	strd	r3, r3, [r0]
 800abaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abae:	6083      	str	r3, [r0, #8]
 800abb0:	8181      	strh	r1, [r0, #12]
 800abb2:	6643      	str	r3, [r0, #100]	@ 0x64
 800abb4:	81c2      	strh	r2, [r0, #14]
 800abb6:	6183      	str	r3, [r0, #24]
 800abb8:	4619      	mov	r1, r3
 800abba:	2208      	movs	r2, #8
 800abbc:	305c      	adds	r0, #92	@ 0x5c
 800abbe:	f000 f9f9 	bl	800afb4 <memset>
 800abc2:	4b0d      	ldr	r3, [pc, #52]	@ (800abf8 <std+0x58>)
 800abc4:	6263      	str	r3, [r4, #36]	@ 0x24
 800abc6:	4b0d      	ldr	r3, [pc, #52]	@ (800abfc <std+0x5c>)
 800abc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abca:	4b0d      	ldr	r3, [pc, #52]	@ (800ac00 <std+0x60>)
 800abcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abce:	4b0d      	ldr	r3, [pc, #52]	@ (800ac04 <std+0x64>)
 800abd0:	6323      	str	r3, [r4, #48]	@ 0x30
 800abd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac08 <std+0x68>)
 800abd4:	6224      	str	r4, [r4, #32]
 800abd6:	429c      	cmp	r4, r3
 800abd8:	d006      	beq.n	800abe8 <std+0x48>
 800abda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abde:	4294      	cmp	r4, r2
 800abe0:	d002      	beq.n	800abe8 <std+0x48>
 800abe2:	33d0      	adds	r3, #208	@ 0xd0
 800abe4:	429c      	cmp	r4, r3
 800abe6:	d105      	bne.n	800abf4 <std+0x54>
 800abe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800abec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abf0:	f000 ba5c 	b.w	800b0ac <__retarget_lock_init_recursive>
 800abf4:	bd10      	pop	{r4, pc}
 800abf6:	bf00      	nop
 800abf8:	0800ae05 	.word	0x0800ae05
 800abfc:	0800ae27 	.word	0x0800ae27
 800ac00:	0800ae5f 	.word	0x0800ae5f
 800ac04:	0800ae83 	.word	0x0800ae83
 800ac08:	20004d80 	.word	0x20004d80

0800ac0c <stdio_exit_handler>:
 800ac0c:	4a02      	ldr	r2, [pc, #8]	@ (800ac18 <stdio_exit_handler+0xc>)
 800ac0e:	4903      	ldr	r1, [pc, #12]	@ (800ac1c <stdio_exit_handler+0x10>)
 800ac10:	4803      	ldr	r0, [pc, #12]	@ (800ac20 <stdio_exit_handler+0x14>)
 800ac12:	f000 b869 	b.w	800ace8 <_fwalk_sglue>
 800ac16:	bf00      	nop
 800ac18:	20000010 	.word	0x20000010
 800ac1c:	0800cab9 	.word	0x0800cab9
 800ac20:	20000020 	.word	0x20000020

0800ac24 <cleanup_stdio>:
 800ac24:	6841      	ldr	r1, [r0, #4]
 800ac26:	4b0c      	ldr	r3, [pc, #48]	@ (800ac58 <cleanup_stdio+0x34>)
 800ac28:	4299      	cmp	r1, r3
 800ac2a:	b510      	push	{r4, lr}
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	d001      	beq.n	800ac34 <cleanup_stdio+0x10>
 800ac30:	f001 ff42 	bl	800cab8 <_fflush_r>
 800ac34:	68a1      	ldr	r1, [r4, #8]
 800ac36:	4b09      	ldr	r3, [pc, #36]	@ (800ac5c <cleanup_stdio+0x38>)
 800ac38:	4299      	cmp	r1, r3
 800ac3a:	d002      	beq.n	800ac42 <cleanup_stdio+0x1e>
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f001 ff3b 	bl	800cab8 <_fflush_r>
 800ac42:	68e1      	ldr	r1, [r4, #12]
 800ac44:	4b06      	ldr	r3, [pc, #24]	@ (800ac60 <cleanup_stdio+0x3c>)
 800ac46:	4299      	cmp	r1, r3
 800ac48:	d004      	beq.n	800ac54 <cleanup_stdio+0x30>
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac50:	f001 bf32 	b.w	800cab8 <_fflush_r>
 800ac54:	bd10      	pop	{r4, pc}
 800ac56:	bf00      	nop
 800ac58:	20004d80 	.word	0x20004d80
 800ac5c:	20004de8 	.word	0x20004de8
 800ac60:	20004e50 	.word	0x20004e50

0800ac64 <global_stdio_init.part.0>:
 800ac64:	b510      	push	{r4, lr}
 800ac66:	4b0b      	ldr	r3, [pc, #44]	@ (800ac94 <global_stdio_init.part.0+0x30>)
 800ac68:	4c0b      	ldr	r4, [pc, #44]	@ (800ac98 <global_stdio_init.part.0+0x34>)
 800ac6a:	4a0c      	ldr	r2, [pc, #48]	@ (800ac9c <global_stdio_init.part.0+0x38>)
 800ac6c:	601a      	str	r2, [r3, #0]
 800ac6e:	4620      	mov	r0, r4
 800ac70:	2200      	movs	r2, #0
 800ac72:	2104      	movs	r1, #4
 800ac74:	f7ff ff94 	bl	800aba0 <std>
 800ac78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	2109      	movs	r1, #9
 800ac80:	f7ff ff8e 	bl	800aba0 <std>
 800ac84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ac88:	2202      	movs	r2, #2
 800ac8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac8e:	2112      	movs	r1, #18
 800ac90:	f7ff bf86 	b.w	800aba0 <std>
 800ac94:	20004eb8 	.word	0x20004eb8
 800ac98:	20004d80 	.word	0x20004d80
 800ac9c:	0800ac0d 	.word	0x0800ac0d

0800aca0 <__sfp_lock_acquire>:
 800aca0:	4801      	ldr	r0, [pc, #4]	@ (800aca8 <__sfp_lock_acquire+0x8>)
 800aca2:	f000 ba04 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800aca6:	bf00      	nop
 800aca8:	20004ec2 	.word	0x20004ec2

0800acac <__sfp_lock_release>:
 800acac:	4801      	ldr	r0, [pc, #4]	@ (800acb4 <__sfp_lock_release+0x8>)
 800acae:	f000 b9ff 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800acb2:	bf00      	nop
 800acb4:	20004ec2 	.word	0x20004ec2

0800acb8 <__sinit>:
 800acb8:	b510      	push	{r4, lr}
 800acba:	4604      	mov	r4, r0
 800acbc:	f7ff fff0 	bl	800aca0 <__sfp_lock_acquire>
 800acc0:	6a23      	ldr	r3, [r4, #32]
 800acc2:	b11b      	cbz	r3, 800accc <__sinit+0x14>
 800acc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acc8:	f7ff bff0 	b.w	800acac <__sfp_lock_release>
 800accc:	4b04      	ldr	r3, [pc, #16]	@ (800ace0 <__sinit+0x28>)
 800acce:	6223      	str	r3, [r4, #32]
 800acd0:	4b04      	ldr	r3, [pc, #16]	@ (800ace4 <__sinit+0x2c>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1f5      	bne.n	800acc4 <__sinit+0xc>
 800acd8:	f7ff ffc4 	bl	800ac64 <global_stdio_init.part.0>
 800acdc:	e7f2      	b.n	800acc4 <__sinit+0xc>
 800acde:	bf00      	nop
 800ace0:	0800ac25 	.word	0x0800ac25
 800ace4:	20004eb8 	.word	0x20004eb8

0800ace8 <_fwalk_sglue>:
 800ace8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acec:	4607      	mov	r7, r0
 800acee:	4688      	mov	r8, r1
 800acf0:	4614      	mov	r4, r2
 800acf2:	2600      	movs	r6, #0
 800acf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acf8:	f1b9 0901 	subs.w	r9, r9, #1
 800acfc:	d505      	bpl.n	800ad0a <_fwalk_sglue+0x22>
 800acfe:	6824      	ldr	r4, [r4, #0]
 800ad00:	2c00      	cmp	r4, #0
 800ad02:	d1f7      	bne.n	800acf4 <_fwalk_sglue+0xc>
 800ad04:	4630      	mov	r0, r6
 800ad06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d907      	bls.n	800ad20 <_fwalk_sglue+0x38>
 800ad10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad14:	3301      	adds	r3, #1
 800ad16:	d003      	beq.n	800ad20 <_fwalk_sglue+0x38>
 800ad18:	4629      	mov	r1, r5
 800ad1a:	4638      	mov	r0, r7
 800ad1c:	47c0      	blx	r8
 800ad1e:	4306      	orrs	r6, r0
 800ad20:	3568      	adds	r5, #104	@ 0x68
 800ad22:	e7e9      	b.n	800acf8 <_fwalk_sglue+0x10>

0800ad24 <iprintf>:
 800ad24:	b40f      	push	{r0, r1, r2, r3}
 800ad26:	b507      	push	{r0, r1, r2, lr}
 800ad28:	4906      	ldr	r1, [pc, #24]	@ (800ad44 <iprintf+0x20>)
 800ad2a:	ab04      	add	r3, sp, #16
 800ad2c:	6808      	ldr	r0, [r1, #0]
 800ad2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad32:	6881      	ldr	r1, [r0, #8]
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	f001 fd23 	bl	800c780 <_vfiprintf_r>
 800ad3a:	b003      	add	sp, #12
 800ad3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad40:	b004      	add	sp, #16
 800ad42:	4770      	bx	lr
 800ad44:	2000001c 	.word	0x2000001c

0800ad48 <_puts_r>:
 800ad48:	6a03      	ldr	r3, [r0, #32]
 800ad4a:	b570      	push	{r4, r5, r6, lr}
 800ad4c:	6884      	ldr	r4, [r0, #8]
 800ad4e:	4605      	mov	r5, r0
 800ad50:	460e      	mov	r6, r1
 800ad52:	b90b      	cbnz	r3, 800ad58 <_puts_r+0x10>
 800ad54:	f7ff ffb0 	bl	800acb8 <__sinit>
 800ad58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad5a:	07db      	lsls	r3, r3, #31
 800ad5c:	d405      	bmi.n	800ad6a <_puts_r+0x22>
 800ad5e:	89a3      	ldrh	r3, [r4, #12]
 800ad60:	0598      	lsls	r0, r3, #22
 800ad62:	d402      	bmi.n	800ad6a <_puts_r+0x22>
 800ad64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad66:	f000 f9a2 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	0719      	lsls	r1, r3, #28
 800ad6e:	d502      	bpl.n	800ad76 <_puts_r+0x2e>
 800ad70:	6923      	ldr	r3, [r4, #16]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d135      	bne.n	800ade2 <_puts_r+0x9a>
 800ad76:	4621      	mov	r1, r4
 800ad78:	4628      	mov	r0, r5
 800ad7a:	f000 f8c5 	bl	800af08 <__swsetup_r>
 800ad7e:	b380      	cbz	r0, 800ade2 <_puts_r+0x9a>
 800ad80:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ad84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad86:	07da      	lsls	r2, r3, #31
 800ad88:	d405      	bmi.n	800ad96 <_puts_r+0x4e>
 800ad8a:	89a3      	ldrh	r3, [r4, #12]
 800ad8c:	059b      	lsls	r3, r3, #22
 800ad8e:	d402      	bmi.n	800ad96 <_puts_r+0x4e>
 800ad90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad92:	f000 f98d 	bl	800b0b0 <__retarget_lock_release_recursive>
 800ad96:	4628      	mov	r0, r5
 800ad98:	bd70      	pop	{r4, r5, r6, pc}
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	da04      	bge.n	800ada8 <_puts_r+0x60>
 800ad9e:	69a2      	ldr	r2, [r4, #24]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	dc17      	bgt.n	800add4 <_puts_r+0x8c>
 800ada4:	290a      	cmp	r1, #10
 800ada6:	d015      	beq.n	800add4 <_puts_r+0x8c>
 800ada8:	6823      	ldr	r3, [r4, #0]
 800adaa:	1c5a      	adds	r2, r3, #1
 800adac:	6022      	str	r2, [r4, #0]
 800adae:	7019      	strb	r1, [r3, #0]
 800adb0:	68a3      	ldr	r3, [r4, #8]
 800adb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800adb6:	3b01      	subs	r3, #1
 800adb8:	60a3      	str	r3, [r4, #8]
 800adba:	2900      	cmp	r1, #0
 800adbc:	d1ed      	bne.n	800ad9a <_puts_r+0x52>
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	da11      	bge.n	800ade6 <_puts_r+0x9e>
 800adc2:	4622      	mov	r2, r4
 800adc4:	210a      	movs	r1, #10
 800adc6:	4628      	mov	r0, r5
 800adc8:	f000 f85f 	bl	800ae8a <__swbuf_r>
 800adcc:	3001      	adds	r0, #1
 800adce:	d0d7      	beq.n	800ad80 <_puts_r+0x38>
 800add0:	250a      	movs	r5, #10
 800add2:	e7d7      	b.n	800ad84 <_puts_r+0x3c>
 800add4:	4622      	mov	r2, r4
 800add6:	4628      	mov	r0, r5
 800add8:	f000 f857 	bl	800ae8a <__swbuf_r>
 800addc:	3001      	adds	r0, #1
 800adde:	d1e7      	bne.n	800adb0 <_puts_r+0x68>
 800ade0:	e7ce      	b.n	800ad80 <_puts_r+0x38>
 800ade2:	3e01      	subs	r6, #1
 800ade4:	e7e4      	b.n	800adb0 <_puts_r+0x68>
 800ade6:	6823      	ldr	r3, [r4, #0]
 800ade8:	1c5a      	adds	r2, r3, #1
 800adea:	6022      	str	r2, [r4, #0]
 800adec:	220a      	movs	r2, #10
 800adee:	701a      	strb	r2, [r3, #0]
 800adf0:	e7ee      	b.n	800add0 <_puts_r+0x88>
	...

0800adf4 <puts>:
 800adf4:	4b02      	ldr	r3, [pc, #8]	@ (800ae00 <puts+0xc>)
 800adf6:	4601      	mov	r1, r0
 800adf8:	6818      	ldr	r0, [r3, #0]
 800adfa:	f7ff bfa5 	b.w	800ad48 <_puts_r>
 800adfe:	bf00      	nop
 800ae00:	2000001c 	.word	0x2000001c

0800ae04 <__sread>:
 800ae04:	b510      	push	{r4, lr}
 800ae06:	460c      	mov	r4, r1
 800ae08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae0c:	f000 f900 	bl	800b010 <_read_r>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	bfab      	itete	ge
 800ae14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae16:	89a3      	ldrhlt	r3, [r4, #12]
 800ae18:	181b      	addge	r3, r3, r0
 800ae1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae1e:	bfac      	ite	ge
 800ae20:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae22:	81a3      	strhlt	r3, [r4, #12]
 800ae24:	bd10      	pop	{r4, pc}

0800ae26 <__swrite>:
 800ae26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae2a:	461f      	mov	r7, r3
 800ae2c:	898b      	ldrh	r3, [r1, #12]
 800ae2e:	05db      	lsls	r3, r3, #23
 800ae30:	4605      	mov	r5, r0
 800ae32:	460c      	mov	r4, r1
 800ae34:	4616      	mov	r6, r2
 800ae36:	d505      	bpl.n	800ae44 <__swrite+0x1e>
 800ae38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae3c:	2302      	movs	r3, #2
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f000 f8d4 	bl	800afec <_lseek_r>
 800ae44:	89a3      	ldrh	r3, [r4, #12]
 800ae46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae4e:	81a3      	strh	r3, [r4, #12]
 800ae50:	4632      	mov	r2, r6
 800ae52:	463b      	mov	r3, r7
 800ae54:	4628      	mov	r0, r5
 800ae56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae5a:	f000 b8eb 	b.w	800b034 <_write_r>

0800ae5e <__sseek>:
 800ae5e:	b510      	push	{r4, lr}
 800ae60:	460c      	mov	r4, r1
 800ae62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae66:	f000 f8c1 	bl	800afec <_lseek_r>
 800ae6a:	1c43      	adds	r3, r0, #1
 800ae6c:	89a3      	ldrh	r3, [r4, #12]
 800ae6e:	bf15      	itete	ne
 800ae70:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae7a:	81a3      	strheq	r3, [r4, #12]
 800ae7c:	bf18      	it	ne
 800ae7e:	81a3      	strhne	r3, [r4, #12]
 800ae80:	bd10      	pop	{r4, pc}

0800ae82 <__sclose>:
 800ae82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae86:	f000 b8a1 	b.w	800afcc <_close_r>

0800ae8a <__swbuf_r>:
 800ae8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae8c:	460e      	mov	r6, r1
 800ae8e:	4614      	mov	r4, r2
 800ae90:	4605      	mov	r5, r0
 800ae92:	b118      	cbz	r0, 800ae9c <__swbuf_r+0x12>
 800ae94:	6a03      	ldr	r3, [r0, #32]
 800ae96:	b90b      	cbnz	r3, 800ae9c <__swbuf_r+0x12>
 800ae98:	f7ff ff0e 	bl	800acb8 <__sinit>
 800ae9c:	69a3      	ldr	r3, [r4, #24]
 800ae9e:	60a3      	str	r3, [r4, #8]
 800aea0:	89a3      	ldrh	r3, [r4, #12]
 800aea2:	071a      	lsls	r2, r3, #28
 800aea4:	d501      	bpl.n	800aeaa <__swbuf_r+0x20>
 800aea6:	6923      	ldr	r3, [r4, #16]
 800aea8:	b943      	cbnz	r3, 800aebc <__swbuf_r+0x32>
 800aeaa:	4621      	mov	r1, r4
 800aeac:	4628      	mov	r0, r5
 800aeae:	f000 f82b 	bl	800af08 <__swsetup_r>
 800aeb2:	b118      	cbz	r0, 800aebc <__swbuf_r+0x32>
 800aeb4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800aeb8:	4638      	mov	r0, r7
 800aeba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	6922      	ldr	r2, [r4, #16]
 800aec0:	1a98      	subs	r0, r3, r2
 800aec2:	6963      	ldr	r3, [r4, #20]
 800aec4:	b2f6      	uxtb	r6, r6
 800aec6:	4283      	cmp	r3, r0
 800aec8:	4637      	mov	r7, r6
 800aeca:	dc05      	bgt.n	800aed8 <__swbuf_r+0x4e>
 800aecc:	4621      	mov	r1, r4
 800aece:	4628      	mov	r0, r5
 800aed0:	f001 fdf2 	bl	800cab8 <_fflush_r>
 800aed4:	2800      	cmp	r0, #0
 800aed6:	d1ed      	bne.n	800aeb4 <__swbuf_r+0x2a>
 800aed8:	68a3      	ldr	r3, [r4, #8]
 800aeda:	3b01      	subs	r3, #1
 800aedc:	60a3      	str	r3, [r4, #8]
 800aede:	6823      	ldr	r3, [r4, #0]
 800aee0:	1c5a      	adds	r2, r3, #1
 800aee2:	6022      	str	r2, [r4, #0]
 800aee4:	701e      	strb	r6, [r3, #0]
 800aee6:	6962      	ldr	r2, [r4, #20]
 800aee8:	1c43      	adds	r3, r0, #1
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d004      	beq.n	800aef8 <__swbuf_r+0x6e>
 800aeee:	89a3      	ldrh	r3, [r4, #12]
 800aef0:	07db      	lsls	r3, r3, #31
 800aef2:	d5e1      	bpl.n	800aeb8 <__swbuf_r+0x2e>
 800aef4:	2e0a      	cmp	r6, #10
 800aef6:	d1df      	bne.n	800aeb8 <__swbuf_r+0x2e>
 800aef8:	4621      	mov	r1, r4
 800aefa:	4628      	mov	r0, r5
 800aefc:	f001 fddc 	bl	800cab8 <_fflush_r>
 800af00:	2800      	cmp	r0, #0
 800af02:	d0d9      	beq.n	800aeb8 <__swbuf_r+0x2e>
 800af04:	e7d6      	b.n	800aeb4 <__swbuf_r+0x2a>
	...

0800af08 <__swsetup_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	4b29      	ldr	r3, [pc, #164]	@ (800afb0 <__swsetup_r+0xa8>)
 800af0c:	4605      	mov	r5, r0
 800af0e:	6818      	ldr	r0, [r3, #0]
 800af10:	460c      	mov	r4, r1
 800af12:	b118      	cbz	r0, 800af1c <__swsetup_r+0x14>
 800af14:	6a03      	ldr	r3, [r0, #32]
 800af16:	b90b      	cbnz	r3, 800af1c <__swsetup_r+0x14>
 800af18:	f7ff fece 	bl	800acb8 <__sinit>
 800af1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af20:	0719      	lsls	r1, r3, #28
 800af22:	d422      	bmi.n	800af6a <__swsetup_r+0x62>
 800af24:	06da      	lsls	r2, r3, #27
 800af26:	d407      	bmi.n	800af38 <__swsetup_r+0x30>
 800af28:	2209      	movs	r2, #9
 800af2a:	602a      	str	r2, [r5, #0]
 800af2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af30:	81a3      	strh	r3, [r4, #12]
 800af32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af36:	e033      	b.n	800afa0 <__swsetup_r+0x98>
 800af38:	0758      	lsls	r0, r3, #29
 800af3a:	d512      	bpl.n	800af62 <__swsetup_r+0x5a>
 800af3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af3e:	b141      	cbz	r1, 800af52 <__swsetup_r+0x4a>
 800af40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af44:	4299      	cmp	r1, r3
 800af46:	d002      	beq.n	800af4e <__swsetup_r+0x46>
 800af48:	4628      	mov	r0, r5
 800af4a:	f000 ff75 	bl	800be38 <_free_r>
 800af4e:	2300      	movs	r3, #0
 800af50:	6363      	str	r3, [r4, #52]	@ 0x34
 800af52:	89a3      	ldrh	r3, [r4, #12]
 800af54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af58:	81a3      	strh	r3, [r4, #12]
 800af5a:	2300      	movs	r3, #0
 800af5c:	6063      	str	r3, [r4, #4]
 800af5e:	6923      	ldr	r3, [r4, #16]
 800af60:	6023      	str	r3, [r4, #0]
 800af62:	89a3      	ldrh	r3, [r4, #12]
 800af64:	f043 0308 	orr.w	r3, r3, #8
 800af68:	81a3      	strh	r3, [r4, #12]
 800af6a:	6923      	ldr	r3, [r4, #16]
 800af6c:	b94b      	cbnz	r3, 800af82 <__swsetup_r+0x7a>
 800af6e:	89a3      	ldrh	r3, [r4, #12]
 800af70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af78:	d003      	beq.n	800af82 <__swsetup_r+0x7a>
 800af7a:	4621      	mov	r1, r4
 800af7c:	4628      	mov	r0, r5
 800af7e:	f001 fde9 	bl	800cb54 <__smakebuf_r>
 800af82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af86:	f013 0201 	ands.w	r2, r3, #1
 800af8a:	d00a      	beq.n	800afa2 <__swsetup_r+0x9a>
 800af8c:	2200      	movs	r2, #0
 800af8e:	60a2      	str	r2, [r4, #8]
 800af90:	6962      	ldr	r2, [r4, #20]
 800af92:	4252      	negs	r2, r2
 800af94:	61a2      	str	r2, [r4, #24]
 800af96:	6922      	ldr	r2, [r4, #16]
 800af98:	b942      	cbnz	r2, 800afac <__swsetup_r+0xa4>
 800af9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af9e:	d1c5      	bne.n	800af2c <__swsetup_r+0x24>
 800afa0:	bd38      	pop	{r3, r4, r5, pc}
 800afa2:	0799      	lsls	r1, r3, #30
 800afa4:	bf58      	it	pl
 800afa6:	6962      	ldrpl	r2, [r4, #20]
 800afa8:	60a2      	str	r2, [r4, #8]
 800afaa:	e7f4      	b.n	800af96 <__swsetup_r+0x8e>
 800afac:	2000      	movs	r0, #0
 800afae:	e7f7      	b.n	800afa0 <__swsetup_r+0x98>
 800afb0:	2000001c 	.word	0x2000001c

0800afb4 <memset>:
 800afb4:	4402      	add	r2, r0
 800afb6:	4603      	mov	r3, r0
 800afb8:	4293      	cmp	r3, r2
 800afba:	d100      	bne.n	800afbe <memset+0xa>
 800afbc:	4770      	bx	lr
 800afbe:	f803 1b01 	strb.w	r1, [r3], #1
 800afc2:	e7f9      	b.n	800afb8 <memset+0x4>

0800afc4 <_localeconv_r>:
 800afc4:	4800      	ldr	r0, [pc, #0]	@ (800afc8 <_localeconv_r+0x4>)
 800afc6:	4770      	bx	lr
 800afc8:	20000160 	.word	0x20000160

0800afcc <_close_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d06      	ldr	r5, [pc, #24]	@ (800afe8 <_close_r+0x1c>)
 800afd0:	2300      	movs	r3, #0
 800afd2:	4604      	mov	r4, r0
 800afd4:	4608      	mov	r0, r1
 800afd6:	602b      	str	r3, [r5, #0]
 800afd8:	f7f8 fd70 	bl	8003abc <_close>
 800afdc:	1c43      	adds	r3, r0, #1
 800afde:	d102      	bne.n	800afe6 <_close_r+0x1a>
 800afe0:	682b      	ldr	r3, [r5, #0]
 800afe2:	b103      	cbz	r3, 800afe6 <_close_r+0x1a>
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	bd38      	pop	{r3, r4, r5, pc}
 800afe8:	20004ebc 	.word	0x20004ebc

0800afec <_lseek_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	4d07      	ldr	r5, [pc, #28]	@ (800b00c <_lseek_r+0x20>)
 800aff0:	4604      	mov	r4, r0
 800aff2:	4608      	mov	r0, r1
 800aff4:	4611      	mov	r1, r2
 800aff6:	2200      	movs	r2, #0
 800aff8:	602a      	str	r2, [r5, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	f7f8 fd85 	bl	8003b0a <_lseek>
 800b000:	1c43      	adds	r3, r0, #1
 800b002:	d102      	bne.n	800b00a <_lseek_r+0x1e>
 800b004:	682b      	ldr	r3, [r5, #0]
 800b006:	b103      	cbz	r3, 800b00a <_lseek_r+0x1e>
 800b008:	6023      	str	r3, [r4, #0]
 800b00a:	bd38      	pop	{r3, r4, r5, pc}
 800b00c:	20004ebc 	.word	0x20004ebc

0800b010 <_read_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4d07      	ldr	r5, [pc, #28]	@ (800b030 <_read_r+0x20>)
 800b014:	4604      	mov	r4, r0
 800b016:	4608      	mov	r0, r1
 800b018:	4611      	mov	r1, r2
 800b01a:	2200      	movs	r2, #0
 800b01c:	602a      	str	r2, [r5, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	f7f8 f9be 	bl	80033a0 <_read>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_read_r+0x1e>
 800b028:	682b      	ldr	r3, [r5, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_read_r+0x1e>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	20004ebc 	.word	0x20004ebc

0800b034 <_write_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	4d07      	ldr	r5, [pc, #28]	@ (800b054 <_write_r+0x20>)
 800b038:	4604      	mov	r4, r0
 800b03a:	4608      	mov	r0, r1
 800b03c:	4611      	mov	r1, r2
 800b03e:	2200      	movs	r2, #0
 800b040:	602a      	str	r2, [r5, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	f7f8 f996 	bl	8003374 <_write>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_write_r+0x1e>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_write_r+0x1e>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	20004ebc 	.word	0x20004ebc

0800b058 <__errno>:
 800b058:	4b01      	ldr	r3, [pc, #4]	@ (800b060 <__errno+0x8>)
 800b05a:	6818      	ldr	r0, [r3, #0]
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop
 800b060:	2000001c 	.word	0x2000001c

0800b064 <__libc_init_array>:
 800b064:	b570      	push	{r4, r5, r6, lr}
 800b066:	4d0d      	ldr	r5, [pc, #52]	@ (800b09c <__libc_init_array+0x38>)
 800b068:	4c0d      	ldr	r4, [pc, #52]	@ (800b0a0 <__libc_init_array+0x3c>)
 800b06a:	1b64      	subs	r4, r4, r5
 800b06c:	10a4      	asrs	r4, r4, #2
 800b06e:	2600      	movs	r6, #0
 800b070:	42a6      	cmp	r6, r4
 800b072:	d109      	bne.n	800b088 <__libc_init_array+0x24>
 800b074:	4d0b      	ldr	r5, [pc, #44]	@ (800b0a4 <__libc_init_array+0x40>)
 800b076:	4c0c      	ldr	r4, [pc, #48]	@ (800b0a8 <__libc_init_array+0x44>)
 800b078:	f001 fe8a 	bl	800cd90 <_init>
 800b07c:	1b64      	subs	r4, r4, r5
 800b07e:	10a4      	asrs	r4, r4, #2
 800b080:	2600      	movs	r6, #0
 800b082:	42a6      	cmp	r6, r4
 800b084:	d105      	bne.n	800b092 <__libc_init_array+0x2e>
 800b086:	bd70      	pop	{r4, r5, r6, pc}
 800b088:	f855 3b04 	ldr.w	r3, [r5], #4
 800b08c:	4798      	blx	r3
 800b08e:	3601      	adds	r6, #1
 800b090:	e7ee      	b.n	800b070 <__libc_init_array+0xc>
 800b092:	f855 3b04 	ldr.w	r3, [r5], #4
 800b096:	4798      	blx	r3
 800b098:	3601      	adds	r6, #1
 800b09a:	e7f2      	b.n	800b082 <__libc_init_array+0x1e>
 800b09c:	0800d584 	.word	0x0800d584
 800b0a0:	0800d584 	.word	0x0800d584
 800b0a4:	0800d584 	.word	0x0800d584
 800b0a8:	0800d58c 	.word	0x0800d58c

0800b0ac <__retarget_lock_init_recursive>:
 800b0ac:	4770      	bx	lr

0800b0ae <__retarget_lock_acquire_recursive>:
 800b0ae:	4770      	bx	lr

0800b0b0 <__retarget_lock_release_recursive>:
 800b0b0:	4770      	bx	lr

0800b0b2 <memcpy>:
 800b0b2:	440a      	add	r2, r1
 800b0b4:	4291      	cmp	r1, r2
 800b0b6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b0ba:	d100      	bne.n	800b0be <memcpy+0xc>
 800b0bc:	4770      	bx	lr
 800b0be:	b510      	push	{r4, lr}
 800b0c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0c8:	4291      	cmp	r1, r2
 800b0ca:	d1f9      	bne.n	800b0c0 <memcpy+0xe>
 800b0cc:	bd10      	pop	{r4, pc}
	...

0800b0d0 <__register_exitproc>:
 800b0d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0d4:	4d27      	ldr	r5, [pc, #156]	@ (800b174 <__register_exitproc+0xa4>)
 800b0d6:	4607      	mov	r7, r0
 800b0d8:	6828      	ldr	r0, [r5, #0]
 800b0da:	4691      	mov	r9, r2
 800b0dc:	460e      	mov	r6, r1
 800b0de:	4698      	mov	r8, r3
 800b0e0:	f7ff ffe5 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800b0e4:	4a24      	ldr	r2, [pc, #144]	@ (800b178 <__register_exitproc+0xa8>)
 800b0e6:	6814      	ldr	r4, [r2, #0]
 800b0e8:	b93c      	cbnz	r4, 800b0fa <__register_exitproc+0x2a>
 800b0ea:	4b24      	ldr	r3, [pc, #144]	@ (800b17c <__register_exitproc+0xac>)
 800b0ec:	6013      	str	r3, [r2, #0]
 800b0ee:	4a24      	ldr	r2, [pc, #144]	@ (800b180 <__register_exitproc+0xb0>)
 800b0f0:	b112      	cbz	r2, 800b0f8 <__register_exitproc+0x28>
 800b0f2:	6812      	ldr	r2, [r2, #0]
 800b0f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 800b0f8:	4c20      	ldr	r4, [pc, #128]	@ (800b17c <__register_exitproc+0xac>)
 800b0fa:	6863      	ldr	r3, [r4, #4]
 800b0fc:	2b1f      	cmp	r3, #31
 800b0fe:	dd06      	ble.n	800b10e <__register_exitproc+0x3e>
 800b100:	6828      	ldr	r0, [r5, #0]
 800b102:	f7ff ffd5 	bl	800b0b0 <__retarget_lock_release_recursive>
 800b106:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b10e:	b32f      	cbz	r7, 800b15c <__register_exitproc+0x8c>
 800b110:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 800b114:	b968      	cbnz	r0, 800b132 <__register_exitproc+0x62>
 800b116:	4b1b      	ldr	r3, [pc, #108]	@ (800b184 <__register_exitproc+0xb4>)
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d0f1      	beq.n	800b100 <__register_exitproc+0x30>
 800b11c:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800b120:	f000 fed4 	bl	800becc <malloc>
 800b124:	2800      	cmp	r0, #0
 800b126:	d0eb      	beq.n	800b100 <__register_exitproc+0x30>
 800b128:	2300      	movs	r3, #0
 800b12a:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 800b12e:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 800b132:	6863      	ldr	r3, [r4, #4]
 800b134:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800b138:	2201      	movs	r2, #1
 800b13a:	409a      	lsls	r2, r3
 800b13c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800b140:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 800b144:	4313      	orrs	r3, r2
 800b146:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800b14a:	2f02      	cmp	r7, #2
 800b14c:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 800b150:	bf02      	ittt	eq
 800b152:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 800b156:	4313      	orreq	r3, r2
 800b158:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 800b15c:	6863      	ldr	r3, [r4, #4]
 800b15e:	6828      	ldr	r0, [r5, #0]
 800b160:	1c5a      	adds	r2, r3, #1
 800b162:	3302      	adds	r3, #2
 800b164:	6062      	str	r2, [r4, #4]
 800b166:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800b16a:	f7ff ffa1 	bl	800b0b0 <__retarget_lock_release_recursive>
 800b16e:	2000      	movs	r0, #0
 800b170:	e7cb      	b.n	800b10a <__register_exitproc+0x3a>
 800b172:	bf00      	nop
 800b174:	2000006c 	.word	0x2000006c
 800b178:	20004f50 	.word	0x20004f50
 800b17c:	20004ec4 	.word	0x20004ec4
 800b180:	00000000 	.word	0x00000000
 800b184:	0800becd 	.word	0x0800becd

0800b188 <quorem>:
 800b188:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	6903      	ldr	r3, [r0, #16]
 800b18e:	690c      	ldr	r4, [r1, #16]
 800b190:	42a3      	cmp	r3, r4
 800b192:	4607      	mov	r7, r0
 800b194:	db7e      	blt.n	800b294 <quorem+0x10c>
 800b196:	3c01      	subs	r4, #1
 800b198:	f101 0814 	add.w	r8, r1, #20
 800b19c:	00a3      	lsls	r3, r4, #2
 800b19e:	f100 0514 	add.w	r5, r0, #20
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1a8:	9301      	str	r3, [sp, #4]
 800b1aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b1ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b1ba:	fbb2 f6f3 	udiv	r6, r2, r3
 800b1be:	d32e      	bcc.n	800b21e <quorem+0x96>
 800b1c0:	f04f 0a00 	mov.w	sl, #0
 800b1c4:	46c4      	mov	ip, r8
 800b1c6:	46ae      	mov	lr, r5
 800b1c8:	46d3      	mov	fp, sl
 800b1ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b1ce:	b298      	uxth	r0, r3
 800b1d0:	fb06 a000 	mla	r0, r6, r0, sl
 800b1d4:	0c02      	lsrs	r2, r0, #16
 800b1d6:	0c1b      	lsrs	r3, r3, #16
 800b1d8:	fb06 2303 	mla	r3, r6, r3, r2
 800b1dc:	f8de 2000 	ldr.w	r2, [lr]
 800b1e0:	b280      	uxth	r0, r0
 800b1e2:	b292      	uxth	r2, r2
 800b1e4:	1a12      	subs	r2, r2, r0
 800b1e6:	445a      	add	r2, fp
 800b1e8:	f8de 0000 	ldr.w	r0, [lr]
 800b1ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1f0:	b29b      	uxth	r3, r3
 800b1f2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b1f6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b1fa:	b292      	uxth	r2, r2
 800b1fc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b200:	45e1      	cmp	r9, ip
 800b202:	f84e 2b04 	str.w	r2, [lr], #4
 800b206:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b20a:	d2de      	bcs.n	800b1ca <quorem+0x42>
 800b20c:	9b00      	ldr	r3, [sp, #0]
 800b20e:	58eb      	ldr	r3, [r5, r3]
 800b210:	b92b      	cbnz	r3, 800b21e <quorem+0x96>
 800b212:	9b01      	ldr	r3, [sp, #4]
 800b214:	3b04      	subs	r3, #4
 800b216:	429d      	cmp	r5, r3
 800b218:	461a      	mov	r2, r3
 800b21a:	d32f      	bcc.n	800b27c <quorem+0xf4>
 800b21c:	613c      	str	r4, [r7, #16]
 800b21e:	4638      	mov	r0, r7
 800b220:	f001 f97c 	bl	800c51c <__mcmp>
 800b224:	2800      	cmp	r0, #0
 800b226:	db25      	blt.n	800b274 <quorem+0xec>
 800b228:	4629      	mov	r1, r5
 800b22a:	2000      	movs	r0, #0
 800b22c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b230:	f8d1 c000 	ldr.w	ip, [r1]
 800b234:	fa1f fe82 	uxth.w	lr, r2
 800b238:	fa1f f38c 	uxth.w	r3, ip
 800b23c:	eba3 030e 	sub.w	r3, r3, lr
 800b240:	4403      	add	r3, r0
 800b242:	0c12      	lsrs	r2, r2, #16
 800b244:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b248:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b252:	45c1      	cmp	r9, r8
 800b254:	f841 3b04 	str.w	r3, [r1], #4
 800b258:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b25c:	d2e6      	bcs.n	800b22c <quorem+0xa4>
 800b25e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b262:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b266:	b922      	cbnz	r2, 800b272 <quorem+0xea>
 800b268:	3b04      	subs	r3, #4
 800b26a:	429d      	cmp	r5, r3
 800b26c:	461a      	mov	r2, r3
 800b26e:	d30b      	bcc.n	800b288 <quorem+0x100>
 800b270:	613c      	str	r4, [r7, #16]
 800b272:	3601      	adds	r6, #1
 800b274:	4630      	mov	r0, r6
 800b276:	b003      	add	sp, #12
 800b278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b27c:	6812      	ldr	r2, [r2, #0]
 800b27e:	3b04      	subs	r3, #4
 800b280:	2a00      	cmp	r2, #0
 800b282:	d1cb      	bne.n	800b21c <quorem+0x94>
 800b284:	3c01      	subs	r4, #1
 800b286:	e7c6      	b.n	800b216 <quorem+0x8e>
 800b288:	6812      	ldr	r2, [r2, #0]
 800b28a:	3b04      	subs	r3, #4
 800b28c:	2a00      	cmp	r2, #0
 800b28e:	d1ef      	bne.n	800b270 <quorem+0xe8>
 800b290:	3c01      	subs	r4, #1
 800b292:	e7ea      	b.n	800b26a <quorem+0xe2>
 800b294:	2000      	movs	r0, #0
 800b296:	e7ee      	b.n	800b276 <quorem+0xee>

0800b298 <_dtoa_r>:
 800b298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29c:	69c7      	ldr	r7, [r0, #28]
 800b29e:	b097      	sub	sp, #92	@ 0x5c
 800b2a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b2a4:	ec55 4b10 	vmov	r4, r5, d0
 800b2a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b2aa:	9107      	str	r1, [sp, #28]
 800b2ac:	4681      	mov	r9, r0
 800b2ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800b2b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b2b2:	b97f      	cbnz	r7, 800b2d4 <_dtoa_r+0x3c>
 800b2b4:	2010      	movs	r0, #16
 800b2b6:	f000 fe09 	bl	800becc <malloc>
 800b2ba:	4602      	mov	r2, r0
 800b2bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800b2c0:	b920      	cbnz	r0, 800b2cc <_dtoa_r+0x34>
 800b2c2:	4ba9      	ldr	r3, [pc, #676]	@ (800b568 <_dtoa_r+0x2d0>)
 800b2c4:	21ef      	movs	r1, #239	@ 0xef
 800b2c6:	48a9      	ldr	r0, [pc, #676]	@ (800b56c <_dtoa_r+0x2d4>)
 800b2c8:	f001 fcb2 	bl	800cc30 <__assert_func>
 800b2cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b2d0:	6007      	str	r7, [r0, #0]
 800b2d2:	60c7      	str	r7, [r0, #12]
 800b2d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2d8:	6819      	ldr	r1, [r3, #0]
 800b2da:	b159      	cbz	r1, 800b2f4 <_dtoa_r+0x5c>
 800b2dc:	685a      	ldr	r2, [r3, #4]
 800b2de:	604a      	str	r2, [r1, #4]
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	4093      	lsls	r3, r2
 800b2e4:	608b      	str	r3, [r1, #8]
 800b2e6:	4648      	mov	r0, r9
 800b2e8:	f000 fee6 	bl	800c0b8 <_Bfree>
 800b2ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	601a      	str	r2, [r3, #0]
 800b2f4:	1e2b      	subs	r3, r5, #0
 800b2f6:	bfb9      	ittee	lt
 800b2f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b2fc:	9305      	strlt	r3, [sp, #20]
 800b2fe:	2300      	movge	r3, #0
 800b300:	6033      	strge	r3, [r6, #0]
 800b302:	9f05      	ldr	r7, [sp, #20]
 800b304:	4b9a      	ldr	r3, [pc, #616]	@ (800b570 <_dtoa_r+0x2d8>)
 800b306:	bfbc      	itt	lt
 800b308:	2201      	movlt	r2, #1
 800b30a:	6032      	strlt	r2, [r6, #0]
 800b30c:	43bb      	bics	r3, r7
 800b30e:	d112      	bne.n	800b336 <_dtoa_r+0x9e>
 800b310:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b312:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b316:	6013      	str	r3, [r2, #0]
 800b318:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b31c:	4323      	orrs	r3, r4
 800b31e:	f000 855a 	beq.w	800bdd6 <_dtoa_r+0xb3e>
 800b322:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b324:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b584 <_dtoa_r+0x2ec>
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f000 855c 	beq.w	800bde6 <_dtoa_r+0xb4e>
 800b32e:	f10a 0303 	add.w	r3, sl, #3
 800b332:	f000 bd56 	b.w	800bde2 <_dtoa_r+0xb4a>
 800b336:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b33a:	2200      	movs	r2, #0
 800b33c:	ec51 0b17 	vmov	r0, r1, d7
 800b340:	2300      	movs	r3, #0
 800b342:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b346:	f7f5 fbc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800b34a:	4680      	mov	r8, r0
 800b34c:	b158      	cbz	r0, 800b366 <_dtoa_r+0xce>
 800b34e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b350:	2301      	movs	r3, #1
 800b352:	6013      	str	r3, [r2, #0]
 800b354:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b356:	b113      	cbz	r3, 800b35e <_dtoa_r+0xc6>
 800b358:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b35a:	4b86      	ldr	r3, [pc, #536]	@ (800b574 <_dtoa_r+0x2dc>)
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b588 <_dtoa_r+0x2f0>
 800b362:	f000 bd40 	b.w	800bde6 <_dtoa_r+0xb4e>
 800b366:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b36a:	aa14      	add	r2, sp, #80	@ 0x50
 800b36c:	a915      	add	r1, sp, #84	@ 0x54
 800b36e:	4648      	mov	r0, r9
 800b370:	f001 f984 	bl	800c67c <__d2b>
 800b374:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b378:	9002      	str	r0, [sp, #8]
 800b37a:	2e00      	cmp	r6, #0
 800b37c:	d078      	beq.n	800b470 <_dtoa_r+0x1d8>
 800b37e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b380:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b388:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b38c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b390:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b394:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b398:	4619      	mov	r1, r3
 800b39a:	2200      	movs	r2, #0
 800b39c:	4b76      	ldr	r3, [pc, #472]	@ (800b578 <_dtoa_r+0x2e0>)
 800b39e:	f7f4 ff7b 	bl	8000298 <__aeabi_dsub>
 800b3a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b550 <_dtoa_r+0x2b8>)
 800b3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a8:	f7f5 f92e 	bl	8000608 <__aeabi_dmul>
 800b3ac:	a36a      	add	r3, pc, #424	@ (adr r3, 800b558 <_dtoa_r+0x2c0>)
 800b3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b2:	f7f4 ff73 	bl	800029c <__adddf3>
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	460d      	mov	r5, r1
 800b3bc:	f7f5 f8ba 	bl	8000534 <__aeabi_i2d>
 800b3c0:	a367      	add	r3, pc, #412	@ (adr r3, 800b560 <_dtoa_r+0x2c8>)
 800b3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c6:	f7f5 f91f 	bl	8000608 <__aeabi_dmul>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f7f4 ff63 	bl	800029c <__adddf3>
 800b3d6:	4604      	mov	r4, r0
 800b3d8:	460d      	mov	r5, r1
 800b3da:	f7f5 fbc5 	bl	8000b68 <__aeabi_d2iz>
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	4620      	mov	r0, r4
 800b3e6:	4629      	mov	r1, r5
 800b3e8:	f7f5 fb80 	bl	8000aec <__aeabi_dcmplt>
 800b3ec:	b140      	cbz	r0, 800b400 <_dtoa_r+0x168>
 800b3ee:	4638      	mov	r0, r7
 800b3f0:	f7f5 f8a0 	bl	8000534 <__aeabi_i2d>
 800b3f4:	4622      	mov	r2, r4
 800b3f6:	462b      	mov	r3, r5
 800b3f8:	f7f5 fb6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3fc:	b900      	cbnz	r0, 800b400 <_dtoa_r+0x168>
 800b3fe:	3f01      	subs	r7, #1
 800b400:	2f16      	cmp	r7, #22
 800b402:	d852      	bhi.n	800b4aa <_dtoa_r+0x212>
 800b404:	4b5d      	ldr	r3, [pc, #372]	@ (800b57c <_dtoa_r+0x2e4>)
 800b406:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b412:	f7f5 fb6b 	bl	8000aec <__aeabi_dcmplt>
 800b416:	2800      	cmp	r0, #0
 800b418:	d049      	beq.n	800b4ae <_dtoa_r+0x216>
 800b41a:	3f01      	subs	r7, #1
 800b41c:	2300      	movs	r3, #0
 800b41e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b420:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b422:	1b9b      	subs	r3, r3, r6
 800b424:	1e5a      	subs	r2, r3, #1
 800b426:	bf45      	ittet	mi
 800b428:	f1c3 0301 	rsbmi	r3, r3, #1
 800b42c:	9300      	strmi	r3, [sp, #0]
 800b42e:	2300      	movpl	r3, #0
 800b430:	2300      	movmi	r3, #0
 800b432:	9206      	str	r2, [sp, #24]
 800b434:	bf54      	ite	pl
 800b436:	9300      	strpl	r3, [sp, #0]
 800b438:	9306      	strmi	r3, [sp, #24]
 800b43a:	2f00      	cmp	r7, #0
 800b43c:	db39      	blt.n	800b4b2 <_dtoa_r+0x21a>
 800b43e:	9b06      	ldr	r3, [sp, #24]
 800b440:	970d      	str	r7, [sp, #52]	@ 0x34
 800b442:	443b      	add	r3, r7
 800b444:	9306      	str	r3, [sp, #24]
 800b446:	2300      	movs	r3, #0
 800b448:	9308      	str	r3, [sp, #32]
 800b44a:	9b07      	ldr	r3, [sp, #28]
 800b44c:	2b09      	cmp	r3, #9
 800b44e:	d863      	bhi.n	800b518 <_dtoa_r+0x280>
 800b450:	2b05      	cmp	r3, #5
 800b452:	bfc4      	itt	gt
 800b454:	3b04      	subgt	r3, #4
 800b456:	9307      	strgt	r3, [sp, #28]
 800b458:	9b07      	ldr	r3, [sp, #28]
 800b45a:	f1a3 0302 	sub.w	r3, r3, #2
 800b45e:	bfcc      	ite	gt
 800b460:	2400      	movgt	r4, #0
 800b462:	2401      	movle	r4, #1
 800b464:	2b03      	cmp	r3, #3
 800b466:	d863      	bhi.n	800b530 <_dtoa_r+0x298>
 800b468:	e8df f003 	tbb	[pc, r3]
 800b46c:	2b375452 	.word	0x2b375452
 800b470:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b474:	441e      	add	r6, r3
 800b476:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b47a:	2b20      	cmp	r3, #32
 800b47c:	bfc1      	itttt	gt
 800b47e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b482:	409f      	lslgt	r7, r3
 800b484:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b488:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b48c:	bfd6      	itet	le
 800b48e:	f1c3 0320 	rsble	r3, r3, #32
 800b492:	ea47 0003 	orrgt.w	r0, r7, r3
 800b496:	fa04 f003 	lslle.w	r0, r4, r3
 800b49a:	f7f5 f83b 	bl	8000514 <__aeabi_ui2d>
 800b49e:	2201      	movs	r2, #1
 800b4a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b4a4:	3e01      	subs	r6, #1
 800b4a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b4a8:	e776      	b.n	800b398 <_dtoa_r+0x100>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e7b7      	b.n	800b41e <_dtoa_r+0x186>
 800b4ae:	9010      	str	r0, [sp, #64]	@ 0x40
 800b4b0:	e7b6      	b.n	800b420 <_dtoa_r+0x188>
 800b4b2:	9b00      	ldr	r3, [sp, #0]
 800b4b4:	1bdb      	subs	r3, r3, r7
 800b4b6:	9300      	str	r3, [sp, #0]
 800b4b8:	427b      	negs	r3, r7
 800b4ba:	9308      	str	r3, [sp, #32]
 800b4bc:	2300      	movs	r3, #0
 800b4be:	930d      	str	r3, [sp, #52]	@ 0x34
 800b4c0:	e7c3      	b.n	800b44a <_dtoa_r+0x1b2>
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4c8:	eb07 0b03 	add.w	fp, r7, r3
 800b4cc:	f10b 0301 	add.w	r3, fp, #1
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	9303      	str	r3, [sp, #12]
 800b4d4:	bfb8      	it	lt
 800b4d6:	2301      	movlt	r3, #1
 800b4d8:	e006      	b.n	800b4e8 <_dtoa_r+0x250>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	dd28      	ble.n	800b536 <_dtoa_r+0x29e>
 800b4e4:	469b      	mov	fp, r3
 800b4e6:	9303      	str	r3, [sp, #12]
 800b4e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b4ec:	2100      	movs	r1, #0
 800b4ee:	2204      	movs	r2, #4
 800b4f0:	f102 0514 	add.w	r5, r2, #20
 800b4f4:	429d      	cmp	r5, r3
 800b4f6:	d926      	bls.n	800b546 <_dtoa_r+0x2ae>
 800b4f8:	6041      	str	r1, [r0, #4]
 800b4fa:	4648      	mov	r0, r9
 800b4fc:	f000 fd9c 	bl	800c038 <_Balloc>
 800b500:	4682      	mov	sl, r0
 800b502:	2800      	cmp	r0, #0
 800b504:	d142      	bne.n	800b58c <_dtoa_r+0x2f4>
 800b506:	4b1e      	ldr	r3, [pc, #120]	@ (800b580 <_dtoa_r+0x2e8>)
 800b508:	4602      	mov	r2, r0
 800b50a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b50e:	e6da      	b.n	800b2c6 <_dtoa_r+0x2e>
 800b510:	2300      	movs	r3, #0
 800b512:	e7e3      	b.n	800b4dc <_dtoa_r+0x244>
 800b514:	2300      	movs	r3, #0
 800b516:	e7d5      	b.n	800b4c4 <_dtoa_r+0x22c>
 800b518:	2401      	movs	r4, #1
 800b51a:	2300      	movs	r3, #0
 800b51c:	9307      	str	r3, [sp, #28]
 800b51e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b520:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b524:	2200      	movs	r2, #0
 800b526:	f8cd b00c 	str.w	fp, [sp, #12]
 800b52a:	2312      	movs	r3, #18
 800b52c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b52e:	e7db      	b.n	800b4e8 <_dtoa_r+0x250>
 800b530:	2301      	movs	r3, #1
 800b532:	9309      	str	r3, [sp, #36]	@ 0x24
 800b534:	e7f4      	b.n	800b520 <_dtoa_r+0x288>
 800b536:	f04f 0b01 	mov.w	fp, #1
 800b53a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b53e:	465b      	mov	r3, fp
 800b540:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b544:	e7d0      	b.n	800b4e8 <_dtoa_r+0x250>
 800b546:	3101      	adds	r1, #1
 800b548:	0052      	lsls	r2, r2, #1
 800b54a:	e7d1      	b.n	800b4f0 <_dtoa_r+0x258>
 800b54c:	f3af 8000 	nop.w
 800b550:	636f4361 	.word	0x636f4361
 800b554:	3fd287a7 	.word	0x3fd287a7
 800b558:	8b60c8b3 	.word	0x8b60c8b3
 800b55c:	3fc68a28 	.word	0x3fc68a28
 800b560:	509f79fb 	.word	0x509f79fb
 800b564:	3fd34413 	.word	0x3fd34413
 800b568:	0800d249 	.word	0x0800d249
 800b56c:	0800d260 	.word	0x0800d260
 800b570:	7ff00000 	.word	0x7ff00000
 800b574:	0800d219 	.word	0x0800d219
 800b578:	3ff80000 	.word	0x3ff80000
 800b57c:	0800d3b0 	.word	0x0800d3b0
 800b580:	0800d2b8 	.word	0x0800d2b8
 800b584:	0800d245 	.word	0x0800d245
 800b588:	0800d218 	.word	0x0800d218
 800b58c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b590:	6018      	str	r0, [r3, #0]
 800b592:	9b03      	ldr	r3, [sp, #12]
 800b594:	2b0e      	cmp	r3, #14
 800b596:	f200 80a1 	bhi.w	800b6dc <_dtoa_r+0x444>
 800b59a:	2c00      	cmp	r4, #0
 800b59c:	f000 809e 	beq.w	800b6dc <_dtoa_r+0x444>
 800b5a0:	2f00      	cmp	r7, #0
 800b5a2:	dd33      	ble.n	800b60c <_dtoa_r+0x374>
 800b5a4:	4b9c      	ldr	r3, [pc, #624]	@ (800b818 <_dtoa_r+0x580>)
 800b5a6:	f007 020f 	and.w	r2, r7, #15
 800b5aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b5ae:	ed93 7b00 	vldr	d7, [r3]
 800b5b2:	05f8      	lsls	r0, r7, #23
 800b5b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b5b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b5bc:	d516      	bpl.n	800b5ec <_dtoa_r+0x354>
 800b5be:	4b97      	ldr	r3, [pc, #604]	@ (800b81c <_dtoa_r+0x584>)
 800b5c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5c8:	f7f5 f948 	bl	800085c <__aeabi_ddiv>
 800b5cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5d0:	f004 040f 	and.w	r4, r4, #15
 800b5d4:	2603      	movs	r6, #3
 800b5d6:	4d91      	ldr	r5, [pc, #580]	@ (800b81c <_dtoa_r+0x584>)
 800b5d8:	b954      	cbnz	r4, 800b5f0 <_dtoa_r+0x358>
 800b5da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b5de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5e2:	f7f5 f93b 	bl	800085c <__aeabi_ddiv>
 800b5e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5ea:	e028      	b.n	800b63e <_dtoa_r+0x3a6>
 800b5ec:	2602      	movs	r6, #2
 800b5ee:	e7f2      	b.n	800b5d6 <_dtoa_r+0x33e>
 800b5f0:	07e1      	lsls	r1, r4, #31
 800b5f2:	d508      	bpl.n	800b606 <_dtoa_r+0x36e>
 800b5f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5fc:	f7f5 f804 	bl	8000608 <__aeabi_dmul>
 800b600:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b604:	3601      	adds	r6, #1
 800b606:	1064      	asrs	r4, r4, #1
 800b608:	3508      	adds	r5, #8
 800b60a:	e7e5      	b.n	800b5d8 <_dtoa_r+0x340>
 800b60c:	f000 80af 	beq.w	800b76e <_dtoa_r+0x4d6>
 800b610:	427c      	negs	r4, r7
 800b612:	4b81      	ldr	r3, [pc, #516]	@ (800b818 <_dtoa_r+0x580>)
 800b614:	4d81      	ldr	r5, [pc, #516]	@ (800b81c <_dtoa_r+0x584>)
 800b616:	f004 020f 	and.w	r2, r4, #15
 800b61a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b622:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b626:	f7f4 ffef 	bl	8000608 <__aeabi_dmul>
 800b62a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b62e:	1124      	asrs	r4, r4, #4
 800b630:	2300      	movs	r3, #0
 800b632:	2602      	movs	r6, #2
 800b634:	2c00      	cmp	r4, #0
 800b636:	f040 808f 	bne.w	800b758 <_dtoa_r+0x4c0>
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d1d3      	bne.n	800b5e6 <_dtoa_r+0x34e>
 800b63e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b640:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b644:	2b00      	cmp	r3, #0
 800b646:	f000 8094 	beq.w	800b772 <_dtoa_r+0x4da>
 800b64a:	4b75      	ldr	r3, [pc, #468]	@ (800b820 <_dtoa_r+0x588>)
 800b64c:	2200      	movs	r2, #0
 800b64e:	4620      	mov	r0, r4
 800b650:	4629      	mov	r1, r5
 800b652:	f7f5 fa4b 	bl	8000aec <__aeabi_dcmplt>
 800b656:	2800      	cmp	r0, #0
 800b658:	f000 808b 	beq.w	800b772 <_dtoa_r+0x4da>
 800b65c:	9b03      	ldr	r3, [sp, #12]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	f000 8087 	beq.w	800b772 <_dtoa_r+0x4da>
 800b664:	f1bb 0f00 	cmp.w	fp, #0
 800b668:	dd34      	ble.n	800b6d4 <_dtoa_r+0x43c>
 800b66a:	4620      	mov	r0, r4
 800b66c:	4b6d      	ldr	r3, [pc, #436]	@ (800b824 <_dtoa_r+0x58c>)
 800b66e:	2200      	movs	r2, #0
 800b670:	4629      	mov	r1, r5
 800b672:	f7f4 ffc9 	bl	8000608 <__aeabi_dmul>
 800b676:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b67a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b67e:	3601      	adds	r6, #1
 800b680:	465c      	mov	r4, fp
 800b682:	4630      	mov	r0, r6
 800b684:	f7f4 ff56 	bl	8000534 <__aeabi_i2d>
 800b688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b68c:	f7f4 ffbc 	bl	8000608 <__aeabi_dmul>
 800b690:	4b65      	ldr	r3, [pc, #404]	@ (800b828 <_dtoa_r+0x590>)
 800b692:	2200      	movs	r2, #0
 800b694:	f7f4 fe02 	bl	800029c <__adddf3>
 800b698:	4605      	mov	r5, r0
 800b69a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b69e:	2c00      	cmp	r4, #0
 800b6a0:	d16a      	bne.n	800b778 <_dtoa_r+0x4e0>
 800b6a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6a6:	4b61      	ldr	r3, [pc, #388]	@ (800b82c <_dtoa_r+0x594>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	f7f4 fdf5 	bl	8000298 <__aeabi_dsub>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6b6:	462a      	mov	r2, r5
 800b6b8:	4633      	mov	r3, r6
 800b6ba:	f7f5 fa35 	bl	8000b28 <__aeabi_dcmpgt>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	f040 8298 	bne.w	800bbf4 <_dtoa_r+0x95c>
 800b6c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6c8:	462a      	mov	r2, r5
 800b6ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b6ce:	f7f5 fa0d 	bl	8000aec <__aeabi_dcmplt>
 800b6d2:	bb38      	cbnz	r0, 800b724 <_dtoa_r+0x48c>
 800b6d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b6d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b6dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	f2c0 8157 	blt.w	800b992 <_dtoa_r+0x6fa>
 800b6e4:	2f0e      	cmp	r7, #14
 800b6e6:	f300 8154 	bgt.w	800b992 <_dtoa_r+0x6fa>
 800b6ea:	4b4b      	ldr	r3, [pc, #300]	@ (800b818 <_dtoa_r+0x580>)
 800b6ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b6f0:	ed93 7b00 	vldr	d7, [r3]
 800b6f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	ed8d 7b00 	vstr	d7, [sp]
 800b6fc:	f280 80e5 	bge.w	800b8ca <_dtoa_r+0x632>
 800b700:	9b03      	ldr	r3, [sp, #12]
 800b702:	2b00      	cmp	r3, #0
 800b704:	f300 80e1 	bgt.w	800b8ca <_dtoa_r+0x632>
 800b708:	d10c      	bne.n	800b724 <_dtoa_r+0x48c>
 800b70a:	4b48      	ldr	r3, [pc, #288]	@ (800b82c <_dtoa_r+0x594>)
 800b70c:	2200      	movs	r2, #0
 800b70e:	ec51 0b17 	vmov	r0, r1, d7
 800b712:	f7f4 ff79 	bl	8000608 <__aeabi_dmul>
 800b716:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b71a:	f7f5 f9fb 	bl	8000b14 <__aeabi_dcmpge>
 800b71e:	2800      	cmp	r0, #0
 800b720:	f000 8266 	beq.w	800bbf0 <_dtoa_r+0x958>
 800b724:	2400      	movs	r4, #0
 800b726:	4625      	mov	r5, r4
 800b728:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b72a:	4656      	mov	r6, sl
 800b72c:	ea6f 0803 	mvn.w	r8, r3
 800b730:	2700      	movs	r7, #0
 800b732:	4621      	mov	r1, r4
 800b734:	4648      	mov	r0, r9
 800b736:	f000 fcbf 	bl	800c0b8 <_Bfree>
 800b73a:	2d00      	cmp	r5, #0
 800b73c:	f000 80bd 	beq.w	800b8ba <_dtoa_r+0x622>
 800b740:	b12f      	cbz	r7, 800b74e <_dtoa_r+0x4b6>
 800b742:	42af      	cmp	r7, r5
 800b744:	d003      	beq.n	800b74e <_dtoa_r+0x4b6>
 800b746:	4639      	mov	r1, r7
 800b748:	4648      	mov	r0, r9
 800b74a:	f000 fcb5 	bl	800c0b8 <_Bfree>
 800b74e:	4629      	mov	r1, r5
 800b750:	4648      	mov	r0, r9
 800b752:	f000 fcb1 	bl	800c0b8 <_Bfree>
 800b756:	e0b0      	b.n	800b8ba <_dtoa_r+0x622>
 800b758:	07e2      	lsls	r2, r4, #31
 800b75a:	d505      	bpl.n	800b768 <_dtoa_r+0x4d0>
 800b75c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b760:	f7f4 ff52 	bl	8000608 <__aeabi_dmul>
 800b764:	3601      	adds	r6, #1
 800b766:	2301      	movs	r3, #1
 800b768:	1064      	asrs	r4, r4, #1
 800b76a:	3508      	adds	r5, #8
 800b76c:	e762      	b.n	800b634 <_dtoa_r+0x39c>
 800b76e:	2602      	movs	r6, #2
 800b770:	e765      	b.n	800b63e <_dtoa_r+0x3a6>
 800b772:	9c03      	ldr	r4, [sp, #12]
 800b774:	46b8      	mov	r8, r7
 800b776:	e784      	b.n	800b682 <_dtoa_r+0x3ea>
 800b778:	4b27      	ldr	r3, [pc, #156]	@ (800b818 <_dtoa_r+0x580>)
 800b77a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b77c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b780:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b784:	4454      	add	r4, sl
 800b786:	2900      	cmp	r1, #0
 800b788:	d054      	beq.n	800b834 <_dtoa_r+0x59c>
 800b78a:	4929      	ldr	r1, [pc, #164]	@ (800b830 <_dtoa_r+0x598>)
 800b78c:	2000      	movs	r0, #0
 800b78e:	f7f5 f865 	bl	800085c <__aeabi_ddiv>
 800b792:	4633      	mov	r3, r6
 800b794:	462a      	mov	r2, r5
 800b796:	f7f4 fd7f 	bl	8000298 <__aeabi_dsub>
 800b79a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b79e:	4656      	mov	r6, sl
 800b7a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7a4:	f7f5 f9e0 	bl	8000b68 <__aeabi_d2iz>
 800b7a8:	4605      	mov	r5, r0
 800b7aa:	f7f4 fec3 	bl	8000534 <__aeabi_i2d>
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	460b      	mov	r3, r1
 800b7b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7b6:	f7f4 fd6f 	bl	8000298 <__aeabi_dsub>
 800b7ba:	3530      	adds	r5, #48	@ 0x30
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b7c4:	f806 5b01 	strb.w	r5, [r6], #1
 800b7c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7cc:	f7f5 f98e 	bl	8000aec <__aeabi_dcmplt>
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	d172      	bne.n	800b8ba <_dtoa_r+0x622>
 800b7d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7d8:	4911      	ldr	r1, [pc, #68]	@ (800b820 <_dtoa_r+0x588>)
 800b7da:	2000      	movs	r0, #0
 800b7dc:	f7f4 fd5c 	bl	8000298 <__aeabi_dsub>
 800b7e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7e4:	f7f5 f982 	bl	8000aec <__aeabi_dcmplt>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	f040 80b4 	bne.w	800b956 <_dtoa_r+0x6be>
 800b7ee:	42a6      	cmp	r6, r4
 800b7f0:	f43f af70 	beq.w	800b6d4 <_dtoa_r+0x43c>
 800b7f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b7f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b824 <_dtoa_r+0x58c>)
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	f7f4 ff04 	bl	8000608 <__aeabi_dmul>
 800b800:	4b08      	ldr	r3, [pc, #32]	@ (800b824 <_dtoa_r+0x58c>)
 800b802:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b806:	2200      	movs	r2, #0
 800b808:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b80c:	f7f4 fefc 	bl	8000608 <__aeabi_dmul>
 800b810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b814:	e7c4      	b.n	800b7a0 <_dtoa_r+0x508>
 800b816:	bf00      	nop
 800b818:	0800d3b0 	.word	0x0800d3b0
 800b81c:	0800d388 	.word	0x0800d388
 800b820:	3ff00000 	.word	0x3ff00000
 800b824:	40240000 	.word	0x40240000
 800b828:	401c0000 	.word	0x401c0000
 800b82c:	40140000 	.word	0x40140000
 800b830:	3fe00000 	.word	0x3fe00000
 800b834:	4631      	mov	r1, r6
 800b836:	4628      	mov	r0, r5
 800b838:	f7f4 fee6 	bl	8000608 <__aeabi_dmul>
 800b83c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b840:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b842:	4656      	mov	r6, sl
 800b844:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b848:	f7f5 f98e 	bl	8000b68 <__aeabi_d2iz>
 800b84c:	4605      	mov	r5, r0
 800b84e:	f7f4 fe71 	bl	8000534 <__aeabi_i2d>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b85a:	f7f4 fd1d 	bl	8000298 <__aeabi_dsub>
 800b85e:	3530      	adds	r5, #48	@ 0x30
 800b860:	f806 5b01 	strb.w	r5, [r6], #1
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	42a6      	cmp	r6, r4
 800b86a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b86e:	f04f 0200 	mov.w	r2, #0
 800b872:	d124      	bne.n	800b8be <_dtoa_r+0x626>
 800b874:	4baf      	ldr	r3, [pc, #700]	@ (800bb34 <_dtoa_r+0x89c>)
 800b876:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b87a:	f7f4 fd0f 	bl	800029c <__adddf3>
 800b87e:	4602      	mov	r2, r0
 800b880:	460b      	mov	r3, r1
 800b882:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b886:	f7f5 f94f 	bl	8000b28 <__aeabi_dcmpgt>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	d163      	bne.n	800b956 <_dtoa_r+0x6be>
 800b88e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b892:	49a8      	ldr	r1, [pc, #672]	@ (800bb34 <_dtoa_r+0x89c>)
 800b894:	2000      	movs	r0, #0
 800b896:	f7f4 fcff 	bl	8000298 <__aeabi_dsub>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8a2:	f7f5 f923 	bl	8000aec <__aeabi_dcmplt>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	f43f af14 	beq.w	800b6d4 <_dtoa_r+0x43c>
 800b8ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b8ae:	1e73      	subs	r3, r6, #1
 800b8b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b8b6:	2b30      	cmp	r3, #48	@ 0x30
 800b8b8:	d0f8      	beq.n	800b8ac <_dtoa_r+0x614>
 800b8ba:	4647      	mov	r7, r8
 800b8bc:	e03b      	b.n	800b936 <_dtoa_r+0x69e>
 800b8be:	4b9e      	ldr	r3, [pc, #632]	@ (800bb38 <_dtoa_r+0x8a0>)
 800b8c0:	f7f4 fea2 	bl	8000608 <__aeabi_dmul>
 800b8c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8c8:	e7bc      	b.n	800b844 <_dtoa_r+0x5ac>
 800b8ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b8ce:	4656      	mov	r6, sl
 800b8d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	4629      	mov	r1, r5
 800b8d8:	f7f4 ffc0 	bl	800085c <__aeabi_ddiv>
 800b8dc:	f7f5 f944 	bl	8000b68 <__aeabi_d2iz>
 800b8e0:	4680      	mov	r8, r0
 800b8e2:	f7f4 fe27 	bl	8000534 <__aeabi_i2d>
 800b8e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8ea:	f7f4 fe8d 	bl	8000608 <__aeabi_dmul>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4620      	mov	r0, r4
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b8fa:	f7f4 fccd 	bl	8000298 <__aeabi_dsub>
 800b8fe:	f806 4b01 	strb.w	r4, [r6], #1
 800b902:	9d03      	ldr	r5, [sp, #12]
 800b904:	eba6 040a 	sub.w	r4, r6, sl
 800b908:	42a5      	cmp	r5, r4
 800b90a:	4602      	mov	r2, r0
 800b90c:	460b      	mov	r3, r1
 800b90e:	d133      	bne.n	800b978 <_dtoa_r+0x6e0>
 800b910:	f7f4 fcc4 	bl	800029c <__adddf3>
 800b914:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b918:	4604      	mov	r4, r0
 800b91a:	460d      	mov	r5, r1
 800b91c:	f7f5 f904 	bl	8000b28 <__aeabi_dcmpgt>
 800b920:	b9c0      	cbnz	r0, 800b954 <_dtoa_r+0x6bc>
 800b922:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b926:	4620      	mov	r0, r4
 800b928:	4629      	mov	r1, r5
 800b92a:	f7f5 f8d5 	bl	8000ad8 <__aeabi_dcmpeq>
 800b92e:	b110      	cbz	r0, 800b936 <_dtoa_r+0x69e>
 800b930:	f018 0f01 	tst.w	r8, #1
 800b934:	d10e      	bne.n	800b954 <_dtoa_r+0x6bc>
 800b936:	9902      	ldr	r1, [sp, #8]
 800b938:	4648      	mov	r0, r9
 800b93a:	f000 fbbd 	bl	800c0b8 <_Bfree>
 800b93e:	2300      	movs	r3, #0
 800b940:	7033      	strb	r3, [r6, #0]
 800b942:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b944:	3701      	adds	r7, #1
 800b946:	601f      	str	r7, [r3, #0]
 800b948:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	f000 824b 	beq.w	800bde6 <_dtoa_r+0xb4e>
 800b950:	601e      	str	r6, [r3, #0]
 800b952:	e248      	b.n	800bde6 <_dtoa_r+0xb4e>
 800b954:	46b8      	mov	r8, r7
 800b956:	4633      	mov	r3, r6
 800b958:	461e      	mov	r6, r3
 800b95a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b95e:	2a39      	cmp	r2, #57	@ 0x39
 800b960:	d106      	bne.n	800b970 <_dtoa_r+0x6d8>
 800b962:	459a      	cmp	sl, r3
 800b964:	d1f8      	bne.n	800b958 <_dtoa_r+0x6c0>
 800b966:	2230      	movs	r2, #48	@ 0x30
 800b968:	f108 0801 	add.w	r8, r8, #1
 800b96c:	f88a 2000 	strb.w	r2, [sl]
 800b970:	781a      	ldrb	r2, [r3, #0]
 800b972:	3201      	adds	r2, #1
 800b974:	701a      	strb	r2, [r3, #0]
 800b976:	e7a0      	b.n	800b8ba <_dtoa_r+0x622>
 800b978:	4b6f      	ldr	r3, [pc, #444]	@ (800bb38 <_dtoa_r+0x8a0>)
 800b97a:	2200      	movs	r2, #0
 800b97c:	f7f4 fe44 	bl	8000608 <__aeabi_dmul>
 800b980:	2200      	movs	r2, #0
 800b982:	2300      	movs	r3, #0
 800b984:	4604      	mov	r4, r0
 800b986:	460d      	mov	r5, r1
 800b988:	f7f5 f8a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800b98c:	2800      	cmp	r0, #0
 800b98e:	d09f      	beq.n	800b8d0 <_dtoa_r+0x638>
 800b990:	e7d1      	b.n	800b936 <_dtoa_r+0x69e>
 800b992:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b994:	2a00      	cmp	r2, #0
 800b996:	f000 80ea 	beq.w	800bb6e <_dtoa_r+0x8d6>
 800b99a:	9a07      	ldr	r2, [sp, #28]
 800b99c:	2a01      	cmp	r2, #1
 800b99e:	f300 80cd 	bgt.w	800bb3c <_dtoa_r+0x8a4>
 800b9a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b9a4:	2a00      	cmp	r2, #0
 800b9a6:	f000 80c1 	beq.w	800bb2c <_dtoa_r+0x894>
 800b9aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b9ae:	9c08      	ldr	r4, [sp, #32]
 800b9b0:	9e00      	ldr	r6, [sp, #0]
 800b9b2:	9a00      	ldr	r2, [sp, #0]
 800b9b4:	441a      	add	r2, r3
 800b9b6:	9200      	str	r2, [sp, #0]
 800b9b8:	9a06      	ldr	r2, [sp, #24]
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	441a      	add	r2, r3
 800b9be:	4648      	mov	r0, r9
 800b9c0:	9206      	str	r2, [sp, #24]
 800b9c2:	f000 fc2d 	bl	800c220 <__i2b>
 800b9c6:	4605      	mov	r5, r0
 800b9c8:	b166      	cbz	r6, 800b9e4 <_dtoa_r+0x74c>
 800b9ca:	9b06      	ldr	r3, [sp, #24]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	dd09      	ble.n	800b9e4 <_dtoa_r+0x74c>
 800b9d0:	42b3      	cmp	r3, r6
 800b9d2:	9a00      	ldr	r2, [sp, #0]
 800b9d4:	bfa8      	it	ge
 800b9d6:	4633      	movge	r3, r6
 800b9d8:	1ad2      	subs	r2, r2, r3
 800b9da:	9200      	str	r2, [sp, #0]
 800b9dc:	9a06      	ldr	r2, [sp, #24]
 800b9de:	1af6      	subs	r6, r6, r3
 800b9e0:	1ad3      	subs	r3, r2, r3
 800b9e2:	9306      	str	r3, [sp, #24]
 800b9e4:	9b08      	ldr	r3, [sp, #32]
 800b9e6:	b30b      	cbz	r3, 800ba2c <_dtoa_r+0x794>
 800b9e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	f000 80c6 	beq.w	800bb7c <_dtoa_r+0x8e4>
 800b9f0:	2c00      	cmp	r4, #0
 800b9f2:	f000 80c0 	beq.w	800bb76 <_dtoa_r+0x8de>
 800b9f6:	4629      	mov	r1, r5
 800b9f8:	4622      	mov	r2, r4
 800b9fa:	4648      	mov	r0, r9
 800b9fc:	f000 fcc8 	bl	800c390 <__pow5mult>
 800ba00:	9a02      	ldr	r2, [sp, #8]
 800ba02:	4601      	mov	r1, r0
 800ba04:	4605      	mov	r5, r0
 800ba06:	4648      	mov	r0, r9
 800ba08:	f000 fc20 	bl	800c24c <__multiply>
 800ba0c:	9902      	ldr	r1, [sp, #8]
 800ba0e:	4680      	mov	r8, r0
 800ba10:	4648      	mov	r0, r9
 800ba12:	f000 fb51 	bl	800c0b8 <_Bfree>
 800ba16:	9b08      	ldr	r3, [sp, #32]
 800ba18:	1b1b      	subs	r3, r3, r4
 800ba1a:	9308      	str	r3, [sp, #32]
 800ba1c:	f000 80b1 	beq.w	800bb82 <_dtoa_r+0x8ea>
 800ba20:	9a08      	ldr	r2, [sp, #32]
 800ba22:	4641      	mov	r1, r8
 800ba24:	4648      	mov	r0, r9
 800ba26:	f000 fcb3 	bl	800c390 <__pow5mult>
 800ba2a:	9002      	str	r0, [sp, #8]
 800ba2c:	2101      	movs	r1, #1
 800ba2e:	4648      	mov	r0, r9
 800ba30:	f000 fbf6 	bl	800c220 <__i2b>
 800ba34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba36:	4604      	mov	r4, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	f000 81d8 	beq.w	800bdee <_dtoa_r+0xb56>
 800ba3e:	461a      	mov	r2, r3
 800ba40:	4601      	mov	r1, r0
 800ba42:	4648      	mov	r0, r9
 800ba44:	f000 fca4 	bl	800c390 <__pow5mult>
 800ba48:	9b07      	ldr	r3, [sp, #28]
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	f300 809f 	bgt.w	800bb90 <_dtoa_r+0x8f8>
 800ba52:	9b04      	ldr	r3, [sp, #16]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	f040 8097 	bne.w	800bb88 <_dtoa_r+0x8f0>
 800ba5a:	9b05      	ldr	r3, [sp, #20]
 800ba5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	f040 8093 	bne.w	800bb8c <_dtoa_r+0x8f4>
 800ba66:	9b05      	ldr	r3, [sp, #20]
 800ba68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba6c:	0d1b      	lsrs	r3, r3, #20
 800ba6e:	051b      	lsls	r3, r3, #20
 800ba70:	b133      	cbz	r3, 800ba80 <_dtoa_r+0x7e8>
 800ba72:	9b00      	ldr	r3, [sp, #0]
 800ba74:	3301      	adds	r3, #1
 800ba76:	9300      	str	r3, [sp, #0]
 800ba78:	9b06      	ldr	r3, [sp, #24]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	9306      	str	r3, [sp, #24]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	9308      	str	r3, [sp, #32]
 800ba82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 81b8 	beq.w	800bdfa <_dtoa_r+0xb62>
 800ba8a:	6923      	ldr	r3, [r4, #16]
 800ba8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba90:	6918      	ldr	r0, [r3, #16]
 800ba92:	f000 fb79 	bl	800c188 <__hi0bits>
 800ba96:	f1c0 0020 	rsb	r0, r0, #32
 800ba9a:	9b06      	ldr	r3, [sp, #24]
 800ba9c:	4418      	add	r0, r3
 800ba9e:	f010 001f 	ands.w	r0, r0, #31
 800baa2:	f000 8082 	beq.w	800bbaa <_dtoa_r+0x912>
 800baa6:	f1c0 0320 	rsb	r3, r0, #32
 800baaa:	2b04      	cmp	r3, #4
 800baac:	dd73      	ble.n	800bb96 <_dtoa_r+0x8fe>
 800baae:	9b00      	ldr	r3, [sp, #0]
 800bab0:	f1c0 001c 	rsb	r0, r0, #28
 800bab4:	4403      	add	r3, r0
 800bab6:	9300      	str	r3, [sp, #0]
 800bab8:	9b06      	ldr	r3, [sp, #24]
 800baba:	4403      	add	r3, r0
 800babc:	4406      	add	r6, r0
 800babe:	9306      	str	r3, [sp, #24]
 800bac0:	9b00      	ldr	r3, [sp, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	dd05      	ble.n	800bad2 <_dtoa_r+0x83a>
 800bac6:	9902      	ldr	r1, [sp, #8]
 800bac8:	461a      	mov	r2, r3
 800baca:	4648      	mov	r0, r9
 800bacc:	f000 fcba 	bl	800c444 <__lshift>
 800bad0:	9002      	str	r0, [sp, #8]
 800bad2:	9b06      	ldr	r3, [sp, #24]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	dd05      	ble.n	800bae4 <_dtoa_r+0x84c>
 800bad8:	4621      	mov	r1, r4
 800bada:	461a      	mov	r2, r3
 800badc:	4648      	mov	r0, r9
 800bade:	f000 fcb1 	bl	800c444 <__lshift>
 800bae2:	4604      	mov	r4, r0
 800bae4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d061      	beq.n	800bbae <_dtoa_r+0x916>
 800baea:	9802      	ldr	r0, [sp, #8]
 800baec:	4621      	mov	r1, r4
 800baee:	f000 fd15 	bl	800c51c <__mcmp>
 800baf2:	2800      	cmp	r0, #0
 800baf4:	da5b      	bge.n	800bbae <_dtoa_r+0x916>
 800baf6:	2300      	movs	r3, #0
 800baf8:	9902      	ldr	r1, [sp, #8]
 800bafa:	220a      	movs	r2, #10
 800bafc:	4648      	mov	r0, r9
 800bafe:	f000 fafd 	bl	800c0fc <__multadd>
 800bb02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb04:	9002      	str	r0, [sp, #8]
 800bb06:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	f000 8177 	beq.w	800bdfe <_dtoa_r+0xb66>
 800bb10:	4629      	mov	r1, r5
 800bb12:	2300      	movs	r3, #0
 800bb14:	220a      	movs	r2, #10
 800bb16:	4648      	mov	r0, r9
 800bb18:	f000 faf0 	bl	800c0fc <__multadd>
 800bb1c:	f1bb 0f00 	cmp.w	fp, #0
 800bb20:	4605      	mov	r5, r0
 800bb22:	dc6f      	bgt.n	800bc04 <_dtoa_r+0x96c>
 800bb24:	9b07      	ldr	r3, [sp, #28]
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	dc49      	bgt.n	800bbbe <_dtoa_r+0x926>
 800bb2a:	e06b      	b.n	800bc04 <_dtoa_r+0x96c>
 800bb2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bb2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bb32:	e73c      	b.n	800b9ae <_dtoa_r+0x716>
 800bb34:	3fe00000 	.word	0x3fe00000
 800bb38:	40240000 	.word	0x40240000
 800bb3c:	9b03      	ldr	r3, [sp, #12]
 800bb3e:	1e5c      	subs	r4, r3, #1
 800bb40:	9b08      	ldr	r3, [sp, #32]
 800bb42:	42a3      	cmp	r3, r4
 800bb44:	db09      	blt.n	800bb5a <_dtoa_r+0x8c2>
 800bb46:	1b1c      	subs	r4, r3, r4
 800bb48:	9b03      	ldr	r3, [sp, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	f6bf af30 	bge.w	800b9b0 <_dtoa_r+0x718>
 800bb50:	9b00      	ldr	r3, [sp, #0]
 800bb52:	9a03      	ldr	r2, [sp, #12]
 800bb54:	1a9e      	subs	r6, r3, r2
 800bb56:	2300      	movs	r3, #0
 800bb58:	e72b      	b.n	800b9b2 <_dtoa_r+0x71a>
 800bb5a:	9b08      	ldr	r3, [sp, #32]
 800bb5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb5e:	9408      	str	r4, [sp, #32]
 800bb60:	1ae3      	subs	r3, r4, r3
 800bb62:	441a      	add	r2, r3
 800bb64:	9e00      	ldr	r6, [sp, #0]
 800bb66:	9b03      	ldr	r3, [sp, #12]
 800bb68:	920d      	str	r2, [sp, #52]	@ 0x34
 800bb6a:	2400      	movs	r4, #0
 800bb6c:	e721      	b.n	800b9b2 <_dtoa_r+0x71a>
 800bb6e:	9c08      	ldr	r4, [sp, #32]
 800bb70:	9e00      	ldr	r6, [sp, #0]
 800bb72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bb74:	e728      	b.n	800b9c8 <_dtoa_r+0x730>
 800bb76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bb7a:	e751      	b.n	800ba20 <_dtoa_r+0x788>
 800bb7c:	9a08      	ldr	r2, [sp, #32]
 800bb7e:	9902      	ldr	r1, [sp, #8]
 800bb80:	e750      	b.n	800ba24 <_dtoa_r+0x78c>
 800bb82:	f8cd 8008 	str.w	r8, [sp, #8]
 800bb86:	e751      	b.n	800ba2c <_dtoa_r+0x794>
 800bb88:	2300      	movs	r3, #0
 800bb8a:	e779      	b.n	800ba80 <_dtoa_r+0x7e8>
 800bb8c:	9b04      	ldr	r3, [sp, #16]
 800bb8e:	e777      	b.n	800ba80 <_dtoa_r+0x7e8>
 800bb90:	2300      	movs	r3, #0
 800bb92:	9308      	str	r3, [sp, #32]
 800bb94:	e779      	b.n	800ba8a <_dtoa_r+0x7f2>
 800bb96:	d093      	beq.n	800bac0 <_dtoa_r+0x828>
 800bb98:	9a00      	ldr	r2, [sp, #0]
 800bb9a:	331c      	adds	r3, #28
 800bb9c:	441a      	add	r2, r3
 800bb9e:	9200      	str	r2, [sp, #0]
 800bba0:	9a06      	ldr	r2, [sp, #24]
 800bba2:	441a      	add	r2, r3
 800bba4:	441e      	add	r6, r3
 800bba6:	9206      	str	r2, [sp, #24]
 800bba8:	e78a      	b.n	800bac0 <_dtoa_r+0x828>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	e7f4      	b.n	800bb98 <_dtoa_r+0x900>
 800bbae:	9b03      	ldr	r3, [sp, #12]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	46b8      	mov	r8, r7
 800bbb4:	dc20      	bgt.n	800bbf8 <_dtoa_r+0x960>
 800bbb6:	469b      	mov	fp, r3
 800bbb8:	9b07      	ldr	r3, [sp, #28]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	dd1e      	ble.n	800bbfc <_dtoa_r+0x964>
 800bbbe:	f1bb 0f00 	cmp.w	fp, #0
 800bbc2:	f47f adb1 	bne.w	800b728 <_dtoa_r+0x490>
 800bbc6:	4621      	mov	r1, r4
 800bbc8:	465b      	mov	r3, fp
 800bbca:	2205      	movs	r2, #5
 800bbcc:	4648      	mov	r0, r9
 800bbce:	f000 fa95 	bl	800c0fc <__multadd>
 800bbd2:	4601      	mov	r1, r0
 800bbd4:	4604      	mov	r4, r0
 800bbd6:	9802      	ldr	r0, [sp, #8]
 800bbd8:	f000 fca0 	bl	800c51c <__mcmp>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	f77f ada3 	ble.w	800b728 <_dtoa_r+0x490>
 800bbe2:	4656      	mov	r6, sl
 800bbe4:	2331      	movs	r3, #49	@ 0x31
 800bbe6:	f806 3b01 	strb.w	r3, [r6], #1
 800bbea:	f108 0801 	add.w	r8, r8, #1
 800bbee:	e59f      	b.n	800b730 <_dtoa_r+0x498>
 800bbf0:	9c03      	ldr	r4, [sp, #12]
 800bbf2:	46b8      	mov	r8, r7
 800bbf4:	4625      	mov	r5, r4
 800bbf6:	e7f4      	b.n	800bbe2 <_dtoa_r+0x94a>
 800bbf8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bbfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	f000 8101 	beq.w	800be06 <_dtoa_r+0xb6e>
 800bc04:	2e00      	cmp	r6, #0
 800bc06:	dd05      	ble.n	800bc14 <_dtoa_r+0x97c>
 800bc08:	4629      	mov	r1, r5
 800bc0a:	4632      	mov	r2, r6
 800bc0c:	4648      	mov	r0, r9
 800bc0e:	f000 fc19 	bl	800c444 <__lshift>
 800bc12:	4605      	mov	r5, r0
 800bc14:	9b08      	ldr	r3, [sp, #32]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d05c      	beq.n	800bcd4 <_dtoa_r+0xa3c>
 800bc1a:	6869      	ldr	r1, [r5, #4]
 800bc1c:	4648      	mov	r0, r9
 800bc1e:	f000 fa0b 	bl	800c038 <_Balloc>
 800bc22:	4606      	mov	r6, r0
 800bc24:	b928      	cbnz	r0, 800bc32 <_dtoa_r+0x99a>
 800bc26:	4b82      	ldr	r3, [pc, #520]	@ (800be30 <_dtoa_r+0xb98>)
 800bc28:	4602      	mov	r2, r0
 800bc2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc2e:	f7ff bb4a 	b.w	800b2c6 <_dtoa_r+0x2e>
 800bc32:	692a      	ldr	r2, [r5, #16]
 800bc34:	3202      	adds	r2, #2
 800bc36:	0092      	lsls	r2, r2, #2
 800bc38:	f105 010c 	add.w	r1, r5, #12
 800bc3c:	300c      	adds	r0, #12
 800bc3e:	f7ff fa38 	bl	800b0b2 <memcpy>
 800bc42:	2201      	movs	r2, #1
 800bc44:	4631      	mov	r1, r6
 800bc46:	4648      	mov	r0, r9
 800bc48:	f000 fbfc 	bl	800c444 <__lshift>
 800bc4c:	f10a 0301 	add.w	r3, sl, #1
 800bc50:	9300      	str	r3, [sp, #0]
 800bc52:	eb0a 030b 	add.w	r3, sl, fp
 800bc56:	9308      	str	r3, [sp, #32]
 800bc58:	9b04      	ldr	r3, [sp, #16]
 800bc5a:	f003 0301 	and.w	r3, r3, #1
 800bc5e:	462f      	mov	r7, r5
 800bc60:	9306      	str	r3, [sp, #24]
 800bc62:	4605      	mov	r5, r0
 800bc64:	9b00      	ldr	r3, [sp, #0]
 800bc66:	9802      	ldr	r0, [sp, #8]
 800bc68:	4621      	mov	r1, r4
 800bc6a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bc6e:	f7ff fa8b 	bl	800b188 <quorem>
 800bc72:	4603      	mov	r3, r0
 800bc74:	3330      	adds	r3, #48	@ 0x30
 800bc76:	9003      	str	r0, [sp, #12]
 800bc78:	4639      	mov	r1, r7
 800bc7a:	9802      	ldr	r0, [sp, #8]
 800bc7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc7e:	f000 fc4d 	bl	800c51c <__mcmp>
 800bc82:	462a      	mov	r2, r5
 800bc84:	9004      	str	r0, [sp, #16]
 800bc86:	4621      	mov	r1, r4
 800bc88:	4648      	mov	r0, r9
 800bc8a:	f000 fc63 	bl	800c554 <__mdiff>
 800bc8e:	68c2      	ldr	r2, [r0, #12]
 800bc90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc92:	4606      	mov	r6, r0
 800bc94:	bb02      	cbnz	r2, 800bcd8 <_dtoa_r+0xa40>
 800bc96:	4601      	mov	r1, r0
 800bc98:	9802      	ldr	r0, [sp, #8]
 800bc9a:	f000 fc3f 	bl	800c51c <__mcmp>
 800bc9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bca0:	4602      	mov	r2, r0
 800bca2:	4631      	mov	r1, r6
 800bca4:	4648      	mov	r0, r9
 800bca6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bca8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcaa:	f000 fa05 	bl	800c0b8 <_Bfree>
 800bcae:	9b07      	ldr	r3, [sp, #28]
 800bcb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bcb2:	9e00      	ldr	r6, [sp, #0]
 800bcb4:	ea42 0103 	orr.w	r1, r2, r3
 800bcb8:	9b06      	ldr	r3, [sp, #24]
 800bcba:	4319      	orrs	r1, r3
 800bcbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcbe:	d10d      	bne.n	800bcdc <_dtoa_r+0xa44>
 800bcc0:	2b39      	cmp	r3, #57	@ 0x39
 800bcc2:	d027      	beq.n	800bd14 <_dtoa_r+0xa7c>
 800bcc4:	9a04      	ldr	r2, [sp, #16]
 800bcc6:	2a00      	cmp	r2, #0
 800bcc8:	dd01      	ble.n	800bcce <_dtoa_r+0xa36>
 800bcca:	9b03      	ldr	r3, [sp, #12]
 800bccc:	3331      	adds	r3, #49	@ 0x31
 800bcce:	f88b 3000 	strb.w	r3, [fp]
 800bcd2:	e52e      	b.n	800b732 <_dtoa_r+0x49a>
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	e7b9      	b.n	800bc4c <_dtoa_r+0x9b4>
 800bcd8:	2201      	movs	r2, #1
 800bcda:	e7e2      	b.n	800bca2 <_dtoa_r+0xa0a>
 800bcdc:	9904      	ldr	r1, [sp, #16]
 800bcde:	2900      	cmp	r1, #0
 800bce0:	db04      	blt.n	800bcec <_dtoa_r+0xa54>
 800bce2:	9807      	ldr	r0, [sp, #28]
 800bce4:	4301      	orrs	r1, r0
 800bce6:	9806      	ldr	r0, [sp, #24]
 800bce8:	4301      	orrs	r1, r0
 800bcea:	d120      	bne.n	800bd2e <_dtoa_r+0xa96>
 800bcec:	2a00      	cmp	r2, #0
 800bcee:	ddee      	ble.n	800bcce <_dtoa_r+0xa36>
 800bcf0:	9902      	ldr	r1, [sp, #8]
 800bcf2:	9300      	str	r3, [sp, #0]
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	4648      	mov	r0, r9
 800bcf8:	f000 fba4 	bl	800c444 <__lshift>
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	9002      	str	r0, [sp, #8]
 800bd00:	f000 fc0c 	bl	800c51c <__mcmp>
 800bd04:	2800      	cmp	r0, #0
 800bd06:	9b00      	ldr	r3, [sp, #0]
 800bd08:	dc02      	bgt.n	800bd10 <_dtoa_r+0xa78>
 800bd0a:	d1e0      	bne.n	800bcce <_dtoa_r+0xa36>
 800bd0c:	07da      	lsls	r2, r3, #31
 800bd0e:	d5de      	bpl.n	800bcce <_dtoa_r+0xa36>
 800bd10:	2b39      	cmp	r3, #57	@ 0x39
 800bd12:	d1da      	bne.n	800bcca <_dtoa_r+0xa32>
 800bd14:	2339      	movs	r3, #57	@ 0x39
 800bd16:	f88b 3000 	strb.w	r3, [fp]
 800bd1a:	4633      	mov	r3, r6
 800bd1c:	461e      	mov	r6, r3
 800bd1e:	3b01      	subs	r3, #1
 800bd20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd24:	2a39      	cmp	r2, #57	@ 0x39
 800bd26:	d04e      	beq.n	800bdc6 <_dtoa_r+0xb2e>
 800bd28:	3201      	adds	r2, #1
 800bd2a:	701a      	strb	r2, [r3, #0]
 800bd2c:	e501      	b.n	800b732 <_dtoa_r+0x49a>
 800bd2e:	2a00      	cmp	r2, #0
 800bd30:	dd03      	ble.n	800bd3a <_dtoa_r+0xaa2>
 800bd32:	2b39      	cmp	r3, #57	@ 0x39
 800bd34:	d0ee      	beq.n	800bd14 <_dtoa_r+0xa7c>
 800bd36:	3301      	adds	r3, #1
 800bd38:	e7c9      	b.n	800bcce <_dtoa_r+0xa36>
 800bd3a:	9a00      	ldr	r2, [sp, #0]
 800bd3c:	9908      	ldr	r1, [sp, #32]
 800bd3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd42:	428a      	cmp	r2, r1
 800bd44:	d028      	beq.n	800bd98 <_dtoa_r+0xb00>
 800bd46:	9902      	ldr	r1, [sp, #8]
 800bd48:	2300      	movs	r3, #0
 800bd4a:	220a      	movs	r2, #10
 800bd4c:	4648      	mov	r0, r9
 800bd4e:	f000 f9d5 	bl	800c0fc <__multadd>
 800bd52:	42af      	cmp	r7, r5
 800bd54:	9002      	str	r0, [sp, #8]
 800bd56:	f04f 0300 	mov.w	r3, #0
 800bd5a:	f04f 020a 	mov.w	r2, #10
 800bd5e:	4639      	mov	r1, r7
 800bd60:	4648      	mov	r0, r9
 800bd62:	d107      	bne.n	800bd74 <_dtoa_r+0xadc>
 800bd64:	f000 f9ca 	bl	800c0fc <__multadd>
 800bd68:	4607      	mov	r7, r0
 800bd6a:	4605      	mov	r5, r0
 800bd6c:	9b00      	ldr	r3, [sp, #0]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	9300      	str	r3, [sp, #0]
 800bd72:	e777      	b.n	800bc64 <_dtoa_r+0x9cc>
 800bd74:	f000 f9c2 	bl	800c0fc <__multadd>
 800bd78:	4629      	mov	r1, r5
 800bd7a:	4607      	mov	r7, r0
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	220a      	movs	r2, #10
 800bd80:	4648      	mov	r0, r9
 800bd82:	f000 f9bb 	bl	800c0fc <__multadd>
 800bd86:	4605      	mov	r5, r0
 800bd88:	e7f0      	b.n	800bd6c <_dtoa_r+0xad4>
 800bd8a:	f1bb 0f00 	cmp.w	fp, #0
 800bd8e:	bfcc      	ite	gt
 800bd90:	465e      	movgt	r6, fp
 800bd92:	2601      	movle	r6, #1
 800bd94:	4456      	add	r6, sl
 800bd96:	2700      	movs	r7, #0
 800bd98:	9902      	ldr	r1, [sp, #8]
 800bd9a:	9300      	str	r3, [sp, #0]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	4648      	mov	r0, r9
 800bda0:	f000 fb50 	bl	800c444 <__lshift>
 800bda4:	4621      	mov	r1, r4
 800bda6:	9002      	str	r0, [sp, #8]
 800bda8:	f000 fbb8 	bl	800c51c <__mcmp>
 800bdac:	2800      	cmp	r0, #0
 800bdae:	dcb4      	bgt.n	800bd1a <_dtoa_r+0xa82>
 800bdb0:	d102      	bne.n	800bdb8 <_dtoa_r+0xb20>
 800bdb2:	9b00      	ldr	r3, [sp, #0]
 800bdb4:	07db      	lsls	r3, r3, #31
 800bdb6:	d4b0      	bmi.n	800bd1a <_dtoa_r+0xa82>
 800bdb8:	4633      	mov	r3, r6
 800bdba:	461e      	mov	r6, r3
 800bdbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdc0:	2a30      	cmp	r2, #48	@ 0x30
 800bdc2:	d0fa      	beq.n	800bdba <_dtoa_r+0xb22>
 800bdc4:	e4b5      	b.n	800b732 <_dtoa_r+0x49a>
 800bdc6:	459a      	cmp	sl, r3
 800bdc8:	d1a8      	bne.n	800bd1c <_dtoa_r+0xa84>
 800bdca:	2331      	movs	r3, #49	@ 0x31
 800bdcc:	f108 0801 	add.w	r8, r8, #1
 800bdd0:	f88a 3000 	strb.w	r3, [sl]
 800bdd4:	e4ad      	b.n	800b732 <_dtoa_r+0x49a>
 800bdd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bdd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800be34 <_dtoa_r+0xb9c>
 800bddc:	b11b      	cbz	r3, 800bde6 <_dtoa_r+0xb4e>
 800bdde:	f10a 0308 	add.w	r3, sl, #8
 800bde2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bde4:	6013      	str	r3, [r2, #0]
 800bde6:	4650      	mov	r0, sl
 800bde8:	b017      	add	sp, #92	@ 0x5c
 800bdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdee:	9b07      	ldr	r3, [sp, #28]
 800bdf0:	2b01      	cmp	r3, #1
 800bdf2:	f77f ae2e 	ble.w	800ba52 <_dtoa_r+0x7ba>
 800bdf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdf8:	9308      	str	r3, [sp, #32]
 800bdfa:	2001      	movs	r0, #1
 800bdfc:	e64d      	b.n	800ba9a <_dtoa_r+0x802>
 800bdfe:	f1bb 0f00 	cmp.w	fp, #0
 800be02:	f77f aed9 	ble.w	800bbb8 <_dtoa_r+0x920>
 800be06:	4656      	mov	r6, sl
 800be08:	9802      	ldr	r0, [sp, #8]
 800be0a:	4621      	mov	r1, r4
 800be0c:	f7ff f9bc 	bl	800b188 <quorem>
 800be10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800be14:	f806 3b01 	strb.w	r3, [r6], #1
 800be18:	eba6 020a 	sub.w	r2, r6, sl
 800be1c:	4593      	cmp	fp, r2
 800be1e:	ddb4      	ble.n	800bd8a <_dtoa_r+0xaf2>
 800be20:	9902      	ldr	r1, [sp, #8]
 800be22:	2300      	movs	r3, #0
 800be24:	220a      	movs	r2, #10
 800be26:	4648      	mov	r0, r9
 800be28:	f000 f968 	bl	800c0fc <__multadd>
 800be2c:	9002      	str	r0, [sp, #8]
 800be2e:	e7eb      	b.n	800be08 <_dtoa_r+0xb70>
 800be30:	0800d2b8 	.word	0x0800d2b8
 800be34:	0800d23c 	.word	0x0800d23c

0800be38 <_free_r>:
 800be38:	b538      	push	{r3, r4, r5, lr}
 800be3a:	4605      	mov	r5, r0
 800be3c:	2900      	cmp	r1, #0
 800be3e:	d041      	beq.n	800bec4 <_free_r+0x8c>
 800be40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be44:	1f0c      	subs	r4, r1, #4
 800be46:	2b00      	cmp	r3, #0
 800be48:	bfb8      	it	lt
 800be4a:	18e4      	addlt	r4, r4, r3
 800be4c:	f000 f8e8 	bl	800c020 <__malloc_lock>
 800be50:	4a1d      	ldr	r2, [pc, #116]	@ (800bec8 <_free_r+0x90>)
 800be52:	6813      	ldr	r3, [r2, #0]
 800be54:	b933      	cbnz	r3, 800be64 <_free_r+0x2c>
 800be56:	6063      	str	r3, [r4, #4]
 800be58:	6014      	str	r4, [r2, #0]
 800be5a:	4628      	mov	r0, r5
 800be5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be60:	f000 b8e4 	b.w	800c02c <__malloc_unlock>
 800be64:	42a3      	cmp	r3, r4
 800be66:	d908      	bls.n	800be7a <_free_r+0x42>
 800be68:	6820      	ldr	r0, [r4, #0]
 800be6a:	1821      	adds	r1, r4, r0
 800be6c:	428b      	cmp	r3, r1
 800be6e:	bf01      	itttt	eq
 800be70:	6819      	ldreq	r1, [r3, #0]
 800be72:	685b      	ldreq	r3, [r3, #4]
 800be74:	1809      	addeq	r1, r1, r0
 800be76:	6021      	streq	r1, [r4, #0]
 800be78:	e7ed      	b.n	800be56 <_free_r+0x1e>
 800be7a:	461a      	mov	r2, r3
 800be7c:	685b      	ldr	r3, [r3, #4]
 800be7e:	b10b      	cbz	r3, 800be84 <_free_r+0x4c>
 800be80:	42a3      	cmp	r3, r4
 800be82:	d9fa      	bls.n	800be7a <_free_r+0x42>
 800be84:	6811      	ldr	r1, [r2, #0]
 800be86:	1850      	adds	r0, r2, r1
 800be88:	42a0      	cmp	r0, r4
 800be8a:	d10b      	bne.n	800bea4 <_free_r+0x6c>
 800be8c:	6820      	ldr	r0, [r4, #0]
 800be8e:	4401      	add	r1, r0
 800be90:	1850      	adds	r0, r2, r1
 800be92:	4283      	cmp	r3, r0
 800be94:	6011      	str	r1, [r2, #0]
 800be96:	d1e0      	bne.n	800be5a <_free_r+0x22>
 800be98:	6818      	ldr	r0, [r3, #0]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	6053      	str	r3, [r2, #4]
 800be9e:	4408      	add	r0, r1
 800bea0:	6010      	str	r0, [r2, #0]
 800bea2:	e7da      	b.n	800be5a <_free_r+0x22>
 800bea4:	d902      	bls.n	800beac <_free_r+0x74>
 800bea6:	230c      	movs	r3, #12
 800bea8:	602b      	str	r3, [r5, #0]
 800beaa:	e7d6      	b.n	800be5a <_free_r+0x22>
 800beac:	6820      	ldr	r0, [r4, #0]
 800beae:	1821      	adds	r1, r4, r0
 800beb0:	428b      	cmp	r3, r1
 800beb2:	bf04      	itt	eq
 800beb4:	6819      	ldreq	r1, [r3, #0]
 800beb6:	685b      	ldreq	r3, [r3, #4]
 800beb8:	6063      	str	r3, [r4, #4]
 800beba:	bf04      	itt	eq
 800bebc:	1809      	addeq	r1, r1, r0
 800bebe:	6021      	streq	r1, [r4, #0]
 800bec0:	6054      	str	r4, [r2, #4]
 800bec2:	e7ca      	b.n	800be5a <_free_r+0x22>
 800bec4:	bd38      	pop	{r3, r4, r5, pc}
 800bec6:	bf00      	nop
 800bec8:	20004f58 	.word	0x20004f58

0800becc <malloc>:
 800becc:	4b02      	ldr	r3, [pc, #8]	@ (800bed8 <malloc+0xc>)
 800bece:	4601      	mov	r1, r0
 800bed0:	6818      	ldr	r0, [r3, #0]
 800bed2:	f000 b825 	b.w	800bf20 <_malloc_r>
 800bed6:	bf00      	nop
 800bed8:	2000001c 	.word	0x2000001c

0800bedc <sbrk_aligned>:
 800bedc:	b570      	push	{r4, r5, r6, lr}
 800bede:	4e0f      	ldr	r6, [pc, #60]	@ (800bf1c <sbrk_aligned+0x40>)
 800bee0:	460c      	mov	r4, r1
 800bee2:	6831      	ldr	r1, [r6, #0]
 800bee4:	4605      	mov	r5, r0
 800bee6:	b911      	cbnz	r1, 800beee <sbrk_aligned+0x12>
 800bee8:	f000 fe92 	bl	800cc10 <_sbrk_r>
 800beec:	6030      	str	r0, [r6, #0]
 800beee:	4621      	mov	r1, r4
 800bef0:	4628      	mov	r0, r5
 800bef2:	f000 fe8d 	bl	800cc10 <_sbrk_r>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d103      	bne.n	800bf02 <sbrk_aligned+0x26>
 800befa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800befe:	4620      	mov	r0, r4
 800bf00:	bd70      	pop	{r4, r5, r6, pc}
 800bf02:	1cc4      	adds	r4, r0, #3
 800bf04:	f024 0403 	bic.w	r4, r4, #3
 800bf08:	42a0      	cmp	r0, r4
 800bf0a:	d0f8      	beq.n	800befe <sbrk_aligned+0x22>
 800bf0c:	1a21      	subs	r1, r4, r0
 800bf0e:	4628      	mov	r0, r5
 800bf10:	f000 fe7e 	bl	800cc10 <_sbrk_r>
 800bf14:	3001      	adds	r0, #1
 800bf16:	d1f2      	bne.n	800befe <sbrk_aligned+0x22>
 800bf18:	e7ef      	b.n	800befa <sbrk_aligned+0x1e>
 800bf1a:	bf00      	nop
 800bf1c:	20004f54 	.word	0x20004f54

0800bf20 <_malloc_r>:
 800bf20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf24:	1ccd      	adds	r5, r1, #3
 800bf26:	f025 0503 	bic.w	r5, r5, #3
 800bf2a:	3508      	adds	r5, #8
 800bf2c:	2d0c      	cmp	r5, #12
 800bf2e:	bf38      	it	cc
 800bf30:	250c      	movcc	r5, #12
 800bf32:	2d00      	cmp	r5, #0
 800bf34:	4606      	mov	r6, r0
 800bf36:	db01      	blt.n	800bf3c <_malloc_r+0x1c>
 800bf38:	42a9      	cmp	r1, r5
 800bf3a:	d904      	bls.n	800bf46 <_malloc_r+0x26>
 800bf3c:	230c      	movs	r3, #12
 800bf3e:	6033      	str	r3, [r6, #0]
 800bf40:	2000      	movs	r0, #0
 800bf42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c01c <_malloc_r+0xfc>
 800bf4a:	f000 f869 	bl	800c020 <__malloc_lock>
 800bf4e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf52:	461c      	mov	r4, r3
 800bf54:	bb44      	cbnz	r4, 800bfa8 <_malloc_r+0x88>
 800bf56:	4629      	mov	r1, r5
 800bf58:	4630      	mov	r0, r6
 800bf5a:	f7ff ffbf 	bl	800bedc <sbrk_aligned>
 800bf5e:	1c43      	adds	r3, r0, #1
 800bf60:	4604      	mov	r4, r0
 800bf62:	d158      	bne.n	800c016 <_malloc_r+0xf6>
 800bf64:	f8d8 4000 	ldr.w	r4, [r8]
 800bf68:	4627      	mov	r7, r4
 800bf6a:	2f00      	cmp	r7, #0
 800bf6c:	d143      	bne.n	800bff6 <_malloc_r+0xd6>
 800bf6e:	2c00      	cmp	r4, #0
 800bf70:	d04b      	beq.n	800c00a <_malloc_r+0xea>
 800bf72:	6823      	ldr	r3, [r4, #0]
 800bf74:	4639      	mov	r1, r7
 800bf76:	4630      	mov	r0, r6
 800bf78:	eb04 0903 	add.w	r9, r4, r3
 800bf7c:	f000 fe48 	bl	800cc10 <_sbrk_r>
 800bf80:	4581      	cmp	r9, r0
 800bf82:	d142      	bne.n	800c00a <_malloc_r+0xea>
 800bf84:	6821      	ldr	r1, [r4, #0]
 800bf86:	1a6d      	subs	r5, r5, r1
 800bf88:	4629      	mov	r1, r5
 800bf8a:	4630      	mov	r0, r6
 800bf8c:	f7ff ffa6 	bl	800bedc <sbrk_aligned>
 800bf90:	3001      	adds	r0, #1
 800bf92:	d03a      	beq.n	800c00a <_malloc_r+0xea>
 800bf94:	6823      	ldr	r3, [r4, #0]
 800bf96:	442b      	add	r3, r5
 800bf98:	6023      	str	r3, [r4, #0]
 800bf9a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf9e:	685a      	ldr	r2, [r3, #4]
 800bfa0:	bb62      	cbnz	r2, 800bffc <_malloc_r+0xdc>
 800bfa2:	f8c8 7000 	str.w	r7, [r8]
 800bfa6:	e00f      	b.n	800bfc8 <_malloc_r+0xa8>
 800bfa8:	6822      	ldr	r2, [r4, #0]
 800bfaa:	1b52      	subs	r2, r2, r5
 800bfac:	d420      	bmi.n	800bff0 <_malloc_r+0xd0>
 800bfae:	2a0b      	cmp	r2, #11
 800bfb0:	d917      	bls.n	800bfe2 <_malloc_r+0xc2>
 800bfb2:	1961      	adds	r1, r4, r5
 800bfb4:	42a3      	cmp	r3, r4
 800bfb6:	6025      	str	r5, [r4, #0]
 800bfb8:	bf18      	it	ne
 800bfba:	6059      	strne	r1, [r3, #4]
 800bfbc:	6863      	ldr	r3, [r4, #4]
 800bfbe:	bf08      	it	eq
 800bfc0:	f8c8 1000 	streq.w	r1, [r8]
 800bfc4:	5162      	str	r2, [r4, r5]
 800bfc6:	604b      	str	r3, [r1, #4]
 800bfc8:	4630      	mov	r0, r6
 800bfca:	f000 f82f 	bl	800c02c <__malloc_unlock>
 800bfce:	f104 000b 	add.w	r0, r4, #11
 800bfd2:	1d23      	adds	r3, r4, #4
 800bfd4:	f020 0007 	bic.w	r0, r0, #7
 800bfd8:	1ac2      	subs	r2, r0, r3
 800bfda:	bf1c      	itt	ne
 800bfdc:	1a1b      	subne	r3, r3, r0
 800bfde:	50a3      	strne	r3, [r4, r2]
 800bfe0:	e7af      	b.n	800bf42 <_malloc_r+0x22>
 800bfe2:	6862      	ldr	r2, [r4, #4]
 800bfe4:	42a3      	cmp	r3, r4
 800bfe6:	bf0c      	ite	eq
 800bfe8:	f8c8 2000 	streq.w	r2, [r8]
 800bfec:	605a      	strne	r2, [r3, #4]
 800bfee:	e7eb      	b.n	800bfc8 <_malloc_r+0xa8>
 800bff0:	4623      	mov	r3, r4
 800bff2:	6864      	ldr	r4, [r4, #4]
 800bff4:	e7ae      	b.n	800bf54 <_malloc_r+0x34>
 800bff6:	463c      	mov	r4, r7
 800bff8:	687f      	ldr	r7, [r7, #4]
 800bffa:	e7b6      	b.n	800bf6a <_malloc_r+0x4a>
 800bffc:	461a      	mov	r2, r3
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	42a3      	cmp	r3, r4
 800c002:	d1fb      	bne.n	800bffc <_malloc_r+0xdc>
 800c004:	2300      	movs	r3, #0
 800c006:	6053      	str	r3, [r2, #4]
 800c008:	e7de      	b.n	800bfc8 <_malloc_r+0xa8>
 800c00a:	230c      	movs	r3, #12
 800c00c:	6033      	str	r3, [r6, #0]
 800c00e:	4630      	mov	r0, r6
 800c010:	f000 f80c 	bl	800c02c <__malloc_unlock>
 800c014:	e794      	b.n	800bf40 <_malloc_r+0x20>
 800c016:	6005      	str	r5, [r0, #0]
 800c018:	e7d6      	b.n	800bfc8 <_malloc_r+0xa8>
 800c01a:	bf00      	nop
 800c01c:	20004f58 	.word	0x20004f58

0800c020 <__malloc_lock>:
 800c020:	4801      	ldr	r0, [pc, #4]	@ (800c028 <__malloc_lock+0x8>)
 800c022:	f7ff b844 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800c026:	bf00      	nop
 800c028:	20004ec0 	.word	0x20004ec0

0800c02c <__malloc_unlock>:
 800c02c:	4801      	ldr	r0, [pc, #4]	@ (800c034 <__malloc_unlock+0x8>)
 800c02e:	f7ff b83f 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800c032:	bf00      	nop
 800c034:	20004ec0 	.word	0x20004ec0

0800c038 <_Balloc>:
 800c038:	b570      	push	{r4, r5, r6, lr}
 800c03a:	69c6      	ldr	r6, [r0, #28]
 800c03c:	4604      	mov	r4, r0
 800c03e:	460d      	mov	r5, r1
 800c040:	b976      	cbnz	r6, 800c060 <_Balloc+0x28>
 800c042:	2010      	movs	r0, #16
 800c044:	f7ff ff42 	bl	800becc <malloc>
 800c048:	4602      	mov	r2, r0
 800c04a:	61e0      	str	r0, [r4, #28]
 800c04c:	b920      	cbnz	r0, 800c058 <_Balloc+0x20>
 800c04e:	4b18      	ldr	r3, [pc, #96]	@ (800c0b0 <_Balloc+0x78>)
 800c050:	4818      	ldr	r0, [pc, #96]	@ (800c0b4 <_Balloc+0x7c>)
 800c052:	216b      	movs	r1, #107	@ 0x6b
 800c054:	f000 fdec 	bl	800cc30 <__assert_func>
 800c058:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c05c:	6006      	str	r6, [r0, #0]
 800c05e:	60c6      	str	r6, [r0, #12]
 800c060:	69e6      	ldr	r6, [r4, #28]
 800c062:	68f3      	ldr	r3, [r6, #12]
 800c064:	b183      	cbz	r3, 800c088 <_Balloc+0x50>
 800c066:	69e3      	ldr	r3, [r4, #28]
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c06e:	b9b8      	cbnz	r0, 800c0a0 <_Balloc+0x68>
 800c070:	2101      	movs	r1, #1
 800c072:	fa01 f605 	lsl.w	r6, r1, r5
 800c076:	1d72      	adds	r2, r6, #5
 800c078:	0092      	lsls	r2, r2, #2
 800c07a:	4620      	mov	r0, r4
 800c07c:	f000 fdf6 	bl	800cc6c <_calloc_r>
 800c080:	b160      	cbz	r0, 800c09c <_Balloc+0x64>
 800c082:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c086:	e00e      	b.n	800c0a6 <_Balloc+0x6e>
 800c088:	2221      	movs	r2, #33	@ 0x21
 800c08a:	2104      	movs	r1, #4
 800c08c:	4620      	mov	r0, r4
 800c08e:	f000 fded 	bl	800cc6c <_calloc_r>
 800c092:	69e3      	ldr	r3, [r4, #28]
 800c094:	60f0      	str	r0, [r6, #12]
 800c096:	68db      	ldr	r3, [r3, #12]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d1e4      	bne.n	800c066 <_Balloc+0x2e>
 800c09c:	2000      	movs	r0, #0
 800c09e:	bd70      	pop	{r4, r5, r6, pc}
 800c0a0:	6802      	ldr	r2, [r0, #0]
 800c0a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0ac:	e7f7      	b.n	800c09e <_Balloc+0x66>
 800c0ae:	bf00      	nop
 800c0b0:	0800d249 	.word	0x0800d249
 800c0b4:	0800d2c9 	.word	0x0800d2c9

0800c0b8 <_Bfree>:
 800c0b8:	b570      	push	{r4, r5, r6, lr}
 800c0ba:	69c6      	ldr	r6, [r0, #28]
 800c0bc:	4605      	mov	r5, r0
 800c0be:	460c      	mov	r4, r1
 800c0c0:	b976      	cbnz	r6, 800c0e0 <_Bfree+0x28>
 800c0c2:	2010      	movs	r0, #16
 800c0c4:	f7ff ff02 	bl	800becc <malloc>
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	61e8      	str	r0, [r5, #28]
 800c0cc:	b920      	cbnz	r0, 800c0d8 <_Bfree+0x20>
 800c0ce:	4b09      	ldr	r3, [pc, #36]	@ (800c0f4 <_Bfree+0x3c>)
 800c0d0:	4809      	ldr	r0, [pc, #36]	@ (800c0f8 <_Bfree+0x40>)
 800c0d2:	218f      	movs	r1, #143	@ 0x8f
 800c0d4:	f000 fdac 	bl	800cc30 <__assert_func>
 800c0d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0dc:	6006      	str	r6, [r0, #0]
 800c0de:	60c6      	str	r6, [r0, #12]
 800c0e0:	b13c      	cbz	r4, 800c0f2 <_Bfree+0x3a>
 800c0e2:	69eb      	ldr	r3, [r5, #28]
 800c0e4:	6862      	ldr	r2, [r4, #4]
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0ec:	6021      	str	r1, [r4, #0]
 800c0ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0f2:	bd70      	pop	{r4, r5, r6, pc}
 800c0f4:	0800d249 	.word	0x0800d249
 800c0f8:	0800d2c9 	.word	0x0800d2c9

0800c0fc <__multadd>:
 800c0fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c100:	690d      	ldr	r5, [r1, #16]
 800c102:	4607      	mov	r7, r0
 800c104:	460c      	mov	r4, r1
 800c106:	461e      	mov	r6, r3
 800c108:	f101 0c14 	add.w	ip, r1, #20
 800c10c:	2000      	movs	r0, #0
 800c10e:	f8dc 3000 	ldr.w	r3, [ip]
 800c112:	b299      	uxth	r1, r3
 800c114:	fb02 6101 	mla	r1, r2, r1, r6
 800c118:	0c1e      	lsrs	r6, r3, #16
 800c11a:	0c0b      	lsrs	r3, r1, #16
 800c11c:	fb02 3306 	mla	r3, r2, r6, r3
 800c120:	b289      	uxth	r1, r1
 800c122:	3001      	adds	r0, #1
 800c124:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c128:	4285      	cmp	r5, r0
 800c12a:	f84c 1b04 	str.w	r1, [ip], #4
 800c12e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c132:	dcec      	bgt.n	800c10e <__multadd+0x12>
 800c134:	b30e      	cbz	r6, 800c17a <__multadd+0x7e>
 800c136:	68a3      	ldr	r3, [r4, #8]
 800c138:	42ab      	cmp	r3, r5
 800c13a:	dc19      	bgt.n	800c170 <__multadd+0x74>
 800c13c:	6861      	ldr	r1, [r4, #4]
 800c13e:	4638      	mov	r0, r7
 800c140:	3101      	adds	r1, #1
 800c142:	f7ff ff79 	bl	800c038 <_Balloc>
 800c146:	4680      	mov	r8, r0
 800c148:	b928      	cbnz	r0, 800c156 <__multadd+0x5a>
 800c14a:	4602      	mov	r2, r0
 800c14c:	4b0c      	ldr	r3, [pc, #48]	@ (800c180 <__multadd+0x84>)
 800c14e:	480d      	ldr	r0, [pc, #52]	@ (800c184 <__multadd+0x88>)
 800c150:	21ba      	movs	r1, #186	@ 0xba
 800c152:	f000 fd6d 	bl	800cc30 <__assert_func>
 800c156:	6922      	ldr	r2, [r4, #16]
 800c158:	3202      	adds	r2, #2
 800c15a:	f104 010c 	add.w	r1, r4, #12
 800c15e:	0092      	lsls	r2, r2, #2
 800c160:	300c      	adds	r0, #12
 800c162:	f7fe ffa6 	bl	800b0b2 <memcpy>
 800c166:	4621      	mov	r1, r4
 800c168:	4638      	mov	r0, r7
 800c16a:	f7ff ffa5 	bl	800c0b8 <_Bfree>
 800c16e:	4644      	mov	r4, r8
 800c170:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c174:	3501      	adds	r5, #1
 800c176:	615e      	str	r6, [r3, #20]
 800c178:	6125      	str	r5, [r4, #16]
 800c17a:	4620      	mov	r0, r4
 800c17c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c180:	0800d2b8 	.word	0x0800d2b8
 800c184:	0800d2c9 	.word	0x0800d2c9

0800c188 <__hi0bits>:
 800c188:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c18c:	4603      	mov	r3, r0
 800c18e:	bf36      	itet	cc
 800c190:	0403      	lslcc	r3, r0, #16
 800c192:	2000      	movcs	r0, #0
 800c194:	2010      	movcc	r0, #16
 800c196:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c19a:	bf3c      	itt	cc
 800c19c:	021b      	lslcc	r3, r3, #8
 800c19e:	3008      	addcc	r0, #8
 800c1a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c1a4:	bf3c      	itt	cc
 800c1a6:	011b      	lslcc	r3, r3, #4
 800c1a8:	3004      	addcc	r0, #4
 800c1aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1ae:	bf3c      	itt	cc
 800c1b0:	009b      	lslcc	r3, r3, #2
 800c1b2:	3002      	addcc	r0, #2
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	db05      	blt.n	800c1c4 <__hi0bits+0x3c>
 800c1b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c1bc:	f100 0001 	add.w	r0, r0, #1
 800c1c0:	bf08      	it	eq
 800c1c2:	2020      	moveq	r0, #32
 800c1c4:	4770      	bx	lr

0800c1c6 <__lo0bits>:
 800c1c6:	6803      	ldr	r3, [r0, #0]
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	f013 0007 	ands.w	r0, r3, #7
 800c1ce:	d00b      	beq.n	800c1e8 <__lo0bits+0x22>
 800c1d0:	07d9      	lsls	r1, r3, #31
 800c1d2:	d421      	bmi.n	800c218 <__lo0bits+0x52>
 800c1d4:	0798      	lsls	r0, r3, #30
 800c1d6:	bf49      	itett	mi
 800c1d8:	085b      	lsrmi	r3, r3, #1
 800c1da:	089b      	lsrpl	r3, r3, #2
 800c1dc:	2001      	movmi	r0, #1
 800c1de:	6013      	strmi	r3, [r2, #0]
 800c1e0:	bf5c      	itt	pl
 800c1e2:	6013      	strpl	r3, [r2, #0]
 800c1e4:	2002      	movpl	r0, #2
 800c1e6:	4770      	bx	lr
 800c1e8:	b299      	uxth	r1, r3
 800c1ea:	b909      	cbnz	r1, 800c1f0 <__lo0bits+0x2a>
 800c1ec:	0c1b      	lsrs	r3, r3, #16
 800c1ee:	2010      	movs	r0, #16
 800c1f0:	b2d9      	uxtb	r1, r3
 800c1f2:	b909      	cbnz	r1, 800c1f8 <__lo0bits+0x32>
 800c1f4:	3008      	adds	r0, #8
 800c1f6:	0a1b      	lsrs	r3, r3, #8
 800c1f8:	0719      	lsls	r1, r3, #28
 800c1fa:	bf04      	itt	eq
 800c1fc:	091b      	lsreq	r3, r3, #4
 800c1fe:	3004      	addeq	r0, #4
 800c200:	0799      	lsls	r1, r3, #30
 800c202:	bf04      	itt	eq
 800c204:	089b      	lsreq	r3, r3, #2
 800c206:	3002      	addeq	r0, #2
 800c208:	07d9      	lsls	r1, r3, #31
 800c20a:	d403      	bmi.n	800c214 <__lo0bits+0x4e>
 800c20c:	085b      	lsrs	r3, r3, #1
 800c20e:	f100 0001 	add.w	r0, r0, #1
 800c212:	d003      	beq.n	800c21c <__lo0bits+0x56>
 800c214:	6013      	str	r3, [r2, #0]
 800c216:	4770      	bx	lr
 800c218:	2000      	movs	r0, #0
 800c21a:	4770      	bx	lr
 800c21c:	2020      	movs	r0, #32
 800c21e:	4770      	bx	lr

0800c220 <__i2b>:
 800c220:	b510      	push	{r4, lr}
 800c222:	460c      	mov	r4, r1
 800c224:	2101      	movs	r1, #1
 800c226:	f7ff ff07 	bl	800c038 <_Balloc>
 800c22a:	4602      	mov	r2, r0
 800c22c:	b928      	cbnz	r0, 800c23a <__i2b+0x1a>
 800c22e:	4b05      	ldr	r3, [pc, #20]	@ (800c244 <__i2b+0x24>)
 800c230:	4805      	ldr	r0, [pc, #20]	@ (800c248 <__i2b+0x28>)
 800c232:	f240 1145 	movw	r1, #325	@ 0x145
 800c236:	f000 fcfb 	bl	800cc30 <__assert_func>
 800c23a:	2301      	movs	r3, #1
 800c23c:	6144      	str	r4, [r0, #20]
 800c23e:	6103      	str	r3, [r0, #16]
 800c240:	bd10      	pop	{r4, pc}
 800c242:	bf00      	nop
 800c244:	0800d2b8 	.word	0x0800d2b8
 800c248:	0800d2c9 	.word	0x0800d2c9

0800c24c <__multiply>:
 800c24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c250:	4617      	mov	r7, r2
 800c252:	690a      	ldr	r2, [r1, #16]
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	429a      	cmp	r2, r3
 800c258:	bfa8      	it	ge
 800c25a:	463b      	movge	r3, r7
 800c25c:	4689      	mov	r9, r1
 800c25e:	bfa4      	itt	ge
 800c260:	460f      	movge	r7, r1
 800c262:	4699      	movge	r9, r3
 800c264:	693d      	ldr	r5, [r7, #16]
 800c266:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	6879      	ldr	r1, [r7, #4]
 800c26e:	eb05 060a 	add.w	r6, r5, sl
 800c272:	42b3      	cmp	r3, r6
 800c274:	b085      	sub	sp, #20
 800c276:	bfb8      	it	lt
 800c278:	3101      	addlt	r1, #1
 800c27a:	f7ff fedd 	bl	800c038 <_Balloc>
 800c27e:	b930      	cbnz	r0, 800c28e <__multiply+0x42>
 800c280:	4602      	mov	r2, r0
 800c282:	4b41      	ldr	r3, [pc, #260]	@ (800c388 <__multiply+0x13c>)
 800c284:	4841      	ldr	r0, [pc, #260]	@ (800c38c <__multiply+0x140>)
 800c286:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c28a:	f000 fcd1 	bl	800cc30 <__assert_func>
 800c28e:	f100 0414 	add.w	r4, r0, #20
 800c292:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c296:	4623      	mov	r3, r4
 800c298:	2200      	movs	r2, #0
 800c29a:	4573      	cmp	r3, lr
 800c29c:	d320      	bcc.n	800c2e0 <__multiply+0x94>
 800c29e:	f107 0814 	add.w	r8, r7, #20
 800c2a2:	f109 0114 	add.w	r1, r9, #20
 800c2a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c2aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c2ae:	9302      	str	r3, [sp, #8]
 800c2b0:	1beb      	subs	r3, r5, r7
 800c2b2:	3b15      	subs	r3, #21
 800c2b4:	f023 0303 	bic.w	r3, r3, #3
 800c2b8:	3304      	adds	r3, #4
 800c2ba:	3715      	adds	r7, #21
 800c2bc:	42bd      	cmp	r5, r7
 800c2be:	bf38      	it	cc
 800c2c0:	2304      	movcc	r3, #4
 800c2c2:	9301      	str	r3, [sp, #4]
 800c2c4:	9b02      	ldr	r3, [sp, #8]
 800c2c6:	9103      	str	r1, [sp, #12]
 800c2c8:	428b      	cmp	r3, r1
 800c2ca:	d80c      	bhi.n	800c2e6 <__multiply+0x9a>
 800c2cc:	2e00      	cmp	r6, #0
 800c2ce:	dd03      	ble.n	800c2d8 <__multiply+0x8c>
 800c2d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d055      	beq.n	800c384 <__multiply+0x138>
 800c2d8:	6106      	str	r6, [r0, #16]
 800c2da:	b005      	add	sp, #20
 800c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e0:	f843 2b04 	str.w	r2, [r3], #4
 800c2e4:	e7d9      	b.n	800c29a <__multiply+0x4e>
 800c2e6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c2ea:	f1ba 0f00 	cmp.w	sl, #0
 800c2ee:	d01f      	beq.n	800c330 <__multiply+0xe4>
 800c2f0:	46c4      	mov	ip, r8
 800c2f2:	46a1      	mov	r9, r4
 800c2f4:	2700      	movs	r7, #0
 800c2f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c2fa:	f8d9 3000 	ldr.w	r3, [r9]
 800c2fe:	fa1f fb82 	uxth.w	fp, r2
 800c302:	b29b      	uxth	r3, r3
 800c304:	fb0a 330b 	mla	r3, sl, fp, r3
 800c308:	443b      	add	r3, r7
 800c30a:	f8d9 7000 	ldr.w	r7, [r9]
 800c30e:	0c12      	lsrs	r2, r2, #16
 800c310:	0c3f      	lsrs	r7, r7, #16
 800c312:	fb0a 7202 	mla	r2, sl, r2, r7
 800c316:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c31a:	b29b      	uxth	r3, r3
 800c31c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c320:	4565      	cmp	r5, ip
 800c322:	f849 3b04 	str.w	r3, [r9], #4
 800c326:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c32a:	d8e4      	bhi.n	800c2f6 <__multiply+0xaa>
 800c32c:	9b01      	ldr	r3, [sp, #4]
 800c32e:	50e7      	str	r7, [r4, r3]
 800c330:	9b03      	ldr	r3, [sp, #12]
 800c332:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c336:	3104      	adds	r1, #4
 800c338:	f1b9 0f00 	cmp.w	r9, #0
 800c33c:	d020      	beq.n	800c380 <__multiply+0x134>
 800c33e:	6823      	ldr	r3, [r4, #0]
 800c340:	4647      	mov	r7, r8
 800c342:	46a4      	mov	ip, r4
 800c344:	f04f 0a00 	mov.w	sl, #0
 800c348:	f8b7 b000 	ldrh.w	fp, [r7]
 800c34c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c350:	fb09 220b 	mla	r2, r9, fp, r2
 800c354:	4452      	add	r2, sl
 800c356:	b29b      	uxth	r3, r3
 800c358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c35c:	f84c 3b04 	str.w	r3, [ip], #4
 800c360:	f857 3b04 	ldr.w	r3, [r7], #4
 800c364:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c368:	f8bc 3000 	ldrh.w	r3, [ip]
 800c36c:	fb09 330a 	mla	r3, r9, sl, r3
 800c370:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c374:	42bd      	cmp	r5, r7
 800c376:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c37a:	d8e5      	bhi.n	800c348 <__multiply+0xfc>
 800c37c:	9a01      	ldr	r2, [sp, #4]
 800c37e:	50a3      	str	r3, [r4, r2]
 800c380:	3404      	adds	r4, #4
 800c382:	e79f      	b.n	800c2c4 <__multiply+0x78>
 800c384:	3e01      	subs	r6, #1
 800c386:	e7a1      	b.n	800c2cc <__multiply+0x80>
 800c388:	0800d2b8 	.word	0x0800d2b8
 800c38c:	0800d2c9 	.word	0x0800d2c9

0800c390 <__pow5mult>:
 800c390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c394:	4615      	mov	r5, r2
 800c396:	f012 0203 	ands.w	r2, r2, #3
 800c39a:	4607      	mov	r7, r0
 800c39c:	460e      	mov	r6, r1
 800c39e:	d007      	beq.n	800c3b0 <__pow5mult+0x20>
 800c3a0:	4c25      	ldr	r4, [pc, #148]	@ (800c438 <__pow5mult+0xa8>)
 800c3a2:	3a01      	subs	r2, #1
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3aa:	f7ff fea7 	bl	800c0fc <__multadd>
 800c3ae:	4606      	mov	r6, r0
 800c3b0:	10ad      	asrs	r5, r5, #2
 800c3b2:	d03d      	beq.n	800c430 <__pow5mult+0xa0>
 800c3b4:	69fc      	ldr	r4, [r7, #28]
 800c3b6:	b97c      	cbnz	r4, 800c3d8 <__pow5mult+0x48>
 800c3b8:	2010      	movs	r0, #16
 800c3ba:	f7ff fd87 	bl	800becc <malloc>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	61f8      	str	r0, [r7, #28]
 800c3c2:	b928      	cbnz	r0, 800c3d0 <__pow5mult+0x40>
 800c3c4:	4b1d      	ldr	r3, [pc, #116]	@ (800c43c <__pow5mult+0xac>)
 800c3c6:	481e      	ldr	r0, [pc, #120]	@ (800c440 <__pow5mult+0xb0>)
 800c3c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c3cc:	f000 fc30 	bl	800cc30 <__assert_func>
 800c3d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3d4:	6004      	str	r4, [r0, #0]
 800c3d6:	60c4      	str	r4, [r0, #12]
 800c3d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c3dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3e0:	b94c      	cbnz	r4, 800c3f6 <__pow5mult+0x66>
 800c3e2:	f240 2171 	movw	r1, #625	@ 0x271
 800c3e6:	4638      	mov	r0, r7
 800c3e8:	f7ff ff1a 	bl	800c220 <__i2b>
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	6003      	str	r3, [r0, #0]
 800c3f6:	f04f 0900 	mov.w	r9, #0
 800c3fa:	07eb      	lsls	r3, r5, #31
 800c3fc:	d50a      	bpl.n	800c414 <__pow5mult+0x84>
 800c3fe:	4631      	mov	r1, r6
 800c400:	4622      	mov	r2, r4
 800c402:	4638      	mov	r0, r7
 800c404:	f7ff ff22 	bl	800c24c <__multiply>
 800c408:	4631      	mov	r1, r6
 800c40a:	4680      	mov	r8, r0
 800c40c:	4638      	mov	r0, r7
 800c40e:	f7ff fe53 	bl	800c0b8 <_Bfree>
 800c412:	4646      	mov	r6, r8
 800c414:	106d      	asrs	r5, r5, #1
 800c416:	d00b      	beq.n	800c430 <__pow5mult+0xa0>
 800c418:	6820      	ldr	r0, [r4, #0]
 800c41a:	b938      	cbnz	r0, 800c42c <__pow5mult+0x9c>
 800c41c:	4622      	mov	r2, r4
 800c41e:	4621      	mov	r1, r4
 800c420:	4638      	mov	r0, r7
 800c422:	f7ff ff13 	bl	800c24c <__multiply>
 800c426:	6020      	str	r0, [r4, #0]
 800c428:	f8c0 9000 	str.w	r9, [r0]
 800c42c:	4604      	mov	r4, r0
 800c42e:	e7e4      	b.n	800c3fa <__pow5mult+0x6a>
 800c430:	4630      	mov	r0, r6
 800c432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c436:	bf00      	nop
 800c438:	0800d37c 	.word	0x0800d37c
 800c43c:	0800d249 	.word	0x0800d249
 800c440:	0800d2c9 	.word	0x0800d2c9

0800c444 <__lshift>:
 800c444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c448:	460c      	mov	r4, r1
 800c44a:	6849      	ldr	r1, [r1, #4]
 800c44c:	6923      	ldr	r3, [r4, #16]
 800c44e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c452:	68a3      	ldr	r3, [r4, #8]
 800c454:	4607      	mov	r7, r0
 800c456:	4691      	mov	r9, r2
 800c458:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c45c:	f108 0601 	add.w	r6, r8, #1
 800c460:	42b3      	cmp	r3, r6
 800c462:	db0b      	blt.n	800c47c <__lshift+0x38>
 800c464:	4638      	mov	r0, r7
 800c466:	f7ff fde7 	bl	800c038 <_Balloc>
 800c46a:	4605      	mov	r5, r0
 800c46c:	b948      	cbnz	r0, 800c482 <__lshift+0x3e>
 800c46e:	4602      	mov	r2, r0
 800c470:	4b28      	ldr	r3, [pc, #160]	@ (800c514 <__lshift+0xd0>)
 800c472:	4829      	ldr	r0, [pc, #164]	@ (800c518 <__lshift+0xd4>)
 800c474:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c478:	f000 fbda 	bl	800cc30 <__assert_func>
 800c47c:	3101      	adds	r1, #1
 800c47e:	005b      	lsls	r3, r3, #1
 800c480:	e7ee      	b.n	800c460 <__lshift+0x1c>
 800c482:	2300      	movs	r3, #0
 800c484:	f100 0114 	add.w	r1, r0, #20
 800c488:	f100 0210 	add.w	r2, r0, #16
 800c48c:	4618      	mov	r0, r3
 800c48e:	4553      	cmp	r3, sl
 800c490:	db33      	blt.n	800c4fa <__lshift+0xb6>
 800c492:	6920      	ldr	r0, [r4, #16]
 800c494:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c498:	f104 0314 	add.w	r3, r4, #20
 800c49c:	f019 091f 	ands.w	r9, r9, #31
 800c4a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4a8:	d02b      	beq.n	800c502 <__lshift+0xbe>
 800c4aa:	f1c9 0e20 	rsb	lr, r9, #32
 800c4ae:	468a      	mov	sl, r1
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	6818      	ldr	r0, [r3, #0]
 800c4b4:	fa00 f009 	lsl.w	r0, r0, r9
 800c4b8:	4310      	orrs	r0, r2
 800c4ba:	f84a 0b04 	str.w	r0, [sl], #4
 800c4be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c2:	459c      	cmp	ip, r3
 800c4c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4c8:	d8f3      	bhi.n	800c4b2 <__lshift+0x6e>
 800c4ca:	ebac 0304 	sub.w	r3, ip, r4
 800c4ce:	3b15      	subs	r3, #21
 800c4d0:	f023 0303 	bic.w	r3, r3, #3
 800c4d4:	3304      	adds	r3, #4
 800c4d6:	f104 0015 	add.w	r0, r4, #21
 800c4da:	4560      	cmp	r0, ip
 800c4dc:	bf88      	it	hi
 800c4de:	2304      	movhi	r3, #4
 800c4e0:	50ca      	str	r2, [r1, r3]
 800c4e2:	b10a      	cbz	r2, 800c4e8 <__lshift+0xa4>
 800c4e4:	f108 0602 	add.w	r6, r8, #2
 800c4e8:	3e01      	subs	r6, #1
 800c4ea:	4638      	mov	r0, r7
 800c4ec:	612e      	str	r6, [r5, #16]
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	f7ff fde2 	bl	800c0b8 <_Bfree>
 800c4f4:	4628      	mov	r0, r5
 800c4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4fe:	3301      	adds	r3, #1
 800c500:	e7c5      	b.n	800c48e <__lshift+0x4a>
 800c502:	3904      	subs	r1, #4
 800c504:	f853 2b04 	ldr.w	r2, [r3], #4
 800c508:	f841 2f04 	str.w	r2, [r1, #4]!
 800c50c:	459c      	cmp	ip, r3
 800c50e:	d8f9      	bhi.n	800c504 <__lshift+0xc0>
 800c510:	e7ea      	b.n	800c4e8 <__lshift+0xa4>
 800c512:	bf00      	nop
 800c514:	0800d2b8 	.word	0x0800d2b8
 800c518:	0800d2c9 	.word	0x0800d2c9

0800c51c <__mcmp>:
 800c51c:	690a      	ldr	r2, [r1, #16]
 800c51e:	4603      	mov	r3, r0
 800c520:	6900      	ldr	r0, [r0, #16]
 800c522:	1a80      	subs	r0, r0, r2
 800c524:	b530      	push	{r4, r5, lr}
 800c526:	d10e      	bne.n	800c546 <__mcmp+0x2a>
 800c528:	3314      	adds	r3, #20
 800c52a:	3114      	adds	r1, #20
 800c52c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c530:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c534:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c538:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c53c:	4295      	cmp	r5, r2
 800c53e:	d003      	beq.n	800c548 <__mcmp+0x2c>
 800c540:	d205      	bcs.n	800c54e <__mcmp+0x32>
 800c542:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c546:	bd30      	pop	{r4, r5, pc}
 800c548:	42a3      	cmp	r3, r4
 800c54a:	d3f3      	bcc.n	800c534 <__mcmp+0x18>
 800c54c:	e7fb      	b.n	800c546 <__mcmp+0x2a>
 800c54e:	2001      	movs	r0, #1
 800c550:	e7f9      	b.n	800c546 <__mcmp+0x2a>
	...

0800c554 <__mdiff>:
 800c554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c558:	4689      	mov	r9, r1
 800c55a:	4606      	mov	r6, r0
 800c55c:	4611      	mov	r1, r2
 800c55e:	4648      	mov	r0, r9
 800c560:	4614      	mov	r4, r2
 800c562:	f7ff ffdb 	bl	800c51c <__mcmp>
 800c566:	1e05      	subs	r5, r0, #0
 800c568:	d112      	bne.n	800c590 <__mdiff+0x3c>
 800c56a:	4629      	mov	r1, r5
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7ff fd63 	bl	800c038 <_Balloc>
 800c572:	4602      	mov	r2, r0
 800c574:	b928      	cbnz	r0, 800c582 <__mdiff+0x2e>
 800c576:	4b3f      	ldr	r3, [pc, #252]	@ (800c674 <__mdiff+0x120>)
 800c578:	f240 2137 	movw	r1, #567	@ 0x237
 800c57c:	483e      	ldr	r0, [pc, #248]	@ (800c678 <__mdiff+0x124>)
 800c57e:	f000 fb57 	bl	800cc30 <__assert_func>
 800c582:	2301      	movs	r3, #1
 800c584:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c588:	4610      	mov	r0, r2
 800c58a:	b003      	add	sp, #12
 800c58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c590:	bfbc      	itt	lt
 800c592:	464b      	movlt	r3, r9
 800c594:	46a1      	movlt	r9, r4
 800c596:	4630      	mov	r0, r6
 800c598:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c59c:	bfba      	itte	lt
 800c59e:	461c      	movlt	r4, r3
 800c5a0:	2501      	movlt	r5, #1
 800c5a2:	2500      	movge	r5, #0
 800c5a4:	f7ff fd48 	bl	800c038 <_Balloc>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	b918      	cbnz	r0, 800c5b4 <__mdiff+0x60>
 800c5ac:	4b31      	ldr	r3, [pc, #196]	@ (800c674 <__mdiff+0x120>)
 800c5ae:	f240 2145 	movw	r1, #581	@ 0x245
 800c5b2:	e7e3      	b.n	800c57c <__mdiff+0x28>
 800c5b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c5b8:	6926      	ldr	r6, [r4, #16]
 800c5ba:	60c5      	str	r5, [r0, #12]
 800c5bc:	f109 0310 	add.w	r3, r9, #16
 800c5c0:	f109 0514 	add.w	r5, r9, #20
 800c5c4:	f104 0e14 	add.w	lr, r4, #20
 800c5c8:	f100 0b14 	add.w	fp, r0, #20
 800c5cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c5d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c5d4:	9301      	str	r3, [sp, #4]
 800c5d6:	46d9      	mov	r9, fp
 800c5d8:	f04f 0c00 	mov.w	ip, #0
 800c5dc:	9b01      	ldr	r3, [sp, #4]
 800c5de:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5e6:	9301      	str	r3, [sp, #4]
 800c5e8:	fa1f f38a 	uxth.w	r3, sl
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	b283      	uxth	r3, r0
 800c5f0:	1acb      	subs	r3, r1, r3
 800c5f2:	0c00      	lsrs	r0, r0, #16
 800c5f4:	4463      	add	r3, ip
 800c5f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c604:	4576      	cmp	r6, lr
 800c606:	f849 3b04 	str.w	r3, [r9], #4
 800c60a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c60e:	d8e5      	bhi.n	800c5dc <__mdiff+0x88>
 800c610:	1b33      	subs	r3, r6, r4
 800c612:	3b15      	subs	r3, #21
 800c614:	f023 0303 	bic.w	r3, r3, #3
 800c618:	3415      	adds	r4, #21
 800c61a:	3304      	adds	r3, #4
 800c61c:	42a6      	cmp	r6, r4
 800c61e:	bf38      	it	cc
 800c620:	2304      	movcc	r3, #4
 800c622:	441d      	add	r5, r3
 800c624:	445b      	add	r3, fp
 800c626:	461e      	mov	r6, r3
 800c628:	462c      	mov	r4, r5
 800c62a:	4544      	cmp	r4, r8
 800c62c:	d30e      	bcc.n	800c64c <__mdiff+0xf8>
 800c62e:	f108 0103 	add.w	r1, r8, #3
 800c632:	1b49      	subs	r1, r1, r5
 800c634:	f021 0103 	bic.w	r1, r1, #3
 800c638:	3d03      	subs	r5, #3
 800c63a:	45a8      	cmp	r8, r5
 800c63c:	bf38      	it	cc
 800c63e:	2100      	movcc	r1, #0
 800c640:	440b      	add	r3, r1
 800c642:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c646:	b191      	cbz	r1, 800c66e <__mdiff+0x11a>
 800c648:	6117      	str	r7, [r2, #16]
 800c64a:	e79d      	b.n	800c588 <__mdiff+0x34>
 800c64c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c650:	46e6      	mov	lr, ip
 800c652:	0c08      	lsrs	r0, r1, #16
 800c654:	fa1c fc81 	uxtah	ip, ip, r1
 800c658:	4471      	add	r1, lr
 800c65a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c65e:	b289      	uxth	r1, r1
 800c660:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c664:	f846 1b04 	str.w	r1, [r6], #4
 800c668:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c66c:	e7dd      	b.n	800c62a <__mdiff+0xd6>
 800c66e:	3f01      	subs	r7, #1
 800c670:	e7e7      	b.n	800c642 <__mdiff+0xee>
 800c672:	bf00      	nop
 800c674:	0800d2b8 	.word	0x0800d2b8
 800c678:	0800d2c9 	.word	0x0800d2c9

0800c67c <__d2b>:
 800c67c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c680:	460f      	mov	r7, r1
 800c682:	2101      	movs	r1, #1
 800c684:	ec59 8b10 	vmov	r8, r9, d0
 800c688:	4616      	mov	r6, r2
 800c68a:	f7ff fcd5 	bl	800c038 <_Balloc>
 800c68e:	4604      	mov	r4, r0
 800c690:	b930      	cbnz	r0, 800c6a0 <__d2b+0x24>
 800c692:	4602      	mov	r2, r0
 800c694:	4b23      	ldr	r3, [pc, #140]	@ (800c724 <__d2b+0xa8>)
 800c696:	4824      	ldr	r0, [pc, #144]	@ (800c728 <__d2b+0xac>)
 800c698:	f240 310f 	movw	r1, #783	@ 0x30f
 800c69c:	f000 fac8 	bl	800cc30 <__assert_func>
 800c6a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6a8:	b10d      	cbz	r5, 800c6ae <__d2b+0x32>
 800c6aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6ae:	9301      	str	r3, [sp, #4]
 800c6b0:	f1b8 0300 	subs.w	r3, r8, #0
 800c6b4:	d023      	beq.n	800c6fe <__d2b+0x82>
 800c6b6:	4668      	mov	r0, sp
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	f7ff fd84 	bl	800c1c6 <__lo0bits>
 800c6be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6c2:	b1d0      	cbz	r0, 800c6fa <__d2b+0x7e>
 800c6c4:	f1c0 0320 	rsb	r3, r0, #32
 800c6c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c6cc:	430b      	orrs	r3, r1
 800c6ce:	40c2      	lsrs	r2, r0
 800c6d0:	6163      	str	r3, [r4, #20]
 800c6d2:	9201      	str	r2, [sp, #4]
 800c6d4:	9b01      	ldr	r3, [sp, #4]
 800c6d6:	61a3      	str	r3, [r4, #24]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	bf0c      	ite	eq
 800c6dc:	2201      	moveq	r2, #1
 800c6de:	2202      	movne	r2, #2
 800c6e0:	6122      	str	r2, [r4, #16]
 800c6e2:	b1a5      	cbz	r5, 800c70e <__d2b+0x92>
 800c6e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6e8:	4405      	add	r5, r0
 800c6ea:	603d      	str	r5, [r7, #0]
 800c6ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6f0:	6030      	str	r0, [r6, #0]
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	b003      	add	sp, #12
 800c6f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6fa:	6161      	str	r1, [r4, #20]
 800c6fc:	e7ea      	b.n	800c6d4 <__d2b+0x58>
 800c6fe:	a801      	add	r0, sp, #4
 800c700:	f7ff fd61 	bl	800c1c6 <__lo0bits>
 800c704:	9b01      	ldr	r3, [sp, #4]
 800c706:	6163      	str	r3, [r4, #20]
 800c708:	3020      	adds	r0, #32
 800c70a:	2201      	movs	r2, #1
 800c70c:	e7e8      	b.n	800c6e0 <__d2b+0x64>
 800c70e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c712:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c716:	6038      	str	r0, [r7, #0]
 800c718:	6918      	ldr	r0, [r3, #16]
 800c71a:	f7ff fd35 	bl	800c188 <__hi0bits>
 800c71e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c722:	e7e5      	b.n	800c6f0 <__d2b+0x74>
 800c724:	0800d2b8 	.word	0x0800d2b8
 800c728:	0800d2c9 	.word	0x0800d2c9

0800c72c <__sfputc_r>:
 800c72c:	6893      	ldr	r3, [r2, #8]
 800c72e:	3b01      	subs	r3, #1
 800c730:	2b00      	cmp	r3, #0
 800c732:	b410      	push	{r4}
 800c734:	6093      	str	r3, [r2, #8]
 800c736:	da08      	bge.n	800c74a <__sfputc_r+0x1e>
 800c738:	6994      	ldr	r4, [r2, #24]
 800c73a:	42a3      	cmp	r3, r4
 800c73c:	db01      	blt.n	800c742 <__sfputc_r+0x16>
 800c73e:	290a      	cmp	r1, #10
 800c740:	d103      	bne.n	800c74a <__sfputc_r+0x1e>
 800c742:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c746:	f7fe bba0 	b.w	800ae8a <__swbuf_r>
 800c74a:	6813      	ldr	r3, [r2, #0]
 800c74c:	1c58      	adds	r0, r3, #1
 800c74e:	6010      	str	r0, [r2, #0]
 800c750:	7019      	strb	r1, [r3, #0]
 800c752:	4608      	mov	r0, r1
 800c754:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c758:	4770      	bx	lr

0800c75a <__sfputs_r>:
 800c75a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c75c:	4606      	mov	r6, r0
 800c75e:	460f      	mov	r7, r1
 800c760:	4614      	mov	r4, r2
 800c762:	18d5      	adds	r5, r2, r3
 800c764:	42ac      	cmp	r4, r5
 800c766:	d101      	bne.n	800c76c <__sfputs_r+0x12>
 800c768:	2000      	movs	r0, #0
 800c76a:	e007      	b.n	800c77c <__sfputs_r+0x22>
 800c76c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c770:	463a      	mov	r2, r7
 800c772:	4630      	mov	r0, r6
 800c774:	f7ff ffda 	bl	800c72c <__sfputc_r>
 800c778:	1c43      	adds	r3, r0, #1
 800c77a:	d1f3      	bne.n	800c764 <__sfputs_r+0xa>
 800c77c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c780 <_vfiprintf_r>:
 800c780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c784:	460d      	mov	r5, r1
 800c786:	b09d      	sub	sp, #116	@ 0x74
 800c788:	4614      	mov	r4, r2
 800c78a:	4698      	mov	r8, r3
 800c78c:	4606      	mov	r6, r0
 800c78e:	b118      	cbz	r0, 800c798 <_vfiprintf_r+0x18>
 800c790:	6a03      	ldr	r3, [r0, #32]
 800c792:	b90b      	cbnz	r3, 800c798 <_vfiprintf_r+0x18>
 800c794:	f7fe fa90 	bl	800acb8 <__sinit>
 800c798:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c79a:	07d9      	lsls	r1, r3, #31
 800c79c:	d405      	bmi.n	800c7aa <_vfiprintf_r+0x2a>
 800c79e:	89ab      	ldrh	r3, [r5, #12]
 800c7a0:	059a      	lsls	r2, r3, #22
 800c7a2:	d402      	bmi.n	800c7aa <_vfiprintf_r+0x2a>
 800c7a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c7a6:	f7fe fc82 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800c7aa:	89ab      	ldrh	r3, [r5, #12]
 800c7ac:	071b      	lsls	r3, r3, #28
 800c7ae:	d501      	bpl.n	800c7b4 <_vfiprintf_r+0x34>
 800c7b0:	692b      	ldr	r3, [r5, #16]
 800c7b2:	b99b      	cbnz	r3, 800c7dc <_vfiprintf_r+0x5c>
 800c7b4:	4629      	mov	r1, r5
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	f7fe fba6 	bl	800af08 <__swsetup_r>
 800c7bc:	b170      	cbz	r0, 800c7dc <_vfiprintf_r+0x5c>
 800c7be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c7c0:	07dc      	lsls	r4, r3, #31
 800c7c2:	d504      	bpl.n	800c7ce <_vfiprintf_r+0x4e>
 800c7c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c7c8:	b01d      	add	sp, #116	@ 0x74
 800c7ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ce:	89ab      	ldrh	r3, [r5, #12]
 800c7d0:	0598      	lsls	r0, r3, #22
 800c7d2:	d4f7      	bmi.n	800c7c4 <_vfiprintf_r+0x44>
 800c7d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c7d6:	f7fe fc6b 	bl	800b0b0 <__retarget_lock_release_recursive>
 800c7da:	e7f3      	b.n	800c7c4 <_vfiprintf_r+0x44>
 800c7dc:	2300      	movs	r3, #0
 800c7de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7e0:	2320      	movs	r3, #32
 800c7e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c7e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7ea:	2330      	movs	r3, #48	@ 0x30
 800c7ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c99c <_vfiprintf_r+0x21c>
 800c7f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c7f4:	f04f 0901 	mov.w	r9, #1
 800c7f8:	4623      	mov	r3, r4
 800c7fa:	469a      	mov	sl, r3
 800c7fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c800:	b10a      	cbz	r2, 800c806 <_vfiprintf_r+0x86>
 800c802:	2a25      	cmp	r2, #37	@ 0x25
 800c804:	d1f9      	bne.n	800c7fa <_vfiprintf_r+0x7a>
 800c806:	ebba 0b04 	subs.w	fp, sl, r4
 800c80a:	d00b      	beq.n	800c824 <_vfiprintf_r+0xa4>
 800c80c:	465b      	mov	r3, fp
 800c80e:	4622      	mov	r2, r4
 800c810:	4629      	mov	r1, r5
 800c812:	4630      	mov	r0, r6
 800c814:	f7ff ffa1 	bl	800c75a <__sfputs_r>
 800c818:	3001      	adds	r0, #1
 800c81a:	f000 80a7 	beq.w	800c96c <_vfiprintf_r+0x1ec>
 800c81e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c820:	445a      	add	r2, fp
 800c822:	9209      	str	r2, [sp, #36]	@ 0x24
 800c824:	f89a 3000 	ldrb.w	r3, [sl]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	f000 809f 	beq.w	800c96c <_vfiprintf_r+0x1ec>
 800c82e:	2300      	movs	r3, #0
 800c830:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c834:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c838:	f10a 0a01 	add.w	sl, sl, #1
 800c83c:	9304      	str	r3, [sp, #16]
 800c83e:	9307      	str	r3, [sp, #28]
 800c840:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c844:	931a      	str	r3, [sp, #104]	@ 0x68
 800c846:	4654      	mov	r4, sl
 800c848:	2205      	movs	r2, #5
 800c84a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c84e:	4853      	ldr	r0, [pc, #332]	@ (800c99c <_vfiprintf_r+0x21c>)
 800c850:	f7f3 fcc6 	bl	80001e0 <memchr>
 800c854:	9a04      	ldr	r2, [sp, #16]
 800c856:	b9d8      	cbnz	r0, 800c890 <_vfiprintf_r+0x110>
 800c858:	06d1      	lsls	r1, r2, #27
 800c85a:	bf44      	itt	mi
 800c85c:	2320      	movmi	r3, #32
 800c85e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c862:	0713      	lsls	r3, r2, #28
 800c864:	bf44      	itt	mi
 800c866:	232b      	movmi	r3, #43	@ 0x2b
 800c868:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c86c:	f89a 3000 	ldrb.w	r3, [sl]
 800c870:	2b2a      	cmp	r3, #42	@ 0x2a
 800c872:	d015      	beq.n	800c8a0 <_vfiprintf_r+0x120>
 800c874:	9a07      	ldr	r2, [sp, #28]
 800c876:	4654      	mov	r4, sl
 800c878:	2000      	movs	r0, #0
 800c87a:	f04f 0c0a 	mov.w	ip, #10
 800c87e:	4621      	mov	r1, r4
 800c880:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c884:	3b30      	subs	r3, #48	@ 0x30
 800c886:	2b09      	cmp	r3, #9
 800c888:	d94b      	bls.n	800c922 <_vfiprintf_r+0x1a2>
 800c88a:	b1b0      	cbz	r0, 800c8ba <_vfiprintf_r+0x13a>
 800c88c:	9207      	str	r2, [sp, #28]
 800c88e:	e014      	b.n	800c8ba <_vfiprintf_r+0x13a>
 800c890:	eba0 0308 	sub.w	r3, r0, r8
 800c894:	fa09 f303 	lsl.w	r3, r9, r3
 800c898:	4313      	orrs	r3, r2
 800c89a:	9304      	str	r3, [sp, #16]
 800c89c:	46a2      	mov	sl, r4
 800c89e:	e7d2      	b.n	800c846 <_vfiprintf_r+0xc6>
 800c8a0:	9b03      	ldr	r3, [sp, #12]
 800c8a2:	1d19      	adds	r1, r3, #4
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	9103      	str	r1, [sp, #12]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	bfbb      	ittet	lt
 800c8ac:	425b      	neglt	r3, r3
 800c8ae:	f042 0202 	orrlt.w	r2, r2, #2
 800c8b2:	9307      	strge	r3, [sp, #28]
 800c8b4:	9307      	strlt	r3, [sp, #28]
 800c8b6:	bfb8      	it	lt
 800c8b8:	9204      	strlt	r2, [sp, #16]
 800c8ba:	7823      	ldrb	r3, [r4, #0]
 800c8bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c8be:	d10a      	bne.n	800c8d6 <_vfiprintf_r+0x156>
 800c8c0:	7863      	ldrb	r3, [r4, #1]
 800c8c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8c4:	d132      	bne.n	800c92c <_vfiprintf_r+0x1ac>
 800c8c6:	9b03      	ldr	r3, [sp, #12]
 800c8c8:	1d1a      	adds	r2, r3, #4
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	9203      	str	r2, [sp, #12]
 800c8ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c8d2:	3402      	adds	r4, #2
 800c8d4:	9305      	str	r3, [sp, #20]
 800c8d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c9ac <_vfiprintf_r+0x22c>
 800c8da:	7821      	ldrb	r1, [r4, #0]
 800c8dc:	2203      	movs	r2, #3
 800c8de:	4650      	mov	r0, sl
 800c8e0:	f7f3 fc7e 	bl	80001e0 <memchr>
 800c8e4:	b138      	cbz	r0, 800c8f6 <_vfiprintf_r+0x176>
 800c8e6:	9b04      	ldr	r3, [sp, #16]
 800c8e8:	eba0 000a 	sub.w	r0, r0, sl
 800c8ec:	2240      	movs	r2, #64	@ 0x40
 800c8ee:	4082      	lsls	r2, r0
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	3401      	adds	r4, #1
 800c8f4:	9304      	str	r3, [sp, #16]
 800c8f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8fa:	4829      	ldr	r0, [pc, #164]	@ (800c9a0 <_vfiprintf_r+0x220>)
 800c8fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c900:	2206      	movs	r2, #6
 800c902:	f7f3 fc6d 	bl	80001e0 <memchr>
 800c906:	2800      	cmp	r0, #0
 800c908:	d03f      	beq.n	800c98a <_vfiprintf_r+0x20a>
 800c90a:	4b26      	ldr	r3, [pc, #152]	@ (800c9a4 <_vfiprintf_r+0x224>)
 800c90c:	bb1b      	cbnz	r3, 800c956 <_vfiprintf_r+0x1d6>
 800c90e:	9b03      	ldr	r3, [sp, #12]
 800c910:	3307      	adds	r3, #7
 800c912:	f023 0307 	bic.w	r3, r3, #7
 800c916:	3308      	adds	r3, #8
 800c918:	9303      	str	r3, [sp, #12]
 800c91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91c:	443b      	add	r3, r7
 800c91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c920:	e76a      	b.n	800c7f8 <_vfiprintf_r+0x78>
 800c922:	fb0c 3202 	mla	r2, ip, r2, r3
 800c926:	460c      	mov	r4, r1
 800c928:	2001      	movs	r0, #1
 800c92a:	e7a8      	b.n	800c87e <_vfiprintf_r+0xfe>
 800c92c:	2300      	movs	r3, #0
 800c92e:	3401      	adds	r4, #1
 800c930:	9305      	str	r3, [sp, #20]
 800c932:	4619      	mov	r1, r3
 800c934:	f04f 0c0a 	mov.w	ip, #10
 800c938:	4620      	mov	r0, r4
 800c93a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c93e:	3a30      	subs	r2, #48	@ 0x30
 800c940:	2a09      	cmp	r2, #9
 800c942:	d903      	bls.n	800c94c <_vfiprintf_r+0x1cc>
 800c944:	2b00      	cmp	r3, #0
 800c946:	d0c6      	beq.n	800c8d6 <_vfiprintf_r+0x156>
 800c948:	9105      	str	r1, [sp, #20]
 800c94a:	e7c4      	b.n	800c8d6 <_vfiprintf_r+0x156>
 800c94c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c950:	4604      	mov	r4, r0
 800c952:	2301      	movs	r3, #1
 800c954:	e7f0      	b.n	800c938 <_vfiprintf_r+0x1b8>
 800c956:	ab03      	add	r3, sp, #12
 800c958:	9300      	str	r3, [sp, #0]
 800c95a:	462a      	mov	r2, r5
 800c95c:	4b12      	ldr	r3, [pc, #72]	@ (800c9a8 <_vfiprintf_r+0x228>)
 800c95e:	a904      	add	r1, sp, #16
 800c960:	4630      	mov	r0, r6
 800c962:	f7fd fd67 	bl	800a434 <_printf_float>
 800c966:	4607      	mov	r7, r0
 800c968:	1c78      	adds	r0, r7, #1
 800c96a:	d1d6      	bne.n	800c91a <_vfiprintf_r+0x19a>
 800c96c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c96e:	07d9      	lsls	r1, r3, #31
 800c970:	d405      	bmi.n	800c97e <_vfiprintf_r+0x1fe>
 800c972:	89ab      	ldrh	r3, [r5, #12]
 800c974:	059a      	lsls	r2, r3, #22
 800c976:	d402      	bmi.n	800c97e <_vfiprintf_r+0x1fe>
 800c978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c97a:	f7fe fb99 	bl	800b0b0 <__retarget_lock_release_recursive>
 800c97e:	89ab      	ldrh	r3, [r5, #12]
 800c980:	065b      	lsls	r3, r3, #25
 800c982:	f53f af1f 	bmi.w	800c7c4 <_vfiprintf_r+0x44>
 800c986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c988:	e71e      	b.n	800c7c8 <_vfiprintf_r+0x48>
 800c98a:	ab03      	add	r3, sp, #12
 800c98c:	9300      	str	r3, [sp, #0]
 800c98e:	462a      	mov	r2, r5
 800c990:	4b05      	ldr	r3, [pc, #20]	@ (800c9a8 <_vfiprintf_r+0x228>)
 800c992:	a904      	add	r1, sp, #16
 800c994:	4630      	mov	r0, r6
 800c996:	f7fd ffe5 	bl	800a964 <_printf_i>
 800c99a:	e7e4      	b.n	800c966 <_vfiprintf_r+0x1e6>
 800c99c:	0800d322 	.word	0x0800d322
 800c9a0:	0800d32c 	.word	0x0800d32c
 800c9a4:	0800a435 	.word	0x0800a435
 800c9a8:	0800c75b 	.word	0x0800c75b
 800c9ac:	0800d328 	.word	0x0800d328

0800c9b0 <__sflush_r>:
 800c9b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b8:	0716      	lsls	r6, r2, #28
 800c9ba:	4605      	mov	r5, r0
 800c9bc:	460c      	mov	r4, r1
 800c9be:	d454      	bmi.n	800ca6a <__sflush_r+0xba>
 800c9c0:	684b      	ldr	r3, [r1, #4]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	dc02      	bgt.n	800c9cc <__sflush_r+0x1c>
 800c9c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	dd48      	ble.n	800ca5e <__sflush_r+0xae>
 800c9cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9ce:	2e00      	cmp	r6, #0
 800c9d0:	d045      	beq.n	800ca5e <__sflush_r+0xae>
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c9d8:	682f      	ldr	r7, [r5, #0]
 800c9da:	6a21      	ldr	r1, [r4, #32]
 800c9dc:	602b      	str	r3, [r5, #0]
 800c9de:	d030      	beq.n	800ca42 <__sflush_r+0x92>
 800c9e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c9e2:	89a3      	ldrh	r3, [r4, #12]
 800c9e4:	0759      	lsls	r1, r3, #29
 800c9e6:	d505      	bpl.n	800c9f4 <__sflush_r+0x44>
 800c9e8:	6863      	ldr	r3, [r4, #4]
 800c9ea:	1ad2      	subs	r2, r2, r3
 800c9ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c9ee:	b10b      	cbz	r3, 800c9f4 <__sflush_r+0x44>
 800c9f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c9f2:	1ad2      	subs	r2, r2, r3
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9f8:	6a21      	ldr	r1, [r4, #32]
 800c9fa:	4628      	mov	r0, r5
 800c9fc:	47b0      	blx	r6
 800c9fe:	1c43      	adds	r3, r0, #1
 800ca00:	89a3      	ldrh	r3, [r4, #12]
 800ca02:	d106      	bne.n	800ca12 <__sflush_r+0x62>
 800ca04:	6829      	ldr	r1, [r5, #0]
 800ca06:	291d      	cmp	r1, #29
 800ca08:	d82b      	bhi.n	800ca62 <__sflush_r+0xb2>
 800ca0a:	4a2a      	ldr	r2, [pc, #168]	@ (800cab4 <__sflush_r+0x104>)
 800ca0c:	40ca      	lsrs	r2, r1
 800ca0e:	07d6      	lsls	r6, r2, #31
 800ca10:	d527      	bpl.n	800ca62 <__sflush_r+0xb2>
 800ca12:	2200      	movs	r2, #0
 800ca14:	6062      	str	r2, [r4, #4]
 800ca16:	04d9      	lsls	r1, r3, #19
 800ca18:	6922      	ldr	r2, [r4, #16]
 800ca1a:	6022      	str	r2, [r4, #0]
 800ca1c:	d504      	bpl.n	800ca28 <__sflush_r+0x78>
 800ca1e:	1c42      	adds	r2, r0, #1
 800ca20:	d101      	bne.n	800ca26 <__sflush_r+0x76>
 800ca22:	682b      	ldr	r3, [r5, #0]
 800ca24:	b903      	cbnz	r3, 800ca28 <__sflush_r+0x78>
 800ca26:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca2a:	602f      	str	r7, [r5, #0]
 800ca2c:	b1b9      	cbz	r1, 800ca5e <__sflush_r+0xae>
 800ca2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca32:	4299      	cmp	r1, r3
 800ca34:	d002      	beq.n	800ca3c <__sflush_r+0x8c>
 800ca36:	4628      	mov	r0, r5
 800ca38:	f7ff f9fe 	bl	800be38 <_free_r>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca40:	e00d      	b.n	800ca5e <__sflush_r+0xae>
 800ca42:	2301      	movs	r3, #1
 800ca44:	4628      	mov	r0, r5
 800ca46:	47b0      	blx	r6
 800ca48:	4602      	mov	r2, r0
 800ca4a:	1c50      	adds	r0, r2, #1
 800ca4c:	d1c9      	bne.n	800c9e2 <__sflush_r+0x32>
 800ca4e:	682b      	ldr	r3, [r5, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d0c6      	beq.n	800c9e2 <__sflush_r+0x32>
 800ca54:	2b1d      	cmp	r3, #29
 800ca56:	d001      	beq.n	800ca5c <__sflush_r+0xac>
 800ca58:	2b16      	cmp	r3, #22
 800ca5a:	d11e      	bne.n	800ca9a <__sflush_r+0xea>
 800ca5c:	602f      	str	r7, [r5, #0]
 800ca5e:	2000      	movs	r0, #0
 800ca60:	e022      	b.n	800caa8 <__sflush_r+0xf8>
 800ca62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca66:	b21b      	sxth	r3, r3
 800ca68:	e01b      	b.n	800caa2 <__sflush_r+0xf2>
 800ca6a:	690f      	ldr	r7, [r1, #16]
 800ca6c:	2f00      	cmp	r7, #0
 800ca6e:	d0f6      	beq.n	800ca5e <__sflush_r+0xae>
 800ca70:	0793      	lsls	r3, r2, #30
 800ca72:	680e      	ldr	r6, [r1, #0]
 800ca74:	bf08      	it	eq
 800ca76:	694b      	ldreq	r3, [r1, #20]
 800ca78:	600f      	str	r7, [r1, #0]
 800ca7a:	bf18      	it	ne
 800ca7c:	2300      	movne	r3, #0
 800ca7e:	eba6 0807 	sub.w	r8, r6, r7
 800ca82:	608b      	str	r3, [r1, #8]
 800ca84:	f1b8 0f00 	cmp.w	r8, #0
 800ca88:	dde9      	ble.n	800ca5e <__sflush_r+0xae>
 800ca8a:	6a21      	ldr	r1, [r4, #32]
 800ca8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ca8e:	4643      	mov	r3, r8
 800ca90:	463a      	mov	r2, r7
 800ca92:	4628      	mov	r0, r5
 800ca94:	47b0      	blx	r6
 800ca96:	2800      	cmp	r0, #0
 800ca98:	dc08      	bgt.n	800caac <__sflush_r+0xfc>
 800ca9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800caa2:	81a3      	strh	r3, [r4, #12]
 800caa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800caa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caac:	4407      	add	r7, r0
 800caae:	eba8 0800 	sub.w	r8, r8, r0
 800cab2:	e7e7      	b.n	800ca84 <__sflush_r+0xd4>
 800cab4:	20400001 	.word	0x20400001

0800cab8 <_fflush_r>:
 800cab8:	b538      	push	{r3, r4, r5, lr}
 800caba:	690b      	ldr	r3, [r1, #16]
 800cabc:	4605      	mov	r5, r0
 800cabe:	460c      	mov	r4, r1
 800cac0:	b913      	cbnz	r3, 800cac8 <_fflush_r+0x10>
 800cac2:	2500      	movs	r5, #0
 800cac4:	4628      	mov	r0, r5
 800cac6:	bd38      	pop	{r3, r4, r5, pc}
 800cac8:	b118      	cbz	r0, 800cad2 <_fflush_r+0x1a>
 800caca:	6a03      	ldr	r3, [r0, #32]
 800cacc:	b90b      	cbnz	r3, 800cad2 <_fflush_r+0x1a>
 800cace:	f7fe f8f3 	bl	800acb8 <__sinit>
 800cad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d0f3      	beq.n	800cac2 <_fflush_r+0xa>
 800cada:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cadc:	07d0      	lsls	r0, r2, #31
 800cade:	d404      	bmi.n	800caea <_fflush_r+0x32>
 800cae0:	0599      	lsls	r1, r3, #22
 800cae2:	d402      	bmi.n	800caea <_fflush_r+0x32>
 800cae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cae6:	f7fe fae2 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800caea:	4628      	mov	r0, r5
 800caec:	4621      	mov	r1, r4
 800caee:	f7ff ff5f 	bl	800c9b0 <__sflush_r>
 800caf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800caf4:	07da      	lsls	r2, r3, #31
 800caf6:	4605      	mov	r5, r0
 800caf8:	d4e4      	bmi.n	800cac4 <_fflush_r+0xc>
 800cafa:	89a3      	ldrh	r3, [r4, #12]
 800cafc:	059b      	lsls	r3, r3, #22
 800cafe:	d4e1      	bmi.n	800cac4 <_fflush_r+0xc>
 800cb00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb02:	f7fe fad5 	bl	800b0b0 <__retarget_lock_release_recursive>
 800cb06:	e7dd      	b.n	800cac4 <_fflush_r+0xc>

0800cb08 <__swhatbuf_r>:
 800cb08:	b570      	push	{r4, r5, r6, lr}
 800cb0a:	460c      	mov	r4, r1
 800cb0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb10:	2900      	cmp	r1, #0
 800cb12:	b096      	sub	sp, #88	@ 0x58
 800cb14:	4615      	mov	r5, r2
 800cb16:	461e      	mov	r6, r3
 800cb18:	da0d      	bge.n	800cb36 <__swhatbuf_r+0x2e>
 800cb1a:	89a3      	ldrh	r3, [r4, #12]
 800cb1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb20:	f04f 0100 	mov.w	r1, #0
 800cb24:	bf14      	ite	ne
 800cb26:	2340      	movne	r3, #64	@ 0x40
 800cb28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb2c:	2000      	movs	r0, #0
 800cb2e:	6031      	str	r1, [r6, #0]
 800cb30:	602b      	str	r3, [r5, #0]
 800cb32:	b016      	add	sp, #88	@ 0x58
 800cb34:	bd70      	pop	{r4, r5, r6, pc}
 800cb36:	466a      	mov	r2, sp
 800cb38:	f000 f848 	bl	800cbcc <_fstat_r>
 800cb3c:	2800      	cmp	r0, #0
 800cb3e:	dbec      	blt.n	800cb1a <__swhatbuf_r+0x12>
 800cb40:	9901      	ldr	r1, [sp, #4]
 800cb42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb4a:	4259      	negs	r1, r3
 800cb4c:	4159      	adcs	r1, r3
 800cb4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb52:	e7eb      	b.n	800cb2c <__swhatbuf_r+0x24>

0800cb54 <__smakebuf_r>:
 800cb54:	898b      	ldrh	r3, [r1, #12]
 800cb56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb58:	079d      	lsls	r5, r3, #30
 800cb5a:	4606      	mov	r6, r0
 800cb5c:	460c      	mov	r4, r1
 800cb5e:	d507      	bpl.n	800cb70 <__smakebuf_r+0x1c>
 800cb60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb64:	6023      	str	r3, [r4, #0]
 800cb66:	6123      	str	r3, [r4, #16]
 800cb68:	2301      	movs	r3, #1
 800cb6a:	6163      	str	r3, [r4, #20]
 800cb6c:	b003      	add	sp, #12
 800cb6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb70:	ab01      	add	r3, sp, #4
 800cb72:	466a      	mov	r2, sp
 800cb74:	f7ff ffc8 	bl	800cb08 <__swhatbuf_r>
 800cb78:	9f00      	ldr	r7, [sp, #0]
 800cb7a:	4605      	mov	r5, r0
 800cb7c:	4639      	mov	r1, r7
 800cb7e:	4630      	mov	r0, r6
 800cb80:	f7ff f9ce 	bl	800bf20 <_malloc_r>
 800cb84:	b948      	cbnz	r0, 800cb9a <__smakebuf_r+0x46>
 800cb86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb8a:	059a      	lsls	r2, r3, #22
 800cb8c:	d4ee      	bmi.n	800cb6c <__smakebuf_r+0x18>
 800cb8e:	f023 0303 	bic.w	r3, r3, #3
 800cb92:	f043 0302 	orr.w	r3, r3, #2
 800cb96:	81a3      	strh	r3, [r4, #12]
 800cb98:	e7e2      	b.n	800cb60 <__smakebuf_r+0xc>
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	6020      	str	r0, [r4, #0]
 800cb9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cba2:	81a3      	strh	r3, [r4, #12]
 800cba4:	9b01      	ldr	r3, [sp, #4]
 800cba6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cbaa:	b15b      	cbz	r3, 800cbc4 <__smakebuf_r+0x70>
 800cbac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbb0:	4630      	mov	r0, r6
 800cbb2:	f000 f81d 	bl	800cbf0 <_isatty_r>
 800cbb6:	b128      	cbz	r0, 800cbc4 <__smakebuf_r+0x70>
 800cbb8:	89a3      	ldrh	r3, [r4, #12]
 800cbba:	f023 0303 	bic.w	r3, r3, #3
 800cbbe:	f043 0301 	orr.w	r3, r3, #1
 800cbc2:	81a3      	strh	r3, [r4, #12]
 800cbc4:	89a3      	ldrh	r3, [r4, #12]
 800cbc6:	431d      	orrs	r5, r3
 800cbc8:	81a5      	strh	r5, [r4, #12]
 800cbca:	e7cf      	b.n	800cb6c <__smakebuf_r+0x18>

0800cbcc <_fstat_r>:
 800cbcc:	b538      	push	{r3, r4, r5, lr}
 800cbce:	4d07      	ldr	r5, [pc, #28]	@ (800cbec <_fstat_r+0x20>)
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	4608      	mov	r0, r1
 800cbd6:	4611      	mov	r1, r2
 800cbd8:	602b      	str	r3, [r5, #0]
 800cbda:	f7f6 ff7b 	bl	8003ad4 <_fstat>
 800cbde:	1c43      	adds	r3, r0, #1
 800cbe0:	d102      	bne.n	800cbe8 <_fstat_r+0x1c>
 800cbe2:	682b      	ldr	r3, [r5, #0]
 800cbe4:	b103      	cbz	r3, 800cbe8 <_fstat_r+0x1c>
 800cbe6:	6023      	str	r3, [r4, #0]
 800cbe8:	bd38      	pop	{r3, r4, r5, pc}
 800cbea:	bf00      	nop
 800cbec:	20004ebc 	.word	0x20004ebc

0800cbf0 <_isatty_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	4d06      	ldr	r5, [pc, #24]	@ (800cc0c <_isatty_r+0x1c>)
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	4604      	mov	r4, r0
 800cbf8:	4608      	mov	r0, r1
 800cbfa:	602b      	str	r3, [r5, #0]
 800cbfc:	f7f6 ff7a 	bl	8003af4 <_isatty>
 800cc00:	1c43      	adds	r3, r0, #1
 800cc02:	d102      	bne.n	800cc0a <_isatty_r+0x1a>
 800cc04:	682b      	ldr	r3, [r5, #0]
 800cc06:	b103      	cbz	r3, 800cc0a <_isatty_r+0x1a>
 800cc08:	6023      	str	r3, [r4, #0]
 800cc0a:	bd38      	pop	{r3, r4, r5, pc}
 800cc0c:	20004ebc 	.word	0x20004ebc

0800cc10 <_sbrk_r>:
 800cc10:	b538      	push	{r3, r4, r5, lr}
 800cc12:	4d06      	ldr	r5, [pc, #24]	@ (800cc2c <_sbrk_r+0x1c>)
 800cc14:	2300      	movs	r3, #0
 800cc16:	4604      	mov	r4, r0
 800cc18:	4608      	mov	r0, r1
 800cc1a:	602b      	str	r3, [r5, #0]
 800cc1c:	f7f6 ff82 	bl	8003b24 <_sbrk>
 800cc20:	1c43      	adds	r3, r0, #1
 800cc22:	d102      	bne.n	800cc2a <_sbrk_r+0x1a>
 800cc24:	682b      	ldr	r3, [r5, #0]
 800cc26:	b103      	cbz	r3, 800cc2a <_sbrk_r+0x1a>
 800cc28:	6023      	str	r3, [r4, #0]
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}
 800cc2c:	20004ebc 	.word	0x20004ebc

0800cc30 <__assert_func>:
 800cc30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc32:	4614      	mov	r4, r2
 800cc34:	461a      	mov	r2, r3
 800cc36:	4b09      	ldr	r3, [pc, #36]	@ (800cc5c <__assert_func+0x2c>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4605      	mov	r5, r0
 800cc3c:	68d8      	ldr	r0, [r3, #12]
 800cc3e:	b14c      	cbz	r4, 800cc54 <__assert_func+0x24>
 800cc40:	4b07      	ldr	r3, [pc, #28]	@ (800cc60 <__assert_func+0x30>)
 800cc42:	9100      	str	r1, [sp, #0]
 800cc44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc48:	4906      	ldr	r1, [pc, #24]	@ (800cc64 <__assert_func+0x34>)
 800cc4a:	462b      	mov	r3, r5
 800cc4c:	f000 f842 	bl	800ccd4 <fiprintf>
 800cc50:	f000 f852 	bl	800ccf8 <abort>
 800cc54:	4b04      	ldr	r3, [pc, #16]	@ (800cc68 <__assert_func+0x38>)
 800cc56:	461c      	mov	r4, r3
 800cc58:	e7f3      	b.n	800cc42 <__assert_func+0x12>
 800cc5a:	bf00      	nop
 800cc5c:	2000001c 	.word	0x2000001c
 800cc60:	0800d33d 	.word	0x0800d33d
 800cc64:	0800d34a 	.word	0x0800d34a
 800cc68:	0800d378 	.word	0x0800d378

0800cc6c <_calloc_r>:
 800cc6c:	b570      	push	{r4, r5, r6, lr}
 800cc6e:	fba1 5402 	umull	r5, r4, r1, r2
 800cc72:	b934      	cbnz	r4, 800cc82 <_calloc_r+0x16>
 800cc74:	4629      	mov	r1, r5
 800cc76:	f7ff f953 	bl	800bf20 <_malloc_r>
 800cc7a:	4606      	mov	r6, r0
 800cc7c:	b928      	cbnz	r0, 800cc8a <_calloc_r+0x1e>
 800cc7e:	4630      	mov	r0, r6
 800cc80:	bd70      	pop	{r4, r5, r6, pc}
 800cc82:	220c      	movs	r2, #12
 800cc84:	6002      	str	r2, [r0, #0]
 800cc86:	2600      	movs	r6, #0
 800cc88:	e7f9      	b.n	800cc7e <_calloc_r+0x12>
 800cc8a:	462a      	mov	r2, r5
 800cc8c:	4621      	mov	r1, r4
 800cc8e:	f7fe f991 	bl	800afb4 <memset>
 800cc92:	e7f4      	b.n	800cc7e <_calloc_r+0x12>

0800cc94 <__ascii_mbtowc>:
 800cc94:	b082      	sub	sp, #8
 800cc96:	b901      	cbnz	r1, 800cc9a <__ascii_mbtowc+0x6>
 800cc98:	a901      	add	r1, sp, #4
 800cc9a:	b142      	cbz	r2, 800ccae <__ascii_mbtowc+0x1a>
 800cc9c:	b14b      	cbz	r3, 800ccb2 <__ascii_mbtowc+0x1e>
 800cc9e:	7813      	ldrb	r3, [r2, #0]
 800cca0:	600b      	str	r3, [r1, #0]
 800cca2:	7812      	ldrb	r2, [r2, #0]
 800cca4:	1e10      	subs	r0, r2, #0
 800cca6:	bf18      	it	ne
 800cca8:	2001      	movne	r0, #1
 800ccaa:	b002      	add	sp, #8
 800ccac:	4770      	bx	lr
 800ccae:	4610      	mov	r0, r2
 800ccb0:	e7fb      	b.n	800ccaa <__ascii_mbtowc+0x16>
 800ccb2:	f06f 0001 	mvn.w	r0, #1
 800ccb6:	e7f8      	b.n	800ccaa <__ascii_mbtowc+0x16>

0800ccb8 <__ascii_wctomb>:
 800ccb8:	4603      	mov	r3, r0
 800ccba:	4608      	mov	r0, r1
 800ccbc:	b141      	cbz	r1, 800ccd0 <__ascii_wctomb+0x18>
 800ccbe:	2aff      	cmp	r2, #255	@ 0xff
 800ccc0:	d904      	bls.n	800cccc <__ascii_wctomb+0x14>
 800ccc2:	228a      	movs	r2, #138	@ 0x8a
 800ccc4:	601a      	str	r2, [r3, #0]
 800ccc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccca:	4770      	bx	lr
 800cccc:	700a      	strb	r2, [r1, #0]
 800ccce:	2001      	movs	r0, #1
 800ccd0:	4770      	bx	lr
	...

0800ccd4 <fiprintf>:
 800ccd4:	b40e      	push	{r1, r2, r3}
 800ccd6:	b503      	push	{r0, r1, lr}
 800ccd8:	4601      	mov	r1, r0
 800ccda:	ab03      	add	r3, sp, #12
 800ccdc:	4805      	ldr	r0, [pc, #20]	@ (800ccf4 <fiprintf+0x20>)
 800ccde:	f853 2b04 	ldr.w	r2, [r3], #4
 800cce2:	6800      	ldr	r0, [r0, #0]
 800cce4:	9301      	str	r3, [sp, #4]
 800cce6:	f7ff fd4b 	bl	800c780 <_vfiprintf_r>
 800ccea:	b002      	add	sp, #8
 800ccec:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccf0:	b003      	add	sp, #12
 800ccf2:	4770      	bx	lr
 800ccf4:	2000001c 	.word	0x2000001c

0800ccf8 <abort>:
 800ccf8:	b508      	push	{r3, lr}
 800ccfa:	2006      	movs	r0, #6
 800ccfc:	f000 f82c 	bl	800cd58 <raise>
 800cd00:	2001      	movs	r0, #1
 800cd02:	f7f6 fed0 	bl	8003aa6 <_exit>

0800cd06 <_raise_r>:
 800cd06:	291f      	cmp	r1, #31
 800cd08:	b538      	push	{r3, r4, r5, lr}
 800cd0a:	4605      	mov	r5, r0
 800cd0c:	460c      	mov	r4, r1
 800cd0e:	d904      	bls.n	800cd1a <_raise_r+0x14>
 800cd10:	2316      	movs	r3, #22
 800cd12:	6003      	str	r3, [r0, #0]
 800cd14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd18:	bd38      	pop	{r3, r4, r5, pc}
 800cd1a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cd1c:	b112      	cbz	r2, 800cd24 <_raise_r+0x1e>
 800cd1e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd22:	b94b      	cbnz	r3, 800cd38 <_raise_r+0x32>
 800cd24:	4628      	mov	r0, r5
 800cd26:	f000 f831 	bl	800cd8c <_getpid_r>
 800cd2a:	4622      	mov	r2, r4
 800cd2c:	4601      	mov	r1, r0
 800cd2e:	4628      	mov	r0, r5
 800cd30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd34:	f000 b818 	b.w	800cd68 <_kill_r>
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d00a      	beq.n	800cd52 <_raise_r+0x4c>
 800cd3c:	1c59      	adds	r1, r3, #1
 800cd3e:	d103      	bne.n	800cd48 <_raise_r+0x42>
 800cd40:	2316      	movs	r3, #22
 800cd42:	6003      	str	r3, [r0, #0]
 800cd44:	2001      	movs	r0, #1
 800cd46:	e7e7      	b.n	800cd18 <_raise_r+0x12>
 800cd48:	2100      	movs	r1, #0
 800cd4a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cd4e:	4620      	mov	r0, r4
 800cd50:	4798      	blx	r3
 800cd52:	2000      	movs	r0, #0
 800cd54:	e7e0      	b.n	800cd18 <_raise_r+0x12>
	...

0800cd58 <raise>:
 800cd58:	4b02      	ldr	r3, [pc, #8]	@ (800cd64 <raise+0xc>)
 800cd5a:	4601      	mov	r1, r0
 800cd5c:	6818      	ldr	r0, [r3, #0]
 800cd5e:	f7ff bfd2 	b.w	800cd06 <_raise_r>
 800cd62:	bf00      	nop
 800cd64:	2000001c 	.word	0x2000001c

0800cd68 <_kill_r>:
 800cd68:	b538      	push	{r3, r4, r5, lr}
 800cd6a:	4d07      	ldr	r5, [pc, #28]	@ (800cd88 <_kill_r+0x20>)
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	4604      	mov	r4, r0
 800cd70:	4608      	mov	r0, r1
 800cd72:	4611      	mov	r1, r2
 800cd74:	602b      	str	r3, [r5, #0]
 800cd76:	f7f6 fe86 	bl	8003a86 <_kill>
 800cd7a:	1c43      	adds	r3, r0, #1
 800cd7c:	d102      	bne.n	800cd84 <_kill_r+0x1c>
 800cd7e:	682b      	ldr	r3, [r5, #0]
 800cd80:	b103      	cbz	r3, 800cd84 <_kill_r+0x1c>
 800cd82:	6023      	str	r3, [r4, #0]
 800cd84:	bd38      	pop	{r3, r4, r5, pc}
 800cd86:	bf00      	nop
 800cd88:	20004ebc 	.word	0x20004ebc

0800cd8c <_getpid_r>:
 800cd8c:	f7f6 be73 	b.w	8003a76 <_getpid>

0800cd90 <_init>:
 800cd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd92:	bf00      	nop
 800cd94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd96:	bc08      	pop	{r3}
 800cd98:	469e      	mov	lr, r3
 800cd9a:	4770      	bx	lr

0800cd9c <_fini>:
 800cd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd9e:	bf00      	nop
 800cda0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cda2:	bc08      	pop	{r3}
 800cda4:	469e      	mov	lr, r3
 800cda6:	4770      	bx	lr
