Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Kim Marzo/Desktop/CS_S19/CECS201/LAB5/LAB5_TF_isim_beh.exe -prj C:/Users/Kim Marzo/Desktop/CS_S19/CECS201/LAB5/LAB5_TF_beh.prj work.LAB5_TF work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kim Marzo/Desktop/CS_S19/CECS201/LAB5/LAB5_VM.v" into library work
Analyzing Verilog file "C:/Users/Kim Marzo/Desktop/CS_S19/CECS201/LAB5/LAB5_TF.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100776 KB
Fuse CPU Usage: 327 ms
Compiling module LAB5_VM
Compiling module LAB5_TF
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Kim Marzo/Desktop/CS_S19/CECS201/LAB5/LAB5_TF_isim_beh.exe
Fuse Memory Usage: 106252 KB
Fuse CPU Usage: 374 ms
