{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761937205710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 14:00:05 2025 " "Processing started: Fri Oct 31 14:00:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761937205710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761937205710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761937205711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761937206247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761937206979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761937206979 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761937207004 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761937207004 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761937209563 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761937210114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761937210139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761937221151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761937221151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.273 " "Worst-case setup slack is -16.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.273         -248628.738 iCLK  " "  -16.273         -248628.738 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937221154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.490 " "Worst-case hold slack is 1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.490               0.000 iCLK  " "    1.490               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937221315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937221323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937221330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.741 " "Worst-case minimum pulse width slack is 9.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 iCLK  " "    9.741               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937221358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937221358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.273 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937222793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.273 (VIOLATED) " "Path #1: Setup slack is -16.273 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~12380 " "From Node    : mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.066      3.066  R        clock network delay " "     3.066      3.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.232     uTco  mem:IMem\|ram~12380 " "     3.298      0.232     uTco  mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF  CELL  IMem\|ram~12380\|q " "     3.298      0.000 FF  CELL  IMem\|ram~12380\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.625      0.327 FF    IC  IMem\|ram~39569\|datad " "     3.625      0.327 FF    IC  IMem\|ram~39569\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.125 FF  CELL  IMem\|ram~39569\|combout " "     3.750      0.125 FF  CELL  IMem\|ram~39569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.815      1.065 FF    IC  IMem\|ram~39570\|datad " "     4.815      1.065 FF    IC  IMem\|ram~39570\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.965      0.150 FR  CELL  IMem\|ram~39570\|combout " "     4.965      0.150 FR  CELL  IMem\|ram~39570\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.168      0.203 RR    IC  IMem\|ram~39571\|datac " "     5.168      0.203 RR    IC  IMem\|ram~39571\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.455      0.287 RR  CELL  IMem\|ram~39571\|combout " "     5.455      0.287 RR  CELL  IMem\|ram~39571\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.042      1.587 RR    IC  IMem\|ram~39574\|datad " "     7.042      1.587 RR    IC  IMem\|ram~39574\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.181      0.139 RF  CELL  IMem\|ram~39574\|combout " "     7.181      0.139 RF  CELL  IMem\|ram~39574\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.415      0.234 FF    IC  IMem\|ram~39575\|datac " "     7.415      0.234 FF    IC  IMem\|ram~39575\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.696      0.281 FF  CELL  IMem\|ram~39575\|combout " "     7.696      0.281 FF  CELL  IMem\|ram~39575\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.931      0.235 FF    IC  IMem\|ram~39586\|datac " "     7.931      0.235 FF    IC  IMem\|ram~39586\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.212      0.281 FF  CELL  IMem\|ram~39586\|combout " "     8.212      0.281 FF  CELL  IMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.442      0.230 FF    IC  IMem\|ram~39629\|datad " "     8.442      0.230 FF    IC  IMem\|ram~39629\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.567      0.125 FF  CELL  IMem\|ram~39629\|combout " "     8.567      0.125 FF  CELL  IMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.243      1.676 FF    IC  IMem\|ram~39672\|dataa " "    10.243      1.676 FF    IC  IMem\|ram~39672\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.647      0.404 FF  CELL  IMem\|ram~39672\|combout " "    10.647      0.404 FF  CELL  IMem\|ram~39672\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.874      0.227 FF    IC  IMem\|ram~39843\|datad " "    10.874      0.227 FF    IC  IMem\|ram~39843\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.999      0.125 FF  CELL  IMem\|ram~39843\|combout " "    10.999      0.125 FF  CELL  IMem\|ram~39843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.232      0.233 FF    IC  IMem\|ram~40014\|datac " "    11.232      0.233 FF    IC  IMem\|ram~40014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.513      0.281 FF  CELL  IMem\|ram~40014\|combout " "    11.513      0.281 FF  CELL  IMem\|ram~40014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.568      2.055 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad " "    13.568      2.055 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.693      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout " "    13.693      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.959      0.266 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab " "    13.959      0.266 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.384      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout " "    14.384      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      1.454 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad " "    15.838      1.454 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.963      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout " "    15.963      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.191      0.228 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad " "    16.191      0.228 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.341      0.150 FR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout " "    16.341      0.150 FR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.545      0.204 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad " "    16.545      0.204 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.700      0.155 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout " "    16.700      0.155 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.904      0.204 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad " "    16.904      0.204 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.043      0.139 RF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout " "    17.043      0.139 RF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.301      0.258 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac " "    17.301      0.258 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.581      0.280 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout " "    17.581      0.280 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.038      1.457 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac " "    19.038      1.457 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.319      0.281 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout " "    19.319      0.281 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.557      0.238 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad " "    19.557      0.238 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.682      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout " "    19.682      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.931      0.249 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad " "    19.931      0.249 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.056      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout " "    20.056      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.306      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad " "    20.306      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.431      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout " "    20.431      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.680      0.249 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad " "    20.680      0.249 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.805      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout " "    20.805      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.055      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad " "    21.055      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.180      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout " "    21.180      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.430      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad " "    21.430      0.250 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.555      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout " "    21.555      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.814      0.259 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac " "    21.814      0.259 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.095      0.281 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout " "    22.095      0.281 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.852      0.757 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad " "    22.852      0.757 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.977      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout " "    22.977      0.125 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.211      0.234 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac " "    23.211      0.234 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.491      0.280 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout " "    23.491      0.280 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.797      2.306 FF    IC  DMem\|ram~33566\|dataa " "    25.797      2.306 FF    IC  DMem\|ram~33566\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.221      0.424 FF  CELL  DMem\|ram~33566\|combout " "    26.221      0.424 FF  CELL  DMem\|ram~33566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.448      0.227 FF    IC  DMem\|ram~33567\|datad " "    26.448      0.227 FF    IC  DMem\|ram~33567\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.598      0.150 FR  CELL  DMem\|ram~33567\|combout " "    26.598      0.150 FR  CELL  DMem\|ram~33567\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.524      0.926 RR    IC  DMem\|ram~33575\|dataa " "    27.524      0.926 RR    IC  DMem\|ram~33575\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.921      0.397 RR  CELL  DMem\|ram~33575\|combout " "    27.921      0.397 RR  CELL  DMem\|ram~33575\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.123      0.202 RR    IC  DMem\|ram~33576\|datac " "    28.123      0.202 RR    IC  DMem\|ram~33576\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.408      0.285 RR  CELL  DMem\|ram~33576\|combout " "    28.408      0.285 RR  CELL  DMem\|ram~33576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.979      1.571 RR    IC  DMem\|ram~33619\|datac " "    29.979      1.571 RR    IC  DMem\|ram~33619\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.266      0.287 RR  CELL  DMem\|ram~33619\|combout " "    30.266      0.287 RR  CELL  DMem\|ram~33619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.257      3.991 RR    IC  DMem\|ram~33662\|datad " "    34.257      3.991 RR    IC  DMem\|ram~33662\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.396      0.139 RF  CELL  DMem\|ram~33662\|combout " "    34.396      0.139 RF  CELL  DMem\|ram~33662\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.672      0.276 FF    IC  DMem\|ram~34174\|dataa " "    34.672      0.276 FF    IC  DMem\|ram~34174\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.096      0.424 FF  CELL  DMem\|ram~34174\|combout " "    35.096      0.424 FF  CELL  DMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.340      0.244 FF    IC  g_DMEMSignExtender\|Mux0~1\|datac " "    35.340      0.244 FF    IC  g_DMEMSignExtender\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.620      0.280 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    35.620      0.280 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.846      1.226 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac " "    36.846      1.226 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.127      0.281 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout " "    37.127      0.281 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.352      0.225 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad " "    37.352      0.225 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.477      0.125 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout " "    37.477      0.125 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.284      1.807 FF    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata " "    39.284      1.807 FF    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.685      0.401 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    39.685      0.401 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.406      3.406  R        clock network delay " "    23.406      3.406  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.414      0.008           clock pessimism removed " "    23.414      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.394     -0.020           clock uncertainty " "    23.394     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412      0.018     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    23.412      0.018     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.685 " "Data Arrival Time  :    39.685" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.412 " "Data Required Time :    23.412" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.273 (VIOLATED) " "Slack              :   -16.273 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937222794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.490 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.490" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937222980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.490  " "Path #1: Hold slack is 1.490 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32783 " "To Node      : mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.422      3.422  R        clock network delay " "     3.422      3.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.654      0.232     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "     3.654      0.232     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.654      0.000 FF  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q " "     3.654      0.000 FF  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.654      0.000 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac " "     3.654      0.000 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.015      0.361 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout " "     4.015      0.361 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.233      0.218 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad " "     4.233      0.218 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.353      0.120 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout " "     4.353      0.120 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.570      0.217 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad " "     4.570      0.217 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      0.120 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout " "     4.690      0.120 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      0.000 FF    IC  DMem\|ram~32783\|d " "     4.690      0.000 FF    IC  DMem\|ram~32783\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.766      0.076 FF  CELL  mem:DMem\|ram~32783 " "     4.766      0.076 FF  CELL  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.122      3.122  R        clock network delay " "     3.122      3.122  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090     -0.032           clock pessimism removed " "     3.090     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      0.000           clock uncertainty " "     3.090      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.186      uTh  mem:DMem\|ram~32783 " "     3.276      0.186      uTh  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.766 " "Data Arrival Time  :     4.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.276 " "Data Required Time :     3.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.490  " "Slack              :     1.490 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937222980 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937222980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761937222981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761937223056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761937226418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761937228521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761937228521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.463 " "Worst-case setup slack is -13.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.463         -178262.112 iCLK  " "  -13.463         -178262.112 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937228524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.340 " "Worst-case hold slack is 1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340               0.000 iCLK  " "    1.340               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937228672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937228677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937228680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937228710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937228710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.463 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230055 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230055 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937230055 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.463 (VIOLATED) " "Path #1: Setup slack is -13.463 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~12380 " "From Node    : mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.784      2.784  R        clock network delay " "     2.784      2.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.213     uTco  mem:IMem\|ram~12380 " "     2.997      0.213     uTco  mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.997      0.000 RR  CELL  IMem\|ram~12380\|q " "     2.997      0.000 RR  CELL  IMem\|ram~12380\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.234 RR    IC  IMem\|ram~39569\|datad " "     3.231      0.234 RR    IC  IMem\|ram~39569\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.375      0.144 RR  CELL  IMem\|ram~39569\|combout " "     3.375      0.144 RR  CELL  IMem\|ram~39569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.377      1.002 RR    IC  IMem\|ram~39570\|datad " "     4.377      1.002 RR    IC  IMem\|ram~39570\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.521      0.144 RR  CELL  IMem\|ram~39570\|combout " "     4.521      0.144 RR  CELL  IMem\|ram~39570\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.707      0.186 RR    IC  IMem\|ram~39571\|datac " "     4.707      0.186 RR    IC  IMem\|ram~39571\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.972      0.265 RR  CELL  IMem\|ram~39571\|combout " "     4.972      0.265 RR  CELL  IMem\|ram~39571\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.471      1.499 RR    IC  IMem\|ram~39574\|datad " "     6.471      1.499 RR    IC  IMem\|ram~39574\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.615      0.144 RR  CELL  IMem\|ram~39574\|combout " "     6.615      0.144 RR  CELL  IMem\|ram~39574\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.801      0.186 RR    IC  IMem\|ram~39575\|datac " "     6.801      0.186 RR    IC  IMem\|ram~39575\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.066      0.265 RR  CELL  IMem\|ram~39575\|combout " "     7.066      0.265 RR  CELL  IMem\|ram~39575\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.252      0.186 RR    IC  IMem\|ram~39586\|datac " "     7.252      0.186 RR    IC  IMem\|ram~39586\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.517      0.265 RR  CELL  IMem\|ram~39586\|combout " "     7.517      0.265 RR  CELL  IMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.707      0.190 RR    IC  IMem\|ram~39629\|datad " "     7.707      0.190 RR    IC  IMem\|ram~39629\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      0.144 RR  CELL  IMem\|ram~39629\|combout " "     7.851      0.144 RR  CELL  IMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.415      1.564 RR    IC  IMem\|ram~39672\|dataa " "     9.415      1.564 RR    IC  IMem\|ram~39672\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.795      0.380 RR  CELL  IMem\|ram~39672\|combout " "     9.795      0.380 RR  CELL  IMem\|ram~39672\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.983      0.188 RR    IC  IMem\|ram~39843\|datad " "     9.983      0.188 RR    IC  IMem\|ram~39843\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.127      0.144 RR  CELL  IMem\|ram~39843\|combout " "    10.127      0.144 RR  CELL  IMem\|ram~39843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.312      0.185 RR    IC  IMem\|ram~40014\|datac " "    10.312      0.185 RR    IC  IMem\|ram~40014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.577      0.265 RR  CELL  IMem\|ram~40014\|combout " "    10.577      0.265 RR  CELL  IMem\|ram~40014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.437      1.860 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad " "    12.437      1.860 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.581      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout " "    12.581      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.796      0.215 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab " "    12.796      0.215 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.177      0.381 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout " "    13.177      0.381 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      1.334 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad " "    14.511      1.334 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.655      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout " "    14.655      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.189 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad " "    14.844      0.189 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.988      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout " "    14.988      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.176      0.188 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad " "    15.176      0.188 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.320      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout " "    15.320      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.508      0.188 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad " "    15.508      0.188 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.652      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout " "    15.652      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.860      0.208 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac " "    15.860      0.208 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.125      0.265 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout " "    16.125      0.265 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.459      1.334 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac " "    17.459      1.334 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.724      0.265 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout " "    17.724      0.265 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.919      0.195 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad " "    17.919      0.195 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.063      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout " "    18.063      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.272      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad " "    18.272      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.416      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout " "    18.416      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.625      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad " "    18.625      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.769      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout " "    18.769      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.978      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad " "    18.978      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.122      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout " "    19.122      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.331      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad " "    19.331      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.475      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout " "    19.475      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.684      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad " "    19.684      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.828      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout " "    19.828      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.037      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac " "    20.037      0.209 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.302      0.265 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout " "    20.302      0.265 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.008      0.706 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad " "    21.008      0.706 RR    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.152      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout " "    21.152      0.144 RR  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.338      0.186 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac " "    21.338      0.186 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.603      0.265 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout " "    21.603      0.265 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.550      1.947 RR    IC  DMem\|ram~33545\|dataa " "    23.550      1.947 RR    IC  DMem\|ram~33545\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.908      0.358 RR  CELL  DMem\|ram~33545\|combout " "    23.908      0.358 RR  CELL  DMem\|ram~33545\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.536      0.628 RR    IC  DMem\|ram~33546\|datad " "    24.536      0.628 RR    IC  DMem\|ram~33546\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.661      0.125 RF  CELL  DMem\|ram~33546\|combout " "    24.661      0.125 RF  CELL  DMem\|ram~33546\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.903      0.242 FF    IC  DMem\|ram~33554\|datab " "    24.903      0.242 FF    IC  DMem\|ram~33554\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.281      0.378 FF  CELL  DMem\|ram~33554\|combout " "    25.281      0.378 FF  CELL  DMem\|ram~33554\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.492      0.211 FF    IC  DMem\|ram~33565\|datac " "    25.492      0.211 FF    IC  DMem\|ram~33565\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.744      0.252 FF  CELL  DMem\|ram~33565\|combout " "    25.744      0.252 FF  CELL  DMem\|ram~33565\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.950      0.206 FF    IC  DMem\|ram~33576\|datad " "    25.950      0.206 FF    IC  DMem\|ram~33576\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.084      0.134 FR  CELL  DMem\|ram~33576\|combout " "    26.084      0.134 FR  CELL  DMem\|ram~33576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.554      1.470 RR    IC  DMem\|ram~33619\|datac " "    27.554      1.470 RR    IC  DMem\|ram~33619\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.819      0.265 RR  CELL  DMem\|ram~33619\|combout " "    27.819      0.265 RR  CELL  DMem\|ram~33619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.571      3.752 RR    IC  DMem\|ram~33662\|datad " "    31.571      3.752 RR    IC  DMem\|ram~33662\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.715      0.144 RR  CELL  DMem\|ram~33662\|combout " "    31.715      0.144 RR  CELL  DMem\|ram~33662\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.933      0.218 RR    IC  DMem\|ram~34174\|dataa " "    31.933      0.218 RR    IC  DMem\|ram~34174\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.291      0.358 RR  CELL  DMem\|ram~34174\|combout " "    32.291      0.358 RR  CELL  DMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.482      0.191 RR    IC  g_DMEMSignExtender\|Mux0~1\|datac " "    32.482      0.191 RR    IC  g_DMEMSignExtender\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.747      0.265 RR  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    32.747      0.265 RR  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.939      1.192 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac " "    33.939      1.192 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.204      0.265 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout " "    34.204      0.265 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.391      0.187 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad " "    34.391      0.187 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.535      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout " "    34.535      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.196      1.661 RR    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata " "    36.196      1.661 RR    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.566      0.370 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    36.566      0.370 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.097      3.097  R        clock network delay " "    23.097      3.097  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.104      0.007           clock pessimism removed " "    23.104      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.084     -0.020           clock uncertainty " "    23.084     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.103      0.019     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    23.103      0.019     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.566 " "Data Arrival Time  :    36.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.103 " "Data Required Time :    23.103" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.463 (VIOLATED) " "Slack              :   -13.463 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230056 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937230056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937230202 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.340  " "Path #1: Hold slack is 1.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32783 " "To Node      : mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.114      3.114  R        clock network delay " "     3.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.213     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "     3.327      0.213     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 FF  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q " "     3.327      0.000 FF  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac " "     3.327      0.000 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.319 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout " "     3.646      0.319 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.844      0.198 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad " "     3.844      0.198 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.105 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout " "     3.949      0.105 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.146      0.197 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad " "     4.146      0.197 FF    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.105 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout " "     4.251      0.105 FF  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.000 FF    IC  DMem\|ram~32783\|d " "     4.251      0.000 FF    IC  DMem\|ram~32783\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.316      0.065 FF  CELL  mem:DMem\|ram~32783 " "     4.316      0.065 FF  CELL  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.833      2.833  R        clock network delay " "     2.833      2.833  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805     -0.028           clock pessimism removed " "     2.805     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      0.000           clock uncertainty " "     2.805      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      0.171      uTh  mem:DMem\|ram~32783 " "     2.976      0.171      uTh  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.316 " "Data Arrival Time  :     4.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.976 " "Data Required Time :     2.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.340  " "Slack              :     1.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937230202 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937230202 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761937230203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.051 " "Worst-case setup slack is 1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 iCLK  " "    1.051               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937231391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.677 " "Worst-case hold slack is 0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.677               0.000 iCLK  " "    0.677               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937231535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937231538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761937231542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.406 " "Worst-case minimum pulse width slack is 9.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.406               0.000 iCLK  " "    9.406               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761937231571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761937231571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.051 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.051" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937232929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.051  " "Path #1: Setup slack is 1.051 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~12380 " "From Node    : mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.635      1.635  R        clock network delay " "     1.635      1.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.105     uTco  mem:IMem\|ram~12380 " "     1.740      0.105     uTco  mem:IMem\|ram~12380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.000 FF  CELL  IMem\|ram~12380\|q " "     1.740      0.000 FF  CELL  IMem\|ram~12380\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.156 FF    IC  IMem\|ram~39569\|datad " "     1.896      0.156 FF    IC  IMem\|ram~39569\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.959      0.063 FF  CELL  IMem\|ram~39569\|combout " "     1.959      0.063 FF  CELL  IMem\|ram~39569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.585 FF    IC  IMem\|ram~39570\|datad " "     2.544      0.585 FF    IC  IMem\|ram~39570\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.063 FF  CELL  IMem\|ram~39570\|combout " "     2.607      0.063 FF  CELL  IMem\|ram~39570\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.719      0.112 FF    IC  IMem\|ram~39571\|datac " "     2.719      0.112 FF    IC  IMem\|ram~39571\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      0.133 FF  CELL  IMem\|ram~39571\|combout " "     2.852      0.133 FF  CELL  IMem\|ram~39571\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.714      0.862 FF    IC  IMem\|ram~39574\|datad " "     3.714      0.862 FF    IC  IMem\|ram~39574\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.777      0.063 FF  CELL  IMem\|ram~39574\|combout " "     3.777      0.063 FF  CELL  IMem\|ram~39574\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.889      0.112 FF    IC  IMem\|ram~39575\|datac " "     3.889      0.112 FF    IC  IMem\|ram~39575\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.022      0.133 FF  CELL  IMem\|ram~39575\|combout " "     4.022      0.133 FF  CELL  IMem\|ram~39575\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.112 FF    IC  IMem\|ram~39586\|datac " "     4.134      0.112 FF    IC  IMem\|ram~39586\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      0.133 FF  CELL  IMem\|ram~39586\|combout " "     4.267      0.133 FF  CELL  IMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.378      0.111 FF    IC  IMem\|ram~39629\|datad " "     4.378      0.111 FF    IC  IMem\|ram~39629\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.063 FF  CELL  IMem\|ram~39629\|combout " "     4.441      0.063 FF  CELL  IMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.934 FF    IC  IMem\|ram~39672\|dataa " "     5.375      0.934 FF    IC  IMem\|ram~39672\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.568      0.193 FF  CELL  IMem\|ram~39672\|combout " "     5.568      0.193 FF  CELL  IMem\|ram~39672\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.675      0.107 FF    IC  IMem\|ram~39843\|datad " "     5.675      0.107 FF    IC  IMem\|ram~39843\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.738      0.063 FF  CELL  IMem\|ram~39843\|combout " "     5.738      0.063 FF  CELL  IMem\|ram~39843\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.850      0.112 FF    IC  IMem\|ram~40014\|datac " "     5.850      0.112 FF    IC  IMem\|ram~40014\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.983      0.133 FF  CELL  IMem\|ram~40014\|combout " "     5.983      0.133 FF  CELL  IMem\|ram~40014\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.165      1.182 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad " "     7.165      1.182 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout " "     7.228      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.357      0.129 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab " "     7.357      0.129 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.564      0.207 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout " "     7.564      0.207 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.365      0.801 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad " "     8.365      0.801 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.428      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout " "     8.428      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.537      0.109 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad " "     8.537      0.109 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.600      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout " "     8.600      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.708      0.108 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad " "     8.708      0.108 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.771      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout " "     8.771      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.878      0.107 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad " "     8.878      0.107 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.941      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout " "     8.941      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.066      0.125 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac " "     9.066      0.125 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.199      0.133 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout " "     9.199      0.133 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.018      0.819 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac " "    10.018      0.819 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.151      0.133 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout " "    10.151      0.133 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:1:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.265      0.114 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad " "    10.265      0.114 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.328      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout " "    10.328      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:2:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.446      0.118 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad " "    10.446      0.118 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.509      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout " "    10.509      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:3:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.629      0.120 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad " "    10.629      0.120 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.692      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout " "    10.692      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:4:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.810      0.118 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad " "    10.810      0.118 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.873      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout " "    10.873      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:5:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.993      0.120 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad " "    10.993      0.120 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.056      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout " "    11.056      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:6:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.175      0.119 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad " "    11.175      0.119 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.238      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout " "    11.238      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:7:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.363      0.125 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac " "    11.363      0.125 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.496      0.133 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout " "    11.496      0.133 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:8:ADDI\|g_O2F\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.905      0.409 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad " "    11.905      0.409 FF    IC  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.968      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout " "    11.968      0.063 FF  CELL  g_ALU\|g_AddSub\|g_Rip\|\\G_NBit_RipAdder:9:ADDI\|g_O1F\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.080      0.112 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac " "    12.080      0.112 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.213      0.133 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout " "    12.213      0.133 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[9\]~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.438      1.225 FF    IC  DMem\|ram~33568\|datad " "    13.438      1.225 FF    IC  DMem\|ram~33568\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.501      0.063 FF  CELL  DMem\|ram~33568\|combout " "    13.501      0.063 FF  CELL  DMem\|ram~33568\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      0.130 FF    IC  DMem\|ram~33569\|datab " "    13.631      0.130 FF    IC  DMem\|ram~33569\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.838      0.207 FF  CELL  DMem\|ram~33569\|combout " "    13.838      0.207 FF  CELL  DMem\|ram~33569\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.200      0.362 FF    IC  DMem\|ram~33572\|datac " "    14.200      0.362 FF    IC  DMem\|ram~33572\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.333      0.133 FF  CELL  DMem\|ram~33572\|combout " "    14.333      0.133 FF  CELL  DMem\|ram~33572\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.442      0.109 FF    IC  DMem\|ram~33575\|datac " "    14.442      0.109 FF    IC  DMem\|ram~33575\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.575      0.133 FF  CELL  DMem\|ram~33575\|combout " "    14.575      0.133 FF  CELL  DMem\|ram~33575\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.686      0.111 FF    IC  DMem\|ram~33576\|datac " "    14.686      0.111 FF    IC  DMem\|ram~33576\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.819      0.133 FF  CELL  DMem\|ram~33576\|combout " "    14.819      0.133 FF  CELL  DMem\|ram~33576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.659      0.840 FF    IC  DMem\|ram~33619\|datac " "    15.659      0.840 FF    IC  DMem\|ram~33619\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.792      0.133 FF  CELL  DMem\|ram~33619\|combout " "    15.792      0.133 FF  CELL  DMem\|ram~33619\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.928      2.136 FF    IC  DMem\|ram~33662\|datad " "    17.928      2.136 FF    IC  DMem\|ram~33662\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.991      0.063 FF  CELL  DMem\|ram~33662\|combout " "    17.991      0.063 FF  CELL  DMem\|ram~33662\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.124      0.133 FF    IC  DMem\|ram~34174\|dataa " "    18.124      0.133 FF    IC  DMem\|ram~34174\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.328      0.204 FF  CELL  DMem\|ram~34174\|combout " "    18.328      0.204 FF  CELL  DMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.445      0.117 FF    IC  g_DMEMSignExtender\|Mux0~1\|datac " "    18.445      0.117 FF    IC  g_DMEMSignExtender\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.578      0.133 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    18.578      0.133 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.244      0.666 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac " "    19.244      0.666 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.377      0.133 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout " "    19.377      0.133 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.484      0.107 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad " "    19.484      0.107 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.547      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout " "    19.547      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:8:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.553      1.006 FF    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata " "    20.553      1.006 FF    IC  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:8:REG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.728      0.175 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    20.728      0.175 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787      1.787  R        clock network delay " "    21.787      1.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.792      0.005           clock pessimism removed " "    21.792      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.772     -0.020           clock uncertainty " "    21.772     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.779      0.007     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q " "    21.779      0.007     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:8:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.728 " "Data Arrival Time  :    20.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.779 " "Data Required Time :    21.779" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.051  " "Slack              :     1.051 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937232930 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937232930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.677 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.677" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937233076 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.677  " "Path #1: Hold slack is 0.677 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32783 " "To Node      : mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      1.804  R        clock network delay " "     1.804      1.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.105     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q " "     1.909      0.105     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:3:REG\|dffg:\\G_NBIT_REG:4:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q " "     1.909      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:3:REG\|\\G_NBIT_REG:4:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac " "     1.909      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.171 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout " "     2.080      0.171 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.166      0.086 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad " "     2.166      0.086 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.231      0.065 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout " "     2.231      0.065 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.317      0.086 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad " "     2.317      0.086 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux27~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.382      0.065 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout " "     2.382      0.065 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux27~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.382      0.000 RR    IC  DMem\|ram~32783\|d " "     2.382      0.000 RR    IC  DMem\|ram~32783\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.413      0.031 RR  CELL  mem:DMem\|ram~32783 " "     2.413      0.031 RR  CELL  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      1.672  R        clock network delay " "     1.672      1.672  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652     -0.020           clock pessimism removed " "     1.652     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000           clock uncertainty " "     1.652      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.736      0.084      uTh  mem:DMem\|ram~32783 " "     1.736      0.084      uTh  mem:DMem\|ram~32783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.413 " "Data Arrival Time  :     2.413" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.736 " "Data Required Time :     1.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.677  " "Slack              :     0.677 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761937233076 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761937233076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761937256711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761937281411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2771 " "Peak virtual memory: 2771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761937283087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 14:01:23 2025 " "Processing ended: Fri Oct 31 14:01:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761937283087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761937283087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761937283087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761937283087 ""}
