# Hardware_Practice
Repo to store modules from practicing Verilog/System Verilog 

## Problems
Problem sets are found on HDL bits and the simulations are carried out on EDA Playground.
Electronic Design Automation Playground is an online platform that provides a web-based environment for writing, running, and sharing HDL.
This also includes a Code Editor which provides a place for writing HDL code; 
Simulation Tools which allows to run simulations similar to tools such as ModelSim, VCS, Icarus Verilog, and more;
Libraries which offers a collection of libraries that can be used as reference.

### Problem #21: Thermostat Waveform Results
![Getting Started](./images/thermostat.png)
![Getting Started](./images/thermostat2.png)

### Problem #20: 8 D Flip Flops with Active High Synchronous Reset Waveform Results
![Getting Started](./images/dffwithreset2.png)
![Getting Started](./images/dffwithreset.png)

### Problem #19: 32 Bit Adder and Subtractor with XOR Waveform Results
![Getting Started](./images/addsum1.png)
![Getting Started](./images/addsum2.png)


### Problem #18: Minimum Using Ternary Conditional Operator Waveform Results
![Getting Started](./images/min1.png)
![Getting Started](./images/min2.png)

### Problem #17: Replication XOR Waveform Results
![Getting Started](./images/replication_xor.png)

### Problem #16: 4 Bit Shift Register Waveform Results
![Getting Started](./images/shift_reg1.png)
![Getting Started](./images/shift_reg.png)

### Problem #15: 32 Bit Carry Select Adder Waveform Results
![Getting Started](./images/carry_select_adder1.png)
![Getting Started](./images/carry_select_adder.png)

### Problem #14: 100 Bit Ripple Carry Adder Waveform Results
![Getting Started](./images/adder_100b.png)

### Problem #13: 256 to 1 Mux Waveform Results
![Getting Started](./images/256to1mux.png)

### Problem #12: Vector Reversal with Combinational For Loop Waveform Results
![Getting Started](./images/vector_reversal.png)

### Problem #11: Combinational For Loop Waveform Results
![Getting Started](./images/combinationalForLoop.png)
![Getting Started](./images/combinationalForLoop2.png)

### Problem #10: 7458 Chip Waveform Results
![Getting Started](./images/7458.png)
![Getting Started](./images/7458_2.png)

### Problem #9: Vector Concatenation Waveform Results
![Getting Started](./images/vec_concat_1.png)
![Getting Started](./images/vec_concat.png)

### Problem #8: Reverse Vector with For Loop Results
![Getting Started](./images/reverse_vector2.png)
![Getting Started](./images/reverse_vector.png)

### Problem #7: Priority Encoder Waveform Results
![Getting Started](./images/priorityEncoder2.png)
![Getting Started](./images/priorityEncoder.png)

### Problem #6: Difference between Bitwise and Logical Operators Analysis Results
![Getting Started](./images/bitwise_tb.png)
![Getting Started](./images/bitwise.png)

### Problem #5: Always Construct Analysis Results
![Getting Started](./images/always.png)
![Getting Started](./images/always_1.png)

### Problem #4: Concatenation & Replication Waveform Result
![Getting Started](./images/concatenation.png)

### Problem #3: Vectors Waveform Result
![Getting Started](./images/vectors.png)
![Getting Started](./images/vectors_2.png)

### Problem #2: XNOR Waveform Result
![Getting Started](./images/xnor_bd.png)

### Problem #1: Simple Wire Waveform Result
![Getting Started](./images/simple_wire.png)
