

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Sat Oct 12 12:42:08 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        vhls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.115|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     404|    253|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     47|    -|
|Register         |        -|      -|     106|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     510|    371|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U  |hls_macc_HLS_MACC_PERIPH_BUS_s_axi  |        0|      0|  157|  234|    0|
    |hls_macc_mul_32s_bkb_U1               |hls_macc_mul_32s_bkb                |        0|      3|  247|   19|    0|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                    |        0|      3|  404|  253|    0|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_74_p2     |     +    |      0|  0|  39|          32|          32|
    |select_ln12_fu_67_p3  |  select  |      0|  0|  32|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  71|          33|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_reg                |  32|   0|   32|          0|
    |accum_clr_read_reg_85  |   1|   0|    1|          0|
    |add_ln14_reg_105       |  32|   0|   32|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |mul_ln14_reg_100       |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 106|   0|  106|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_HLS_MACC_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_AWREADY  | out |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_AWADDR   |  in |    6|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_WVALID   |  in |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_WREADY   | out |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_WDATA    |  in |   32|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_ARREADY  | out |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_ARADDR   |  in |    6|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_RVALID   | out |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_RREADY   |  in |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_RDATA    | out |   32|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_RRESP    | out |    2|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_BVALID   | out |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_BREADY   |  in |    1|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|s_axi_HLS_MACC_PERIPH_BUS_BRESP    | out |    2|    s_axi   | HLS_MACC_PERIPH_BUS |    scalar    |
|ap_clk                             |  in |    1| ap_ctrl_hs |       hls_macc      | return value |
|ap_rst_n                           |  in |    1| ap_ctrl_hs |       hls_macc      | return value |
|interrupt                          | out |    1| ap_ctrl_hs |       hls_macc      | return value |
+-----------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%accum_clr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %accum_clr) nounwind" [hls_macc.c:3]   --->   Operation 10 'read' 'accum_clr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind" [hls_macc.c:3]   --->   Operation 11 'read' 'b_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a) nounwind" [hls_macc.c:3]   --->   Operation 12 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [7/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 13 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 14 [6/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 14 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 15 [5/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 15 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 16 [4/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 16 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 17 [3/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 17 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 18 [2/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 18 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.11>
ST_7 : Operation 19 [1/7] (2.11ns)   --->   "%mul_ln14 = mul nsw i32 %b_read, %a_read" [hls_macc.c:14]   --->   Operation 19 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%acc_reg_load = load i32* @acc_reg, align 4" [hls_macc.c:14]   --->   Operation 20 'load' 'acc_reg_load' <Predicate = (!accum_clr_read)> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln12 = select i1 %accum_clr_read, i32 0, i32 %acc_reg_load" [hls_macc.c:12]   --->   Operation 21 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 22 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln14 = add nsw i32 %select_ln12, %mul_ln14" [hls_macc.c:14]   --->   Operation 22 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "store i32 %add_ln14, i32* @acc_reg, align 4" [hls_macc.c:13]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %accum) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %accum_clr) nounwind, !map !23"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [20 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_macc.c:5]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [20 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_macc.c:6]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [20 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_macc.c:7]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %accum, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [20 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_macc.c:8]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %accum_clr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [20 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_macc.c:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %accum, i32 %add_ln14) nounwind" [hls_macc.c:15]   --->   Operation 34 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [hls_macc.c:16]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_clr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accum_clr_read    (read         ) [ 0011111110]
b_read            (read         ) [ 0011111100]
a_read            (read         ) [ 0011111100]
mul_ln14          (mul          ) [ 0000000010]
acc_reg_load      (load         ) [ 0000000000]
select_ln12       (select       ) [ 0000000000]
add_ln14          (add          ) [ 0000000001]
store_ln13        (store        ) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000]
specinterface_ln5 (specinterface) [ 0000000000]
specinterface_ln6 (specinterface) [ 0000000000]
specinterface_ln7 (specinterface) [ 0000000000]
specinterface_ln8 (specinterface) [ 0000000000]
specinterface_ln9 (specinterface) [ 0000000000]
write_ln15        (write        ) [ 0000000000]
ret_ln16          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accum">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum_clr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_clr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_macc_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="accum_clr_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accum_clr_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="b_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln15_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="1"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/9 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="acc_reg_load_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_reg_load/8 "/>
</bind>
</comp>

<comp id="67" class="1004" name="select_ln12_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="7"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln14_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln13_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/8 "/>
</bind>
</comp>

<comp id="85" class="1005" name="accum_clr_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="7"/>
<pin id="87" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="accum_clr_read "/>
</bind>
</comp>

<comp id="90" class="1005" name="b_read_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="95" class="1005" name="a_read_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="100" class="1005" name="mul_ln14_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="105" class="1005" name="add_ln14_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="44" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="74" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="32" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="93"><net_src comp="38" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="98"><net_src comp="44" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="103"><net_src comp="57" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="108"><net_src comp="74" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum | {9 }
	Port: acc_reg | {8 }
 - Input state : 
	Port: hls_macc : a | {1 }
	Port: hls_macc : b | {1 }
	Port: hls_macc : accum_clr | {1 }
	Port: hls_macc : acc_reg | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		select_ln12 : 1
		add_ln14 : 2
		store_ln13 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_57         |    3    |   247   |    19   |
|----------|---------------------------|---------|---------|---------|
|    add   |       add_ln14_fu_74      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln12_fu_67     |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          | accum_clr_read_read_fu_32 |    0    |    0    |    0    |
|   read   |     b_read_read_fu_38     |    0    |    0    |    0    |
|          |     a_read_read_fu_44     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln15_write_fu_50  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   247   |    90   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_read_reg_95    |   32   |
|accum_clr_read_reg_85|    1   |
|   add_ln14_reg_105  |   32   |
|    b_read_reg_90    |   32   |
|   mul_ln14_reg_100  |   32   |
+---------------------+--------+
|        Total        |   129  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_57 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_57 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   247  |   90   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   129  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   376  |   108  |
+-----------+--------+--------+--------+--------+
