Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Jul  8 21:25:15 2020
| Host         : DESKTOP-5178MCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.112        0.000                      0                  724        0.122        0.000                      0                  724        3.000        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clk100MHz_clock_generator  {0.000 5.000}      10.000          100.000         
  clk40MHz_clock_generator   {0.000 12.500}     25.000          40.000          
  clkfbout_clock_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk100MHz_clock_generator        5.140        0.000                      0                  430        0.137        0.000                      0                  430        4.500        0.000                       0                   232  
  clk40MHz_clock_generator        18.931        0.000                      0                  271        0.122        0.000                      0                  271       11.520        0.000                       0                   226  
  clkfbout_clock_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clock_generator  clk40MHz_clock_generator         2.112        0.000                      0                   23        0.154        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clock_generator
  To Clock:  clk100MHz_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clock_generator rise@10.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 2.533ns (52.613%)  route 2.281ns (47.387%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.729    -0.783    my_MouseCtl/clk100MHz
    SLICE_X13Y118        FDRE                                         r  my_MouseCtl/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.327 r  my_MouseCtl/x_pos_reg[0]/Q
                         net (fo=5, routed)           0.786     0.459    my_MouseCtl/x_pos[0]
    SLICE_X11Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.583 r  my_MouseCtl/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.583    my_MouseCtl/x_pos[3]_i_6_n_0
    SLICE_X11Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.115 r  my_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.115    my_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.229 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.229    my_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.451 f  my_MouseCtl/i__carry_i_1__1/O[0]
                         net (fo=3, routed)           0.846     2.297    my_MouseCtl/plusOp6[8]
    SLICE_X9Y119         LUT2 (Prop_lut2_I0_O)        0.299     2.596 r  my_MouseCtl/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.596    my_MouseCtl/i__carry_i_4__3_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.053 r  my_MouseCtl/gtOp_inferred__0/i__carry/CO[1]
                         net (fo=12, routed)          0.650     3.703    my_MouseCtl/gtOp
    SLICE_X13Y118        LUT5 (Prop_lut5_I3_O)        0.329     4.032 r  my_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.032    my_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X13Y118        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clock_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.605     8.610    my_MouseCtl/clk100MHz
    SLICE_X13Y118        FDRE                                         r  my_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.608     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X13Y118        FDRE (Setup_fdre_C_D)        0.029     9.172    my_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  5.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clock_generator rise@0.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.662    -0.519    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067    -0.311    my_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.933    -0.756    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y123         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.237    -0.519    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.071    -0.448    my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    my_clock/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y120     my_MouseCtl/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y124     my_MouseCtl/Inst_Ps2Interface/err_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clock_generator
  To Clock:  clk40MHz_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       18.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.931ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clock_generator rise@25.000ns - clk40MHz_clock_generator rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.963ns (32.488%)  route 4.079ns (67.512%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 23.685 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clock/inst/clk40MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=215, routed)         1.736    -0.776    my_timing/clk40MHz
    SLICE_X12Y112        FDRE                                         r  my_timing/vcount_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.258 r  my_timing/vcount_reg_reg[0]/Q
                         net (fo=19, routed)          1.231     0.974    my_timing/vcount_reg_reg[10]_0[0]
    SLICE_X7Y111         LUT2 (Prop_lut2_I0_O)        0.124     1.098 r  my_timing/rgb_nxt5_carry_i_4/O
                         net (fo=1, routed)           0.000     1.098    my_background/S[0]
    SLICE_X7Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.630 r  my_background/rgb_nxt5_carry/CO[3]
                         net (fo=1, routed)           0.000     1.630    my_background/rgb_nxt5_carry_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.869 f  my_background/rgb_nxt5_carry__0/O[2]
                         net (fo=1, routed)           1.072     2.941    my_timing/vcount_reg_reg[7]_0[2]
    SLICE_X6Y113         LUT6 (Prop_lut6_I0_O)        0.302     3.243 r  my_timing/rgb_out[10]_i_21/O
                         net (fo=1, routed)           0.811     4.054    my_timing/rgb_out[10]_i_21_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I4_O)        0.124     4.178 f  my_timing/rgb_out[10]_i_4/O
                         net (fo=3, routed)           0.964     5.143    my_background/vcount_reg_reg[6]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.124     5.267 r  my_background/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     5.267    my_background/rgb_out[3]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  my_background/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clock_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clock/inst/clk40MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clock/inst/clkout2_buf/O
                         net (fo=215, routed)         1.680    23.685    my_background/clk40MHz
    SLICE_X3Y111         FDRE                                         r  my_background/rgb_out_reg[3]/C
                         clock pessimism              0.571    24.255    
                         clock uncertainty           -0.087    24.168    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)        0.029    24.197    my_background/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         24.197    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 18.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clock/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_clock/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clock_generator rise@0.000ns - clk40MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clock/inst/clk40MHz_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clock/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clock/inst/clk40MHz_clock_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clock/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clock/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clock/inst/clk40MHz_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clock/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clock/inst/clk40MHz_clock_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clock/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clock_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y46     my_rect_char/char_yx_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y112    my_rect_char/delay_in_draw_rect_char/del_mem_reg[0][0]_srl2___my_rect_char_delay_in_draw_rect_char_del_mem_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y112    my_rect_char/delay_in_draw_rect_char/del_mem_reg[0][0]_srl2___my_rect_char_delay_in_draw_rect_char_del_mem_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clock_generator
  To Clock:  clk40MHz_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_pos_delay/del_mem_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clock_generator rise@25.000ns - clk100MHz_clock_generator rise@20.000ns)
  Data Path Delay:        2.410ns  (logic 0.456ns (18.920%)  route 1.954ns (81.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.783ns = ( 19.217 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.729    19.217    my_MouseCtl/clk100MHz
    SLICE_X11Y119        FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.456    19.673 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.954    21.628    mouse_pos_delay/D[19]
    SLICE_X10Y117        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clock_generator rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    my_clock/inst/clk40MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  my_clock/inst/clkout2_buf/O
                         net (fo=215, routed)         1.607    23.612    mouse_pos_delay/clk40MHz
    SLICE_X10Y117        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][20]/C
                         clock pessimism              0.398    24.010    
                         clock uncertainty           -0.207    23.803    
    SLICE_X10Y117        FDRE (Setup_fdre_C_D)       -0.063    23.740    mouse_pos_delay/del_mem_reg[0][20]
  -------------------------------------------------------------------
                         required time                         23.740    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                  2.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_pos_delay/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clock_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clock_generator rise@0.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.974%)  route 0.602ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.668    -0.513    my_MouseCtl/clk100MHz
    SLICE_X5Y117         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.602     0.230    mouse_pos_delay/D[3]
    SLICE_X4Y117         FDRE                                         r  mouse_pos_delay/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clock/inst/clk40MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=215, routed)         0.940    -0.749    mouse_pos_delay/clk40MHz
    SLICE_X4Y117         FDRE                                         r  mouse_pos_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.555    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.063     0.076    mouse_pos_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.154    





