INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sim_1/new/controlunit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
