xrun(64): 23.09-s013: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s013: Started on Dec 19, 2024 at 14:49:31 -03
xrun
	-f sim_local.f
		-smartorder
		-work work
		-define USE_NETLIST
		-top tb
		-gui
		-access +rw
		-maxdelays
		-sdf_cmd_file ./sdf.cmd
		/tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/verilog/fast_vdd1v0_basicCells_lvt.v
		../synth/exponentiation_logic_mapped.v
		../tb/tb_exp.sv
file: /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/verilog/fast_vdd1v0_basicCells_lvt.v
	module work.ACHCONX2LVT:v
		errors: 0, warnings: 0
	module work.ADDFHX1LVT:v
		errors: 0, warnings: 0
	module work.ADDFHX2LVT:v
		errors: 0, warnings: 0
	module work.ADDFHX4LVT:v
		errors: 0, warnings: 0
	module work.ADDFHXLLVT:v
		errors: 0, warnings: 0
	module work.ADDFX1LVT:v
		errors: 0, warnings: 0
	module work.ADDFX2LVT:v
		errors: 0, warnings: 0
	module work.ADDFX4LVT:v
		errors: 0, warnings: 0
	module work.ADDFXLLVT:v
		errors: 0, warnings: 0
	module work.ADDHX1LVT:v
		errors: 0, warnings: 0
	module work.ADDHX2LVT:v
		errors: 0, warnings: 0
	module work.ADDHX4LVT:v
		errors: 0, warnings: 0
	module work.ADDHXLLVT:v
		errors: 0, warnings: 0
	module work.AND2X1LVT:v
		errors: 0, warnings: 0
	module work.AND2X2LVT:v
		errors: 0, warnings: 0
	module work.AND2X4LVT:v
		errors: 0, warnings: 0
	module work.AND2X6LVT:v
		errors: 0, warnings: 0
	module work.AND2X8LVT:v
		errors: 0, warnings: 0
	module work.AND2XLLVT:v
		errors: 0, warnings: 0
	module work.AND3X1LVT:v
		errors: 0, warnings: 0
	module work.AND3X2LVT:v
		errors: 0, warnings: 0
	module work.AND3X4LVT:v
		errors: 0, warnings: 0
	module work.AND3X6LVT:v
		errors: 0, warnings: 0
	module work.AND3X8LVT:v
		errors: 0, warnings: 0
	module work.AND3XLLVT:v
		errors: 0, warnings: 0
	module work.AND4X1LVT:v
		errors: 0, warnings: 0
	module work.AND4X2LVT:v
		errors: 0, warnings: 0
	module work.AND4X4LVT:v
		errors: 0, warnings: 0
	module work.AND4X6LVT:v
		errors: 0, warnings: 0
	module work.AND4X8LVT:v
		errors: 0, warnings: 0
	module work.AND4XLLVT:v
		errors: 0, warnings: 0
	module work.ANTENNALVT:v
		errors: 0, warnings: 0
	module work.AO21X1LVT:v
		errors: 0, warnings: 0
	module work.AO21X2LVT:v
		errors: 0, warnings: 0
	module work.AO21X4LVT:v
		errors: 0, warnings: 0
	module work.AO21XLLVT:v
		errors: 0, warnings: 0
	module work.AO22X1LVT:v
		errors: 0, warnings: 0
	module work.AO22X2LVT:v
		errors: 0, warnings: 0
	module work.AO22X4LVT:v
		errors: 0, warnings: 0
	module work.AO22XLLVT:v
		errors: 0, warnings: 0
	module work.AOI211X1LVT:v
		errors: 0, warnings: 0
	module work.AOI211X2LVT:v
		errors: 0, warnings: 0
	module work.AOI211X4LVT:v
		errors: 0, warnings: 0
	module work.AOI211XLLVT:v
		errors: 0, warnings: 0
	module work.AOI21X1LVT:v
		errors: 0, warnings: 0
	module work.AOI21X2LVT:v
		errors: 0, warnings: 0
	module work.AOI21X4LVT:v
		errors: 0, warnings: 0
	module work.AOI21XLLVT:v
		errors: 0, warnings: 0
	module work.AOI221X1LVT:v
		errors: 0, warnings: 0
	module work.AOI221X2LVT:v
		errors: 0, warnings: 0
	module work.AOI221X4LVT:v
		errors: 0, warnings: 0
	module work.AOI221XLLVT:v
		errors: 0, warnings: 0
	module work.AOI222X1LVT:v
		errors: 0, warnings: 0
	module work.AOI222X2LVT:v
		errors: 0, warnings: 0
	module work.AOI222X4LVT:v
		errors: 0, warnings: 0
	module work.AOI222XLLVT:v
		errors: 0, warnings: 0
	module work.AOI22X1LVT:v
		errors: 0, warnings: 0
	module work.AOI22X2LVT:v
		errors: 0, warnings: 0
	module work.AOI22X4LVT:v
		errors: 0, warnings: 0
	module work.AOI22XLLVT:v
		errors: 0, warnings: 0
	module work.AOI2BB1X1LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB1X2LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB1X4LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB1XLLVT:v
		errors: 0, warnings: 0
	module work.AOI2BB2X1LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB2X2LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB2X4LVT:v
		errors: 0, warnings: 0
	module work.AOI2BB2XLLVT:v
		errors: 0, warnings: 0
	module work.AOI31X1LVT:v
		errors: 0, warnings: 0
	module work.AOI31X2LVT:v
		errors: 0, warnings: 0
	module work.AOI31X4LVT:v
		errors: 0, warnings: 0
	module work.AOI31XLLVT:v
		errors: 0, warnings: 0
	module work.AOI32X1LVT:v
		errors: 0, warnings: 0
	module work.AOI32X2LVT:v
		errors: 0, warnings: 0
	module work.AOI32X4LVT:v
		errors: 0, warnings: 0
	module work.AOI32XLLVT:v
		errors: 0, warnings: 0
	module work.AOI33X1LVT:v
		errors: 0, warnings: 0
	module work.AOI33X2LVT:v
		errors: 0, warnings: 0
	module work.AOI33X4LVT:v
		errors: 0, warnings: 0
	module work.AOI33XLLVT:v
		errors: 0, warnings: 0
	module work.BMXIX2LVT:v
		errors: 0, warnings: 0
	module work.BMXIX4LVT:v
		errors: 0, warnings: 0
	module work.BUFX12LVT:v
		errors: 0, warnings: 0
	module work.BUFX16LVT:v
		errors: 0, warnings: 0
	module work.BUFX2LVT:v
		errors: 0, warnings: 0
	module work.BUFX20LVT:v
		errors: 0, warnings: 0
	module work.BUFX3LVT:v
		errors: 0, warnings: 0
	module work.BUFX4LVT:v
		errors: 0, warnings: 0
	module work.BUFX6LVT:v
		errors: 0, warnings: 0
	module work.BUFX8LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X12LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X2LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X3LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X4LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X6LVT:v
		errors: 0, warnings: 0
	module work.CLKAND2X8LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX12LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX16LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX2LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX20LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX3LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX4LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX6LVT:v
		errors: 0, warnings: 0
	module work.CLKBUFX8LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX1LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX12LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX16LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX2LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX20LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX3LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX4LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX6LVT:v
		errors: 0, warnings: 0
	module work.CLKINVX8LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X12LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X2LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X3LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X4LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X6LVT:v
		errors: 0, warnings: 0
	module work.CLKMX2X8LVT:v
		errors: 0, warnings: 0
	module work.CLKXOR2X1LVT:v
		errors: 0, warnings: 0
	module work.CLKXOR2X2LVT:v
		errors: 0, warnings: 0
	module work.CLKXOR2X4LVT:v
		errors: 0, warnings: 0
	module work.CLKXOR2X8LVT:v
		errors: 0, warnings: 0
	module work.DFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.DFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.DFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.DFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.DFFNSRX1LVT:v
		errors: 0, warnings: 0
	module work.DFFNSRX2LVT:v
		errors: 0, warnings: 0
	module work.DFFNSRX4LVT:v
		errors: 0, warnings: 0
	module work.DFFNSRXLLVT:v
		errors: 0, warnings: 0
	module work.DFFQX1LVT:v
		errors: 0, warnings: 0
	module work.DFFQX2LVT:v
		errors: 0, warnings: 0
	module work.DFFQX4LVT:v
		errors: 0, warnings: 0
	module work.DFFQXLLVT:v
		errors: 0, warnings: 0
	module work.DFFRHQX1LVT:v
		errors: 0, warnings: 0
	module work.DFFRHQX2LVT:v
		errors: 0, warnings: 0
	module work.DFFRHQX4LVT:v
		errors: 0, warnings: 0
	module work.DFFRHQX8LVT:v
		errors: 0, warnings: 0
	module work.DFFRX1LVT:v
		errors: 0, warnings: 0
	module work.DFFRX2LVT:v
		errors: 0, warnings: 0
	module work.DFFRX4LVT:v
		errors: 0, warnings: 0
	module work.DFFRXLLVT:v
		errors: 0, warnings: 0
	module work.DFFSHQX1LVT:v
		errors: 0, warnings: 0
	module work.DFFSHQX2LVT:v
		errors: 0, warnings: 0
	module work.DFFSHQX4LVT:v
		errors: 0, warnings: 0
	module work.DFFSHQX8LVT:v
		errors: 0, warnings: 0
	module work.DFFSRHQX1LVT:v
		errors: 0, warnings: 0
	module work.DFFSRHQX2LVT:v
		errors: 0, warnings: 0
	module work.DFFSRHQX4LVT:v
		errors: 0, warnings: 0
	module work.DFFSRHQX8LVT:v
		errors: 0, warnings: 0
	module work.DFFSRX1LVT:v
		errors: 0, warnings: 0
	module work.DFFSRX2LVT:v
		errors: 0, warnings: 0
	module work.DFFSRX4LVT:v
		errors: 0, warnings: 0
	module work.DFFSRXLLVT:v
		errors: 0, warnings: 0
	module work.DFFSX1LVT:v
		errors: 0, warnings: 0
	module work.DFFSX2LVT:v
		errors: 0, warnings: 0
	module work.DFFSX4LVT:v
		errors: 0, warnings: 0
	module work.DFFSXLLVT:v
		errors: 0, warnings: 0
	module work.DFFTRX1LVT:v
		errors: 0, warnings: 0
	module work.DFFTRX2LVT:v
		errors: 0, warnings: 0
	module work.DFFTRX4LVT:v
		errors: 0, warnings: 0
	module work.DFFTRXLLVT:v
		errors: 0, warnings: 0
	module work.DFFX1LVT:v
		errors: 0, warnings: 0
	module work.DFFX2LVT:v
		errors: 0, warnings: 0
	module work.DFFX4LVT:v
		errors: 0, warnings: 0
	module work.DFFXLLVT:v
		errors: 0, warnings: 0
	module work.DLY1X1LVT:v
		errors: 0, warnings: 0
	module work.DLY1X4LVT:v
		errors: 0, warnings: 0
	module work.DLY2X1LVT:v
		errors: 0, warnings: 0
	module work.DLY2X4LVT:v
		errors: 0, warnings: 0
	module work.DLY3X1LVT:v
		errors: 0, warnings: 0
	module work.DLY3X4LVT:v
		errors: 0, warnings: 0
	module work.DLY4X1LVT:v
		errors: 0, warnings: 0
	module work.DLY4X4LVT:v
		errors: 0, warnings: 0
	module work.EDFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.EDFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.EDFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.EDFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.EDFFTRX1LVT:v
		errors: 0, warnings: 0
	module work.EDFFTRX2LVT:v
		errors: 0, warnings: 0
	module work.EDFFTRX4LVT:v
		errors: 0, warnings: 0
	module work.EDFFTRXLLVT:v
		errors: 0, warnings: 0
	module work.EDFFX1LVT:v
		errors: 0, warnings: 0
	module work.EDFFX2LVT:v
		errors: 0, warnings: 0
	module work.EDFFX4LVT:v
		errors: 0, warnings: 0
	module work.EDFFXLLVT:v
		errors: 0, warnings: 0
	module work.HOLDX1LVT:v
		errors: 0, warnings: 0
	module work.INVX1LVT:v
		errors: 0, warnings: 0
	module work.INVX12LVT:v
		errors: 0, warnings: 0
	module work.INVX16LVT:v
		errors: 0, warnings: 0
	module work.INVX2LVT:v
		errors: 0, warnings: 0
	module work.INVX20LVT:v
		errors: 0, warnings: 0
	module work.INVX3LVT:v
		errors: 0, warnings: 0
	module work.INVX4LVT:v
		errors: 0, warnings: 0
	module work.INVX6LVT:v
		errors: 0, warnings: 0
	module work.INVX8LVT:v
		errors: 0, warnings: 0
	module work.INVXLLVT:v
		errors: 0, warnings: 0
	module work.MDFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.MDFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.MDFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.MDFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.MX2X1LVT:v
		errors: 0, warnings: 0
	module work.MX2X2LVT:v
		errors: 0, warnings: 0
	module work.MX2X4LVT:v
		errors: 0, warnings: 0
	module work.MX2X6LVT:v
		errors: 0, warnings: 0
	module work.MX2X8LVT:v
		errors: 0, warnings: 0
	module work.MX2XLLVT:v
		errors: 0, warnings: 0
	module work.MX3X1LVT:v
		errors: 0, warnings: 0
	module work.MX3X2LVT:v
		errors: 0, warnings: 0
	module work.MX3X4LVT:v
		errors: 0, warnings: 0
	module work.MX3XLLVT:v
		errors: 0, warnings: 0
	module work.MX4X1LVT:v
		errors: 0, warnings: 0
	module work.MX4X2LVT:v
		errors: 0, warnings: 0
	module work.MX4X4LVT:v
		errors: 0, warnings: 0
	module work.MX4XLLVT:v
		errors: 0, warnings: 0
	module work.MXI2X1LVT:v
		errors: 0, warnings: 0
	module work.MXI2X2LVT:v
		errors: 0, warnings: 0
	module work.MXI2X4LVT:v
		errors: 0, warnings: 0
	module work.MXI2X6LVT:v
		errors: 0, warnings: 0
	module work.MXI2X8LVT:v
		errors: 0, warnings: 0
	module work.MXI2XLLVT:v
		errors: 0, warnings: 0
	module work.MXI3X1LVT:v
		errors: 0, warnings: 0
	module work.MXI3X2LVT:v
		errors: 0, warnings: 0
	module work.MXI3X4LVT:v
		errors: 0, warnings: 0
	module work.MXI3XLLVT:v
		errors: 0, warnings: 0
	module work.MXI4X1LVT:v
		errors: 0, warnings: 0
	module work.MXI4X2LVT:v
		errors: 0, warnings: 0
	module work.MXI4X4LVT:v
		errors: 0, warnings: 0
	module work.MXI4XLLVT:v
		errors: 0, warnings: 0
	module work.NAND2BX1LVT:v
		errors: 0, warnings: 0
	module work.NAND2BX2LVT:v
		errors: 0, warnings: 0
	module work.NAND2BX4LVT:v
		errors: 0, warnings: 0
	module work.NAND2BXLLVT:v
		errors: 0, warnings: 0
	module work.NAND2X1LVT:v
		errors: 0, warnings: 0
	module work.NAND2X2LVT:v
		errors: 0, warnings: 0
	module work.NAND2X4LVT:v
		errors: 0, warnings: 0
	module work.NAND2X6LVT:v
		errors: 0, warnings: 0
	module work.NAND2X8LVT:v
		errors: 0, warnings: 0
	module work.NAND2XLLVT:v
		errors: 0, warnings: 0
	module work.NAND3BX1LVT:v
		errors: 0, warnings: 0
	module work.NAND3BX2LVT:v
		errors: 0, warnings: 0
	module work.NAND3BX4LVT:v
		errors: 0, warnings: 0
	module work.NAND3BXLLVT:v
		errors: 0, warnings: 0
	module work.NAND3X1LVT:v
		errors: 0, warnings: 0
	module work.NAND3X2LVT:v
		errors: 0, warnings: 0
	module work.NAND3X4LVT:v
		errors: 0, warnings: 0
	module work.NAND3X6LVT:v
		errors: 0, warnings: 0
	module work.NAND3X8LVT:v
		errors: 0, warnings: 0
	module work.NAND3XLLVT:v
		errors: 0, warnings: 0
	module work.NAND4BBX1LVT:v
		errors: 0, warnings: 0
	module work.NAND4BBX2LVT:v
		errors: 0, warnings: 0
	module work.NAND4BBX4LVT:v
		errors: 0, warnings: 0
	module work.NAND4BBXLLVT:v
		errors: 0, warnings: 0
	module work.NAND4BX1LVT:v
		errors: 0, warnings: 0
	module work.NAND4BX2LVT:v
		errors: 0, warnings: 0
	module work.NAND4BX4LVT:v
		errors: 0, warnings: 0
	module work.NAND4BXLLVT:v
		errors: 0, warnings: 0
	module work.NAND4X1LVT:v
		errors: 0, warnings: 0
	module work.NAND4X2LVT:v
		errors: 0, warnings: 0
	module work.NAND4X4LVT:v
		errors: 0, warnings: 0
	module work.NAND4X6LVT:v
		errors: 0, warnings: 0
	module work.NAND4X8LVT:v
		errors: 0, warnings: 0
	module work.NAND4XLLVT:v
		errors: 0, warnings: 0
	module work.NOR2BX1LVT:v
		errors: 0, warnings: 0
	module work.NOR2BX2LVT:v
		errors: 0, warnings: 0
	module work.NOR2BX4LVT:v
		errors: 0, warnings: 0
	module work.NOR2BXLLVT:v
		errors: 0, warnings: 0
	module work.NOR2X1LVT:v
		errors: 0, warnings: 0
	module work.NOR2X2LVT:v
		errors: 0, warnings: 0
	module work.NOR2X4LVT:v
		errors: 0, warnings: 0
	module work.NOR2X6LVT:v
		errors: 0, warnings: 0
	module work.NOR2X8LVT:v
		errors: 0, warnings: 0
	module work.NOR2XLLVT:v
		errors: 0, warnings: 0
	module work.NOR3BX1LVT:v
		errors: 0, warnings: 0
	module work.NOR3BX2LVT:v
		errors: 0, warnings: 0
	module work.NOR3BX4LVT:v
		errors: 0, warnings: 0
	module work.NOR3BXLLVT:v
		errors: 0, warnings: 0
	module work.NOR3X1LVT:v
		errors: 0, warnings: 0
	module work.NOR3X2LVT:v
		errors: 0, warnings: 0
	module work.NOR3X4LVT:v
		errors: 0, warnings: 0
	module work.NOR3X6LVT:v
		errors: 0, warnings: 0
	module work.NOR3X8LVT:v
		errors: 0, warnings: 0
	module work.NOR3XLLVT:v
		errors: 0, warnings: 0
	module work.NOR4BBX1LVT:v
		errors: 0, warnings: 0
	module work.NOR4BBX2LVT:v
		errors: 0, warnings: 0
	module work.NOR4BBX4LVT:v
		errors: 0, warnings: 0
	module work.NOR4BBXLLVT:v
		errors: 0, warnings: 0
	module work.NOR4BX1LVT:v
		errors: 0, warnings: 0
	module work.NOR4BX2LVT:v
		errors: 0, warnings: 0
	module work.NOR4BX4LVT:v
		errors: 0, warnings: 0
	module work.NOR4BXLLVT:v
		errors: 0, warnings: 0
	module work.NOR4X1LVT:v
		errors: 0, warnings: 0
	module work.NOR4X2LVT:v
		errors: 0, warnings: 0
	module work.NOR4X4LVT:v
		errors: 0, warnings: 0
	module work.NOR4X6LVT:v
		errors: 0, warnings: 0
	module work.NOR4X8LVT:v
		errors: 0, warnings: 0
	module work.NOR4XLLVT:v
		errors: 0, warnings: 0
	module work.OA21X1LVT:v
		errors: 0, warnings: 0
	module work.OA21X2LVT:v
		errors: 0, warnings: 0
	module work.OA21X4LVT:v
		errors: 0, warnings: 0
	module work.OA21XLLVT:v
		errors: 0, warnings: 0
	module work.OA22X1LVT:v
		errors: 0, warnings: 0
	module work.OA22X2LVT:v
		errors: 0, warnings: 0
	module work.OA22X4LVT:v
		errors: 0, warnings: 0
	module work.OA22XLLVT:v
		errors: 0, warnings: 0
	module work.OAI211X1LVT:v
		errors: 0, warnings: 0
	module work.OAI211X2LVT:v
		errors: 0, warnings: 0
	module work.OAI211X4LVT:v
		errors: 0, warnings: 0
	module work.OAI211XLLVT:v
		errors: 0, warnings: 0
	module work.OAI21X1LVT:v
		errors: 0, warnings: 0
	module work.OAI21X2LVT:v
		errors: 0, warnings: 0
	module work.OAI21X4LVT:v
		errors: 0, warnings: 0
	module work.OAI21XLLVT:v
		errors: 0, warnings: 0
	module work.OAI221X1LVT:v
		errors: 0, warnings: 0
	module work.OAI221X2LVT:v
		errors: 0, warnings: 0
	module work.OAI221X4LVT:v
		errors: 0, warnings: 0
	module work.OAI221XLLVT:v
		errors: 0, warnings: 0
	module work.OAI222X1LVT:v
		errors: 0, warnings: 0
	module work.OAI222X2LVT:v
		errors: 0, warnings: 0
	module work.OAI222X4LVT:v
		errors: 0, warnings: 0
	module work.OAI222XLLVT:v
		errors: 0, warnings: 0
	module work.OAI22X1LVT:v
		errors: 0, warnings: 0
	module work.OAI22X2LVT:v
		errors: 0, warnings: 0
	module work.OAI22X4LVT:v
		errors: 0, warnings: 0
	module work.OAI22XLLVT:v
		errors: 0, warnings: 0
	module work.OAI2BB1X1LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB1X2LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB1X4LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB1XLLVT:v
		errors: 0, warnings: 0
	module work.OAI2BB2X1LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB2X2LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB2X4LVT:v
		errors: 0, warnings: 0
	module work.OAI2BB2XLLVT:v
		errors: 0, warnings: 0
	module work.OAI31X1LVT:v
		errors: 0, warnings: 0
	module work.OAI31X2LVT:v
		errors: 0, warnings: 0
	module work.OAI31X4LVT:v
		errors: 0, warnings: 0
	module work.OAI31XLLVT:v
		errors: 0, warnings: 0
	module work.OAI32X1LVT:v
		errors: 0, warnings: 0
	module work.OAI32X2LVT:v
		errors: 0, warnings: 0
	module work.OAI32X4LVT:v
		errors: 0, warnings: 0
	module work.OAI32XLLVT:v
		errors: 0, warnings: 0
	module work.OAI33X1LVT:v
		errors: 0, warnings: 0
	module work.OAI33X2LVT:v
		errors: 0, warnings: 0
	module work.OAI33X4LVT:v
		errors: 0, warnings: 0
	module work.OAI33XLLVT:v
		errors: 0, warnings: 0
	module work.OR2X1LVT:v
		errors: 0, warnings: 0
	module work.OR2X2LVT:v
		errors: 0, warnings: 0
	module work.OR2X4LVT:v
		errors: 0, warnings: 0
	module work.OR2X6LVT:v
		errors: 0, warnings: 0
	module work.OR2X8LVT:v
		errors: 0, warnings: 0
	module work.OR2XLLVT:v
		errors: 0, warnings: 0
	module work.OR3X1LVT:v
		errors: 0, warnings: 0
	module work.OR3X2LVT:v
		errors: 0, warnings: 0
	module work.OR3X4LVT:v
		errors: 0, warnings: 0
	module work.OR3X6LVT:v
		errors: 0, warnings: 0
	module work.OR3X8LVT:v
		errors: 0, warnings: 0
	module work.OR3XLLVT:v
		errors: 0, warnings: 0
	module work.OR4X1LVT:v
		errors: 0, warnings: 0
	module work.OR4X2LVT:v
		errors: 0, warnings: 0
	module work.OR4X4LVT:v
		errors: 0, warnings: 0
	module work.OR4X6LVT:v
		errors: 0, warnings: 0
	module work.OR4X8LVT:v
		errors: 0, warnings: 0
	module work.OR4XLLVT:v
		errors: 0, warnings: 0
	module work.SDFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.SDFFNSRX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFNSRX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFNSRX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFNSRXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFQX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFQX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFQX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFQXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFRHQX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFRHQX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFRHQX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFRHQX8LVT:v
		errors: 0, warnings: 0
	module work.SDFFRX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFRX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFRX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFRXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFSHQX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFSHQX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFSHQX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFSHQX8LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRHQX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRHQX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRHQX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRHQX8LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFSRXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFSX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFSX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFSX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFSXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFTRX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFTRX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFTRX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFTRXLLVT:v
		errors: 0, warnings: 0
	module work.SDFFX1LVT:v
		errors: 0, warnings: 0
	module work.SDFFX2LVT:v
		errors: 0, warnings: 0
	module work.SDFFX4LVT:v
		errors: 0, warnings: 0
	module work.SDFFXLLVT:v
		errors: 0, warnings: 0
	module work.SEDFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.SEDFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.SEDFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.SEDFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.SEDFFTRX1LVT:v
		errors: 0, warnings: 0
	module work.SEDFFTRX2LVT:v
		errors: 0, warnings: 0
	module work.SEDFFTRX4LVT:v
		errors: 0, warnings: 0
	module work.SEDFFTRXLLVT:v
		errors: 0, warnings: 0
	module work.SEDFFX1LVT:v
		errors: 0, warnings: 0
	module work.SEDFFX2LVT:v
		errors: 0, warnings: 0
	module work.SEDFFX4LVT:v
		errors: 0, warnings: 0
	module work.SEDFFXLLVT:v
		errors: 0, warnings: 0
	module work.SMDFFHQX1LVT:v
		errors: 0, warnings: 0
	module work.SMDFFHQX2LVT:v
		errors: 0, warnings: 0
	module work.SMDFFHQX4LVT:v
		errors: 0, warnings: 0
	module work.SMDFFHQX8LVT:v
		errors: 0, warnings: 0
	module work.TBUFX1LVT:v
		errors: 0, warnings: 0
	module work.TBUFX12LVT:v
		errors: 0, warnings: 0
	module work.TBUFX16LVT:v
		errors: 0, warnings: 0
	module work.TBUFX2LVT:v
		errors: 0, warnings: 0
	module work.TBUFX20LVT:v
		errors: 0, warnings: 0
	module work.TBUFX3LVT:v
		errors: 0, warnings: 0
	module work.TBUFX4LVT:v
		errors: 0, warnings: 0
	module work.TBUFX6LVT:v
		errors: 0, warnings: 0
	module work.TBUFX8LVT:v
		errors: 0, warnings: 0
	module work.TBUFXLLVT:v
		errors: 0, warnings: 0
	module work.TIEHILVT:v
		errors: 0, warnings: 0
	module work.TIELOLVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX12LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX16LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX2LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX20LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX3LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX4LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX6LVT:v
		errors: 0, warnings: 0
	module work.TLATNCAX8LVT:v
		errors: 0, warnings: 0
	module work.TLATNSRX1LVT:v
		errors: 0, warnings: 0
	module work.TLATNSRX2LVT:v
		errors: 0, warnings: 0
	module work.TLATNSRX4LVT:v
		errors: 0, warnings: 0
	module work.TLATNSRXLLVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX12LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX16LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX2LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX20LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX3LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX4LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX6LVT:v
		errors: 0, warnings: 0
	module work.TLATNTSCAX8LVT:v
		errors: 0, warnings: 0
	module work.TLATNX1LVT:v
		errors: 0, warnings: 0
	module work.TLATNX2LVT:v
		errors: 0, warnings: 0
	module work.TLATNX4LVT:v
		errors: 0, warnings: 0
	module work.TLATNXLLVT:v
		errors: 0, warnings: 0
	module work.TLATSRX1LVT:v
		errors: 0, warnings: 0
	module work.TLATSRX2LVT:v
		errors: 0, warnings: 0
	module work.TLATSRX4LVT:v
		errors: 0, warnings: 0
	module work.TLATSRXLLVT:v
		errors: 0, warnings: 0
	module work.TLATX1LVT:v
		errors: 0, warnings: 0
	module work.TLATX2LVT:v
		errors: 0, warnings: 0
	module work.TLATX4LVT:v
		errors: 0, warnings: 0
	module work.TLATXLLVT:v
		errors: 0, warnings: 0
	module work.XNOR2X1LVT:v
		errors: 0, warnings: 0
	module work.XNOR2X2LVT:v
		errors: 0, warnings: 0
	module work.XNOR2X4LVT:v
		errors: 0, warnings: 0
	module work.XNOR2XLLVT:v
		errors: 0, warnings: 0
	module work.XNOR3X1LVT:v
		errors: 0, warnings: 0
	module work.XNOR3XLLVT:v
		errors: 0, warnings: 0
	module work.XOR2X1LVT:v
		errors: 0, warnings: 0
	module work.XOR2X2LVT:v
		errors: 0, warnings: 0
	module work.XOR2X4LVT:v
		errors: 0, warnings: 0
	module work.XOR2XLLVT:v
		errors: 0, warnings: 0
	module work.XOR3X1LVT:v
		errors: 0, warnings: 0
	module work.XOR3XLLVT:v
		errors: 0, warnings: 0
	primitive work.altos_latch:v
		errors: 0, warnings: 0
	primitive work.altos_dff_err:v
		errors: 0, warnings: 0
	primitive work.altos_dff:v
		errors: 0, warnings: 0
	primitive work.altos_dff_r_err:v
		errors: 0, warnings: 0
	primitive work.altos_dff_r:v
		errors: 0, warnings: 0
	primitive work.altos_dff_s_err:v
		errors: 0, warnings: 0
	primitive work.altos_dff_s:v
		errors: 0, warnings: 0
	primitive work.altos_dff_sr_err:v
		errors: 0, warnings: 0
	primitive work.altos_dff_sr_0:v
		errors: 0, warnings: 0
	primitive work.altos_dff_sr_1:v
		errors: 0, warnings: 0
	primitive work.altos_latch_r:v
		errors: 0, warnings: 0
	primitive work.altos_latch_s:v
		errors: 0, warnings: 0
	primitive work.altos_latch_sr_0:v
		errors: 0, warnings: 0
	primitive work.altos_latch_sr_1:v
		errors: 0, warnings: 0
file: ../synth/exponentiation_logic_mapped.v
	module work.RC_CG_MOD_3:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD_4:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD_5:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD_6:v
		errors: 0, warnings: 0
	module work.mult_serial_NA8_NB120_N128:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD_1:v
		errors: 0, warnings: 0
	module work.RC_CG_MOD_2:v
		errors: 0, warnings: 0
	module work.exponentiation:v
		errors: 0, warnings: 0
file: ../tb/tb_exp.sv
	module work.tb:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'work' ....... Done
	Top level design units:
		tb
	Reading SDF file from location "../synth/exponentiation_logic_mapped.sdf"
	Writing compiled SDF file to "exponentiation_logic_mapped.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     exponentiation_logic_mapped.sdf.X
		Log file:              ./sdf.log
		Backannotation scope:  tb:dut
		Configuration file:    
		MTM control:           MAXIMUM
		Scale factors:         1:1:1
		Scale type:            FROM_MAXIMUM
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.end_mul_reg of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 100>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[0]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 118>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[1]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 136>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[2]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 154>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[3]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 172>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[4]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 190>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[5]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 208>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[6]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 226>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[7]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 244>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[8]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 262>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[9]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 280>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[10]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 298>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[11]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 316>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[12]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 334>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[13]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 352>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[14]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 370>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[15]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 388>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[16]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 406>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[17]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 424>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[18]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 442>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[19]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 460>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[20]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 478>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[21]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 496>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[22]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 514>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[23]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 532>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[24]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 550>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[25]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 568>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[26]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 586>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[27]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 604>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[28]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 622>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[29]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 640>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[30]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 658>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[31]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 676>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[32]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 694>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[33]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 712>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[34]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 730>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[35]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 748>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[36]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 766>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[37]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 784>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[38]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 802>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[39]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 820>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[40]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 838>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[41]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 856>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[42]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 874>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[43]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 892>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[44]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 910>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[45]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 928>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[46]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 946>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[47]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 964>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[48]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 982>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[49]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1000>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[50]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1018>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[51]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1036>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[52]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1054>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[53]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1072>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[54]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1090>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[55]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1108>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[56]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1126>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[57]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1144>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[58]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1162>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[59]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1180>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[60]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1198>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[61]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1216>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[62]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1234>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[63]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1252>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[64]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1270>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[65]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1288>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[66]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1306>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[67]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1324>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[68]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1342>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[69]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1360>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[70]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1378>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[71]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1396>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[72]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1414>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[73]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1432>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[74]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1450>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[75]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1468>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[76]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1486>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[77]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1504>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[78]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1522>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[79]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1540>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[80]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1558>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[81]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1576>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[82]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1594>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[83]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1612>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[84]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1630>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[85]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1648>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[86]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1666>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[87]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1684>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[88]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1702>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[89]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1720>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[90]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1738>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[91]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1756>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[92]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1774>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[93]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1792>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[94]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1810>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[95]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1828>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[96]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1846>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[97]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1864>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[98]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1882>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[99]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1900>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[100]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1918>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[101]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1936>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[102]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1954>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[103]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1972>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[104]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 1990>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[105]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2008>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[106]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2026>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[107]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2044>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[108]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2062>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[109]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2080>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[110]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2098>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[111]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2116>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[112]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2134>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[113]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2152>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[114]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2170>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[115]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2188>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[116]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2206>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[117]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2224>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[118]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2242>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[119]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2260>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[120]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2278>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[121]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2296>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[122]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2314>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[123]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2332>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[124]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2350>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[125]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2368>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[126]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2386>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\produto_reg[127]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 2404>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (25)) of instance tb.dut.MULT1.\state_reg[1]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 5350>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-10) (25)) of instance tb.dut.MULT1.\state_reg[0]  of module DFFRX1LVT <../synth/exponentiation_logic_mapped.sdf, line 17106>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance tb.dut.\state_reg[2]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 17760>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance tb.dut.\state_reg[1]  of module DFFRHQX1LVT <../synth/exponentiation_logic_mapped.sdf, line 17889>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-14) (23)) of instance tb.dut.\state_reg[0]  of module DFFRX4LVT <../synth/exponentiation_logic_mapped.sdf, line 24874>.
	Annotation completed with 0 Errors and 134 Warnings
	SDF statistics: 
		 No. of Pathdelays = 3831    	 No. of Disabled Pathdelays = 0        Annotated = 100.00% (3831/3831) 
		 No. of Tchecks    = 3104    	 No. of Disabled Tchecks    = 0        Annotated = 51.74% (1606/3104) 
				        Total(T) 	   Disabled(D) 	    Annotated(A)	  Percentage(A/(T-D))
		 Path Delays	          3831	             0	              3831	                100.00
		       $hold	           134	             0	                 0	                  0.00
		      $width	          1216	             0	                 0	                  0.00
		   $recovery	           134	             0	                 0	                  0.00
		  $setuphold	          1620	             0	              1606	                 99.14
	Building instance overlay tables: 
            assert (exp == expected_exp) else  $fatal("############################Wrong exponentiation: Expected %h, Got %h", expected_exp, exp);
                                                                                                                            |
xmelab: *W,STRINT (../tb/tb_exp.sv,76|124): String literal argument supplied to integer parameter.
.................... Done
	Generating native compiled code:
		work.DFFRX4LVT:v <0x68d81602>
			streams:   0, words:     0
		work.DFFHQX1LVT:v <0x7fbbbb34>
			streams:   0, words:     0
		work.SDFFQX1LVT:v <0x21c3e257>
			streams:   0, words:     0
		work.DFFQXLLVT:v <0x0fa33d34>
			streams:   0, words:     0
		work.DFFRX1LVT:v <0x0dbca27e>
			streams:   0, words:     0
		work.SDFFQX1LVT:v <0x18e06c5b>
			streams:   0, words:     0
		work.DFFHQX1LVT:v <0x46983538>
			streams:   0, words:     0
		work.DFFQXLLVT:v <0x3680b338>
			streams:   0, words:     0
		work.DFFRHQX1LVT:v <0x676786c2>
			streams:   0, words:     0
		work.TLATNTSCAX2LVT:v <0x277a7a85>
			streams:   0, words:     0
		work.mult_serial_NA8_NB120_N128:v <0x0c91282c>
			streams:   1, words:   358
		work.exponentiation:v <0x3db57778>
			streams:   1, words:   285
		work.tb:sv <0x0f2722d4>
			streams:  10, words: 12091
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 1769      62
		UDPs:                    1075       5
		Primitives:              3804       5
		Timing outputs:          1765      14
		Registers:                556      27
		Scalar wires:            2458       -
		Expanded wires:           140       3
		Always blocks:              1       1
		Initial blocks:             1       1
		Pseudo assignments:         9       -
		Timing checks:           4724     685
		Interconnect:            4383       -
		Delayed tcheck signals:  1351     562
		Assertions:                 1       1
		Simulation timescale:     1ps
	Writing initial simulation snapshot: work.tb:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED default: 1

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /tools/cadence/XCELIUM2309/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm tb.dut.X tb.dut.Y tb.dut.clock tb.dut.cont tb.dut.end_expo tb.dut.resultado tb.dut.reset tb.dut.start tb.dut.state
Created probe 1
xcelium> run 1 ms
Valor 5 ^ 5: Resultado esperado: 3125, Resultado obtido: 3125
Valor 109 ^ 11: Resultado esperado: 25804264053054077850709, Resultado obtido: 25804264053054077850709
Valor 255 ^ 8: Resultado esperado: 17878103347812890625, Resultado obtido: 17878103347812890625
Valor 75 ^ 10: Resultado esperado: 5631351470947265625, Resultado obtido: 5631351470947265625
Valor 43 ^ 9: Resultado esperado: 502592611936843, Resultado obtido: 502592611936843
Valor 11 ^ 8: Resultado esperado: 214358881, Resultado obtido: 214358881
Valor 246 ^ 12: Resultado esperado: 49115807124344448192809865216, Resultado obtido: 49115807124344448192809865216
Valor 97 ^ 15: Resultado esperado: 633251189136789386043275954593, Resultado obtido: 633251189136789386043275954593
Valor 186 ^ 2: Resultado esperado: 34596, Resultado obtido: 34596
Valor 174 ^ 6: Resultado esperado: 27752076864576, Resultado obtido: 27752076864576
Valor 59 ^ 7: Resultado esperado: 2488651484819, Resultado obtido: 2488651484819
Valor 123 ^ 14: Resultado esperado: 181414317867238075368413196009, Resultado obtido: 181414317867238075368413196009
Valor 45 ^ 4: Resultado esperado: 4100625, Resultado obtido: 4100625
Valor 1 ^ 7: Resultado esperado: 1, Resultado obtido: 1
Valor 170 ^ 13: Resultado esperado: 99045780329059370000000000000, Resultado obtido: 99045780329059370000000000000
Valor 163 ^ 10: Resultado esperado: 13239635967018160063849, Resultado obtido: 13239635967018160063849
Valor 190 ^ 2: Resultado esperado: 36100, Resultado obtido: 36100
Valor 113 ^ 14: Resultado esperado: 55347525466347647961440563489, Resultado obtido: 55347525466347647961440563489
Valor 222 ^ 0: Resultado esperado: 1, Resultado obtido: 1
Valor 165 ^ 6: Resultado esperado: 20179187015625, Resultado obtido: 20179187015625
Valor 106 ^ 15: Resultado esperado: 2396558193099689811132027928576, Resultado obtido: 2396558193099689811132027928576
Valor 39 ^ 15: Resultado esperado: 734461618571137961752599, Resultado obtido: 734461618571137961752599
Valor 49 ^ 4: Resultado esperado: 5764801, Resultado obtido: 5764801
Valor 10 ^ 4: Resultado esperado: 10000, Resultado obtido: 10000
Valor 235 ^ 14: Resultado esperado: 1566570960618087215175592041015625, Resultado obtido: 1566570960618087215175592041015625
Valor 14 ^ 13: Resultado esperado: 793714773254144, Resultado obtido: 793714773254144
Valor 190 ^ 10: Resultado esperado: 61310662578010000000000, Resultado obtido: 61310662578010000000000
Valor 31 ^ 9: Resultado esperado: 26439622160671, Resultado obtido: 26439622160671
Valor 187 ^ 1: Resultado esperado: 187, Resultado obtido: 187
Valor 210 ^ 10: Resultado esperado: 166798809782010000000000, Resultado obtido: 166798809782010000000000
Valor 97 ^ 7: Resultado esperado: 80798284478113, Resultado obtido: 80798284478113
Valor 237 ^ 7: Resultado esperado: 41998948952729733, Resultado obtido: 41998948952729733
Valor 23 ^ 12: Resultado esperado: 21914624432020321, Resultado obtido: 21914624432020321
Valor 222 ^ 9: Resultado esperado: 1309714905285888302592, Resultado obtido: 1309714905285888302592
Valor 180 ^ 13: Resultado esperado: 208229648656711680000000000000, Resultado obtido: 208229648656711680000000000000
Valor 65 ^ 1: Resultado esperado: 65, Resultado obtido: 65
Valor 248 ^ 2: Resultado esperado: 61504, Resultado obtido: 61504
Valor 93 ^ 14: Resultado esperado: 3620439376899076955409413049, Resultado obtido: 3620439376899076955409413049
Valor 18 ^ 0: Resultado esperado: 1, Resultado obtido: 1
Valor 165 ^ 11: Resultado esperado: 2467876294615567236328125, Resultado obtido: 2467876294615567236328125
Valor 27 ^ 6: Resultado esperado: 387420489, Resultado obtido: 387420489
Valor 57 ^ 12: Resultado esperado: 1176246293903439668001, Resultado obtido: 1176246293903439668001
Valor 151 ^ 2: Resultado esperado: 22801, Resultado obtido: 22801
Valor 101 ^ 6: Resultado esperado: 1061520150601, Resultado obtido: 1061520150601
Valor 249 ^ 11: Resultado esperado: 228135472299766291637190249, Resultado obtido: 228135472299766291637190249
Valor 30 ^ 5: Resultado esperado: 24300000, Resultado obtido: 24300000
Valor 29 ^ 6: Resultado esperado: 594823321, Resultado obtido: 594823321
Valor 138 ^ 6: Resultado esperado: 6906762437184, Resultado obtido: 6906762437184
Valor 206 ^ 3: Resultado esperado: 8741816, Resultado obtido: 8741816
Valor 119 ^ 13: Resultado esperado: 959644764107166918445086359, Resultado obtido: 959644764107166918445086359
Valor 64 ^ 15: Resultado esperado: 1237940039285380274899124224, Resultado obtido: 1237940039285380274899124224
Valor 225 ^ 14: Resultado esperado: 852226929923929274082183837890625, Resultado obtido: 852226929923929274082183837890625
Valor 149 ^ 2: Resultado esperado: 22201, Resultado obtido: 22201
Valor 110 ^ 7: Resultado esperado: 194871710000000, Resultado obtido: 194871710000000
Valor 90 ^ 1: Resultado esperado: 90, Resultado obtido: 90
Valor 243 ^ 1: Resultado esperado: 243, Resultado obtido: 243
Valor 9 ^ 11: Resultado esperado: 31381059609, Resultado obtido: 31381059609
Valor 239 ^ 5: Resultado esperado: 779811265199, Resultado obtido: 779811265199
Valor 135 ^ 14: Resultado esperado: 667840509835890864312744140625, Resultado obtido: 667840509835890864312744140625
Valor 13 ^ 3: Resultado esperado: 2197, Resultado obtido: 2197
Valor 165 ^ 1: Resultado esperado: 165, Resultado obtido: 165
Valor 165 ^ 10: Resultado esperado: 14956826027973134765625, Resultado obtido: 14956826027973134765625
Valor 161 ^ 9: Resultado esperado: 72683006647681947041, Resultado obtido: 72683006647681947041
Valor 57 ^ 5: Resultado esperado: 601692057, Resultado obtido: 601692057
Valor 164 ^ 7: Resultado esperado: 3190854023266304, Resultado obtido: 3190854023266304
Valor 250 ^ 10: Resultado esperado: 953674316406250000000000, Resultado obtido: 953674316406250000000000
Valor 68 ^ 6: Resultado esperado: 98867482624, Resultado obtido: 98867482624
Valor 67 ^ 11: Resultado esperado: 122130132904968017083, Resultado obtido: 122130132904968017083
Valor 1 ^ 15: Resultado esperado: 1, Resultado obtido: 1
Valor 26 ^ 8: Resultado esperado: 208827064576, Resultado obtido: 208827064576
Valor 202 ^ 7: Resultado esperado: 13723332506969728, Resultado obtido: 13723332506969728
Valor 180 ^ 9: Resultado esperado: 198359290368000000000, Resultado obtido: 198359290368000000000
Valor 119 ^ 13: Resultado esperado: 959644764107166918445086359, Resultado obtido: 959644764107166918445086359
Valor 240 ^ 6: Resultado esperado: 191102976000000, Resultado obtido: 191102976000000
Valor 78 ^ 15: Resultado esperado: 24066838317339048730709164032, Resultado obtido: 24066838317339048730709164032
Valor 217 ^ 0: Resultado esperado: 1, Resultado obtido: 1
Valor 128 ^ 4: Resultado esperado: 268435456, Resultado obtido: 268435456
Valor 38 ^ 7: Resultado esperado: 114415582592, Resultado obtido: 114415582592
Valor 172 ^ 2: Resultado esperado: 29584, Resultado obtido: 29584
Valor 188 ^ 5: Resultado esperado: 234849287168, Resultado obtido: 234849287168
Valor 89 ^ 7: Resultado esperado: 44231334895529, Resultado obtido: 44231334895529
Valor 40 ^ 15: Resultado esperado: 1073741824000000000000000, Resultado obtido: 1073741824000000000000000
Valor 126 ^ 1: Resultado esperado: 126, Resultado obtido: 126
Valor 40 ^ 9: Resultado esperado: 262144000000000, Resultado obtido: 262144000000000
Valor 251 ^ 9: Resultado esperado: 3954244264165377252251, Resultado obtido: 3954244264165377252251
Valor 33 ^ 1: Resultado esperado: 33, Resultado obtido: 33
Valor 31 ^ 2: Resultado esperado: 961, Resultado obtido: 961
Valor 168 ^ 1: Resultado esperado: 168, Resultado obtido: 168
Valor 35 ^ 12: Resultado esperado: 3379220508056640625, Resultado obtido: 3379220508056640625
Valor 251 ^ 0: Resultado esperado: 1, Resultado obtido: 1
Valor 171 ^ 5: Resultado esperado: 146211169851, Resultado obtido: 146211169851
Valor 135 ^ 15: Resultado esperado: 90158468827845266682220458984375, Resultado obtido: 90158468827845266682220458984375
Valor 74 ^ 4: Resultado esperado: 29986576, Resultado obtido: 29986576
Valor 98 ^ 13: Resultado esperado: 76902238926010403271876608, Resultado obtido: 76902238926010403271876608
Valor 253 ^ 15: Resultado esperado: 1113801549245339397667479729210795157, Resultado obtido: 1113801549245339397667479729210795157
Valor 209 ^ 6: Resultado esperado: 83344647990241, Resultado obtido: 83344647990241
Valor 172 ^ 4: Resultado esperado: 875213056, Resultado obtido: 875213056
Valor 193 ^ 14: Resultado esperado: 99495245076524950698517189573249, Resultado obtido: 99495245076524950698517189573249
Valor 175 ^ 2: Resultado esperado: 30625, Resultado obtido: 30625
Valor 79 ^ 8: Resultado esperado: 1517108809906561, Resultado obtido: 1517108809906561
All  tests executed
Simulation complete via $finish(1) at time 34846250 PS + 0
../tb/tb_exp.sv:83         $finish;
xcelium> ^C
xcelium> exit
...Regained control from SimVision
-------------------------------------
TOOL:	xrun(64)	23.09-s013: Exiting on Dec 19, 2024 at 14:58:06 -03  (total: 00:08:35)
