Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct 06 18:04:32 2016
| Host         : IFI-ROLLE running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------+-------------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+----------------+-------------------------+------------------+----------------+
|  reg_seg7ctrl/UUT2/clk |                | MRESET_IBUF             |                2 |              2 |
|  MCLK_IBUF_BUFG        |                |                         |                3 |              3 |
|  MCLK_IBUF_BUFG        |                | reg_seg7ctrl/UUT2/clk_1 |                4 |             15 |
|  reg_regctrl/UUT/CLK   | reg_regctrl/go | MRESET_IBUF             |                9 |             16 |
|  MCLK_IBUF_BUFG        | reg_regctrl/go | MRESET_IBUF             |                7 |             26 |
+------------------------+----------------+-------------------------+------------------+----------------+


