
26. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                525
   Number of wire bits:            542
   Number of public wires:         323
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                513
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__and2_1       100
     sky130_fd_sc_hd__buf_1          3
     sky130_fd_sc_hd__buf_4          6
     sky130_fd_sc_hd__conb_1       200
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__mux2_1       100
     sky130_mm_sc_hd_dlyPoly5ns    100

   Area for cell type \sky130_fd_sc_hd__and2_1 is unknown!
   Area for cell type \sky130_mm_sc_hd_dlyPoly5ns is unknown!

   Chip area for module '\adc_clkgen_with_edgedetect': 1954.374400

