module SingleAddFlopOutputsNotInputs(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // ===== Pipe stage 0:
  wire [7:0] p0_add_3_comb;
  assign p0_add_3_comb = x + y;

  // Registers for pipe stage 0:
  logic [7:0] p0_add_3;
  always_ff @ (posedge clk) begin
    p0_add_3 <= p0_add_3_comb;
  end
  assign out = p0_add_3;
endmodule
