Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 13:08:30 2017
| Host         : LAPTOP-BIJJ0SCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.963        0.000                      0                 1130        0.098        0.000                      0                 1130        4.500        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.963        0.000                      0                 1130        0.098        0.000                      0                 1130        4.500        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.138ns (25.559%)  route 3.314ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.539    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk20k/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.138ns (25.559%)  route 3.314ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.539    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk20k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.138ns (25.559%)  route 3.314ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.539    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk20k/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.138ns (25.559%)  route 3.314ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.976     9.539    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  clk20k/COUNT_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    clk20k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.138ns (25.589%)  route 3.309ns (74.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.533    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[21]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.527    clk20k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.138ns (25.589%)  route 3.309ns (74.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.533    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.527    clk20k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.138ns (25.589%)  route 3.309ns (74.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.533    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[23]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.527    clk20k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.138ns (25.589%)  route 3.309ns (74.411%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.533    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.445    14.786    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.527    clk20k/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.138ns (26.921%)  route 3.089ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.751     9.313    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.435    14.776    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clk20k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.138ns (26.921%)  route 3.089ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.565     5.086    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.808     6.413    clk20k/COUNT_reg_n_0_[24]
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.304     6.841    clk20k/COUNT[31]_i_12_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.965 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.445     7.410    clk20k/COUNT[31]_i_11_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.534 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.465     7.999    clk20k/COUNT[31]_i_8_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.123 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.315     8.438    clk20k/COUNT[31]_i_4_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.562 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.751     9.313    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.435    14.776    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    clk20k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.125     1.736    clk20k/COUNT_reg_n_0_[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  clk20k/COUNT_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.945    clk20k/data0[29]
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk20k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk50m/COUNT1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.923    clk50m/COUNT1_carry__3_n_7
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.125     1.736    clk20k/COUNT_reg_n_0_[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  clk20k/COUNT_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.958    clk20k/data0[31]
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk20k/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk50m/COUNT1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.934    clk50m/COUNT1_carry__3_n_5
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.446    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk20k/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk20k/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.125     1.736    clk20k/COUNT_reg_n_0_[27]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk20k/COUNT_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk20k/COUNT_reg[28]_i_1__14_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  clk20k/COUNT_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.981    clk20k/data0[30]
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.829     1.957    clk20k/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk20k/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk20k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk50m/COUNT1_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.959    clk50m/COUNT1_carry__3_n_6
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk50m/COUNT1_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.959    clk50m/COUNT1_carry__3_n_4
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk50m/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk50m/COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk50m/COUNT1_carry__3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clk50m/COUNT1_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.962    clk50m/COUNT1_carry__4_n_7
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk50m/COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk50m/COUNT1_carry__3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  clk50m/COUNT1_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.973    clk50m/COUNT1_carry__4_n_5
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.447    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk50m/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50m/COUNT_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    clk50m/COUNT_reg_n_0_[16]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk50m/COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk50m/COUNT1_carry__2_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clk50m/COUNT1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.908    clk50m/COUNT1_carry__3_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  clk50m/COUNT1_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.998    clk50m/COUNT1_carry__4_n_6
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     1.958    clk50m/CLK_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk50m/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk50m/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y28   clk1109/nolabel_line31/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   clk1109/nolabel_line31/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y30   clk1109/nolabel_line31/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clk1109/nolabel_line31/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clk1109/nolabel_line31/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clk1109/nolabel_line31/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   clk1109/nolabel_line31/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   clk1109/nolabel_line31/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y34   clk1175/nolabel_line31/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk1865/nolabel_line31/CLKVAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk50m/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clk50m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   clk50m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clk50m/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y28   clk1109/nolabel_line31/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   clk1175/nolabel_line31/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   clk1175/nolabel_line31/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y34   clk1175/nolabel_line31/COUNT_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   clk1175/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   clk1175/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   clk1175/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   clk1175/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   clk1397/nolabel_line31/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   clk1397/nolabel_line31/COUNT_reg[17]/C



