$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module helloworld_testbench $end
   $var wire 1 # in_a $end
   $var wire 1 $ in_b $end
   $var wire 1 % in_c $end
   $var wire 1 & out_y $end
   $scope module dut $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 % c $end
    $var wire 1 & y $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#60
0#
0$
1%
0&
