#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  2 18:29:55 2024
# Process ID: 27972
# Current directory: D:/findjob/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28332 D:\findjob\project_1\project_1.xpr
# Log file: D:/findjob/project_1/vivado.log
# Journal file: D:/findjob/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/findjob/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catallaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 913.094 ; gain = 56.637
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 3
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 4
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 7
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/I2C_top_tb/test}} 
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 932.418 ; gain = 0.000
run 10 us
add_bp {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} 208
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 5 us : File "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" Line 208
remove_bps -file {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} -line 208
add_bp {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} 209
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/I2C_top_tb/test}} 
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 209 in file 'D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v' not restored because it is no longer a breakable line.
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.418 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 965.879 ; gain = 0.000
run 10 us
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 966.074 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 967.668 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/I2C_top_tb/test}} 
run 10 us
add_bp {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} 191
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 5250 ns : File "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" Line 191
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 191 in file 'D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v' not restored because it is no longer a breakable line.
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_bp {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} 171
remove_bps -file {D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v} -line 171
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 20
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/I2C_top_tb/test}} 
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:72]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:134]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:134]
ERROR: [VRFC 10-2865] module 'I2C_top' ignored due to previous errors [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 26}
Untitled 26
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 27}
Untitled 27
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
ERROR: [VRFC 10-4982] syntax error near ')' [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:263]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:266]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:266]
ERROR: [VRFC 10-2865] module 'I2C_top' ignored due to previous errors [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 28}
Untitled 28
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 30}
Untitled 30
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 31}
Untitled 31
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 32}
Untitled 32
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 33}
Untitled 33
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 34}
Untitled 34
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 35}
Untitled 35
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 36}
Untitled 36
add_wave {{/I2C_top_tb/test}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I2C_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj I2C_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'i2c_scl' is not allowed [D:/findjob/project_1/project_1.srcs/sources_1/new/I2C_top.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78618b26c6384b86a3b48550143a7297 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot I2C_top_tb_behav xil_defaultlib.I2C_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_type' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_master_vaild' [D:/findjob/project_1/project_1.srcs/sim_1/new/I2C_top_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.I2C_top
Compiling module xil_defaultlib.I2C_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot I2C_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/findjob/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I2C_top_tb_behav -key {Behavioral:sim_1:Functional:I2C_top_tb} -tclbatch {I2C_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source I2C_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I2C_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.906 ; gain = 0.000
current_wave_config {Untitled 37}
Untitled 37
add_wave {{/I2C_top_tb/test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.906 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 23:13:15 2024...
