{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430314398223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430314398226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 16:33:17 2015 " "Processing started: Wed Apr 29 16:33:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430314398226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430314398226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430314398227 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1430314398706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 12 6 " "Found 12 design units, including 6 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer_instr-rtl " "Found design unit 1: ram_infer_instr-rtl" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_infer-rtl " "Found design unit 2: ram_infer-rtl" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 program_counter-pcArch " "Found design unit 3: program_counter-pcArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 controller-conArch " "Found design unit 4: controller-conArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu-cpuArch " "Found design unit 5: cpu-cpuArch" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lab2-bhv " "Found design unit 6: lab2-bhv" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 338 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer_instr " "Found entity 1: ram_infer_instr" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_infer " "Found entity 2: ram_infer" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "3 program_counter " "Found entity 3: program_counter" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu " "Found entity 5: cpu" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab2 " "Found entity 6: lab2" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430314399768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430314399768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1430314399910 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataIn_instr lab2.vhd(396) " "VHDL Signal Declaration warning at lab2.vhd(396): used implicit default value for signal \"dataIn_instr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 396 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1430314399916 "|lab2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_address_instr lab2.vhd(398) " "VHDL Signal Declaration warning at lab2.vhd(398): used implicit default value for signal \"write_address_instr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 398 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1430314399917 "|lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer ram_infer:ram " "Elaborating entity \"ram_infer\" for hierarchy \"ram_infer:ram\"" {  } { { "lab2.vhd" "ram" { Text "/home/kyriakos/vlsi/lab2.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430314399958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "lab2.vhd" "pc" { Text "/home/kyriakos/vlsi/lab2.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430314399994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cnt " "Elaborating entity \"controller\" for hierarchy \"controller:cnt\"" {  } { { "lab2.vhd" "cnt" { Text "/home/kyriakos/vlsi/lab2.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430314400011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp lab2.vhd(199) " "Verilog HDL or VHDL warning at lab2.vhd(199): object \"tmp\" assigned a value but never read" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1430314400013 "|lab2|controller:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cp " "Elaborating entity \"cpu\" for hierarchy \"cpu:cp\"" {  } { { "lab2.vhd" "cp" { Text "/home/kyriakos/vlsi/lab2.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1430314400283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_1 GND " "Pin \"led_1\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430314401663 "|lab2|led_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_2 GND " "Pin \"led_2\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430314401663 "|lab2|led_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_3 GND " "Pin \"led_3\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430314401663 "|lab2|led_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_4 GND " "Pin \"led_4\" is stuck at GND" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1430314401663 "|lab2|led_4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1430314401663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1430314401928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1430314401928 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1430314401980 "|lab2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/vlsi/lab2.vhd" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1430314401980 "|lab2|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1430314401980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1430314401981 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1430314401981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1430314401981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430314402005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 16:33:22 2015 " "Processing ended: Wed Apr 29 16:33:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430314402005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430314402005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430314402005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430314402005 ""}
