#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x117e0b780 .scope module, "sum_ignore_tb" "sum_ignore_tb" 2 620;
 .timescale 0 0;
v0x6000026d5ef0_0 .net *"_ivl_0", 31 0, L_0x6000025d43c0;  1 drivers
v0x6000026d5f80_0 .net *"_ivl_4", 31 0, L_0x6000025d4500;  1 drivers
v0x6000026d6010_0 .var/i "nota", 31 0;
v0x6000026d60a0_0 .net "tests_passed_0", 31 0, v0x6000026d4ea0_0;  1 drivers
v0x6000026d6130_0 .net "tests_passed_1", 31 0, v0x6000026d55f0_0;  1 drivers
v0x6000026d61c0_0 .net "tests_passed_2", 31 0, v0x6000026d5d40_0;  1 drivers
v0x6000026d6250_0 .net "tests_passed_tb", 31 0, L_0x6000025d45a0;  1 drivers
v0x6000026d62e0_0 .net "tests_total_0", 31 0, v0x6000026d4f30_0;  1 drivers
v0x6000026d6370_0 .net "tests_total_1", 31 0, v0x6000026d5680_0;  1 drivers
v0x6000026d6400_0 .net "tests_total_2", 31 0, v0x6000026d5dd0_0;  1 drivers
v0x6000026d6490_0 .net "tests_total_tb", 31 0, L_0x6000025d4460;  1 drivers
L_0x6000025d43c0 .arith/sum 32, v0x6000026d4f30_0, v0x6000026d5680_0;
L_0x6000025d4460 .arith/sum 32, L_0x6000025d43c0, v0x6000026d5dd0_0;
L_0x6000025d4500 .arith/sum 32, v0x6000026d4ea0_0, v0x6000026d55f0_0;
L_0x6000025d45a0 .arith/sum 32, L_0x6000025d4500, v0x6000026d5d40_0;
S_0x117e0c6e0 .scope module, "tb_0" "sum_ignore_tb_0" 2 624, 2 33 0, S_0x117e0b780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000026d4bd0_0 .net "act_q", 4 0, v0x6000026d4ab0_0;  1 drivers
v0x6000026d4c60_0 .var "clk", 0 0;
v0x6000026d4cf0_0 .var "d", 3 0;
v0x6000026d4d80_0 .var "exp_q", 4 0;
v0x6000026d4e10_0 .var "rst_b", 0 0;
v0x6000026d4ea0_0 .var "tests_passed", 31 0;
v0x6000026d4f30_0 .var "tests_total", 31 0;
v0x6000026d4fc0_0 .net "verdict", 0 0, L_0x6000025d41e0;  1 drivers
L_0x6000025d41e0 .cmp/eeq 5, v0x6000026d4d80_0, v0x6000026d4ab0_0;
S_0x117e04d60 .scope module, "uut" "sum_ignore" 2 44, 2 6 0, S_0x117e0c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_b";
    .port_info 3 /OUTPUT 5 "q";
P_0x600003ad2f80 .param/l "ign" 0 2 8, C4<0000>;
P_0x600003ad2fc0 .param/l "w" 0 2 7, +C4<00000000000000000000000000000100>;
v0x6000026d4900_0 .net "clk", 0 0, v0x6000026d4c60_0;  1 drivers
v0x6000026d4990_0 .net "d", 3 0, v0x6000026d4cf0_0;  1 drivers
v0x6000026d4a20_0 .var "d_prev", 3 0;
v0x6000026d4ab0_0 .var "q", 4 0;
v0x6000026d4b40_0 .net "rst_b", 0 0, v0x6000026d4e10_0;  1 drivers
E_0x6000001cfb00 .event posedge, v0x6000026d4900_0;
S_0x117e04ed0 .scope module, "tb_1" "sum_ignore_tb_1" 2 628, 2 226 0, S_0x117e0b780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000026d5320_0 .net "act_q", 4 0, v0x6000026d5200_0;  1 drivers
v0x6000026d53b0_0 .var "clk", 0 0;
v0x6000026d5440_0 .var "d", 3 0;
v0x6000026d54d0_0 .var "exp_q", 4 0;
v0x6000026d5560_0 .var "rst_b", 0 0;
v0x6000026d55f0_0 .var "tests_passed", 31 0;
v0x6000026d5680_0 .var "tests_total", 31 0;
v0x6000026d5710_0 .net "verdict", 0 0, L_0x6000025d4280;  1 drivers
L_0x6000025d4280 .cmp/eeq 5, v0x6000026d54d0_0, v0x6000026d5200_0;
S_0x117e04290 .scope module, "uut" "sum_ignore" 2 239, 2 6 0, S_0x117e04ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_b";
    .port_info 3 /OUTPUT 5 "q";
P_0x600003ad3000 .param/l "ign" 0 2 8, C4<1110>;
P_0x600003ad3040 .param/l "w" 0 2 7, +C4<00000000000000000000000000000100>;
v0x6000026d5050_0 .net "clk", 0 0, v0x6000026d53b0_0;  1 drivers
v0x6000026d50e0_0 .net "d", 3 0, v0x6000026d5440_0;  1 drivers
v0x6000026d5170_0 .var "d_prev", 3 0;
v0x6000026d5200_0 .var "q", 4 0;
v0x6000026d5290_0 .net "rst_b", 0 0, v0x6000026d5560_0;  1 drivers
E_0x6000001cfc40 .event posedge, v0x6000026d5050_0;
S_0x117e04400 .scope module, "tb_2" "sum_ignore_tb_2" 2 632, 2 423 0, S_0x117e0b780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "tests_total";
    .port_info 1 /OUTPUT 32 "tests_passed";
v0x6000026d5a70_0 .net "act_q", 8 0, v0x6000026d5950_0;  1 drivers
v0x6000026d5b00_0 .var "clk", 0 0;
v0x6000026d5b90_0 .var "d", 7 0;
v0x6000026d5c20_0 .var "exp_q", 8 0;
v0x6000026d5cb0_0 .var "rst_b", 0 0;
v0x6000026d5d40_0 .var "tests_passed", 31 0;
v0x6000026d5dd0_0 .var "tests_total", 31 0;
v0x6000026d5e60_0 .net "verdict", 0 0, L_0x6000025d4320;  1 drivers
L_0x6000025d4320 .cmp/eeq 9, v0x6000026d5c20_0, v0x6000026d5950_0;
S_0x117e05d40 .scope module, "uut" "sum_ignore" 2 436, 2 6 0, S_0x117e04400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_b";
    .port_info 3 /OUTPUT 9 "q";
P_0x600003ad3080 .param/l "ign" 0 2 8, C4<0000>;
P_0x600003ad30c0 .param/l "w" 0 2 7, +C4<00000000000000000000000000001000>;
v0x6000026d57a0_0 .net "clk", 0 0, v0x6000026d5b00_0;  1 drivers
v0x6000026d5830_0 .net "d", 7 0, v0x6000026d5b90_0;  1 drivers
v0x6000026d58c0_0 .var "d_prev", 7 0;
v0x6000026d5950_0 .var "q", 8 0;
v0x6000026d59e0_0 .net "rst_b", 0 0, v0x6000026d5cb0_0;  1 drivers
E_0x6000001cfd80 .event posedge, v0x6000026d57a0_0;
    .scope S_0x117e04d60;
T_0 ;
    %wait E_0x6000001cfb00;
    %load/vec4 v0x6000026d4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000026d4ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000026d4a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000026d4990_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x6000026d4990_0;
    %pad/u 5;
    %load/vec4 v0x6000026d4a20_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x6000026d4ab0_0, 0;
T_0.2 ;
    %load/vec4 v0x6000026d4990_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x6000026d4990_0;
    %assign/vec4 v0x6000026d4a20_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x117e0c6e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d4c60_0, 0, 1;
    %pushi/vec4 31, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000026d4c60_0;
    %inv;
    %store/vec4 v0x6000026d4c60_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .thread T_1;
    .scope S_0x117e0c6e0;
T_2 ;
    %vpi_call 2 58 "$display", "TESTBENCH 0: Valori implicite ale parametrilor" {0 0 0};
    %vpi_call 2 59 "$display", "Time\011clk\011rst_b\011d\011\011expected_q\011actual_q\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 60 "$monitor", "%4t\011%3b\011%5b\011%2d\011\011%10d\011%8d\011%18d", $time, v0x6000026d4c60_0, v0x6000026d4e10_0, v0x6000026d4cf0_0, v0x6000026d4d80_0, v0x6000026d4bd0_0, v0x6000026d4fc0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d4e10_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000026d4cf0_0, 0, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x6000026d4d80_0, 0, 5;
    %load/vec4 v0x6000026d4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d4f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d4ea0_0;
    %load/vec4 v0x6000026d4fc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d4ea0_0, 0, 32;
    %delay 3, 0;
    %vpi_call 2 222 "$display", "Passed / Total: %2d / %2d", v0x6000026d4ea0_0, v0x6000026d4f30_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x117e04290;
T_3 ;
    %wait E_0x6000001cfc40;
    %load/vec4 v0x6000026d5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000026d5200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000026d5170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000026d50e0_0;
    %cmpi/ne 14, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x6000026d50e0_0;
    %pad/u 5;
    %load/vec4 v0x6000026d5170_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x6000026d5200_0, 0;
T_3.2 ;
    %load/vec4 v0x6000026d50e0_0;
    %cmpi/ne 14, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x6000026d50e0_0;
    %assign/vec4 v0x6000026d5170_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x117e04ed0;
T_4 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d53b0_0, 0, 1;
    %pushi/vec4 31, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000026d53b0_0;
    %inv;
    %store/vec4 v0x6000026d53b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0x117e04ed0;
T_5 ;
    %delay 100, 0;
    %vpi_call 2 255 "$display", "TESTBENCH 1: Valoarea de ignorat modificata" {0 0 0};
    %vpi_call 2 256 "$display", "Time\011clk\011rst_b\011d\011\011expected_q\011actual_q\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 257 "$monitor", "%4t\011%3b\011%5b\011%2d\011\011%10d\011%8d\011%18d", $time, v0x6000026d53b0_0, v0x6000026d5560_0, v0x6000026d5440_0, v0x6000026d54d0_0, v0x6000026d5320_0, v0x6000026d5710_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5560_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d5440_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000026d54d0_0, 0, 5;
    %load/vec4 v0x6000026d5680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5680_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d55f0_0;
    %load/vec4 v0x6000026d5710_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d55f0_0, 0, 32;
    %delay 3, 0;
    %vpi_call 2 419 "$display", "Passed / Total: %2d / %2d", v0x6000026d55f0_0, v0x6000026d5680_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x117e05d40;
T_6 ;
    %wait E_0x6000001cfd80;
    %load/vec4 v0x6000026d59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000026d5950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000026d58c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000026d5830_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x6000026d5830_0;
    %pad/u 9;
    %load/vec4 v0x6000026d58c0_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0x6000026d5950_0, 0;
T_6.2 ;
    %load/vec4 v0x6000026d5830_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x6000026d5830_0;
    %assign/vec4 v0x6000026d58c0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x117e04400;
T_7 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5b00_0, 0, 1;
    %pushi/vec4 31, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x6000026d5b00_0;
    %inv;
    %store/vec4 v0x6000026d5b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x117e04400;
T_8 ;
    %delay 200, 0;
    %vpi_call 2 452 "$display", "TESTBENCH 2: Modificat numarul de biti" {0 0 0};
    %vpi_call 2 453 "$display", "Time\011clk\011rst_b\011d\011\011expected_q\011actual_q\011Passed(1)/Failed(0)" {0 0 0};
    %vpi_call 2 454 "$monitor", "%4t\011%3b\011%5b\011%3d\011\011%10d\011%8d\011%18d", $time, v0x6000026d5b00_0, v0x6000026d5cb0_0, v0x6000026d5b90_0, v0x6000026d5c20_0, v0x6000026d5a70_0, v0x6000026d5e60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 7, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 7, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 10, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 10, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 5, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 11, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000026d5cb0_0, 0, 1;
    %pushi/vec4 255, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 510, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 510, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 10, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 17, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000026d5b90_0, 0, 8;
    %pushi/vec4 20, 0, 9;
    %store/vec4 v0x6000026d5c20_0, 0, 9;
    %load/vec4 v0x6000026d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000026d5dd0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x6000026d5d40_0;
    %load/vec4 v0x6000026d5e60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x6000026d5d40_0, 0, 32;
    %delay 3, 0;
    %vpi_call 2 616 "$display", "Passed / Total: %2d / %2d", v0x6000026d5d40_0, v0x6000026d5dd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x117e0b780;
T_9 ;
    %delay 300, 0;
    %vpi_call 2 642 "$display", "All Passed / All Total: %3d / %3d", v0x6000026d6250_0, v0x6000026d6490_0 {0 0 0};
    %load/vec4 v0x6000026d6250_0;
    %muli 250, 0, 32;
    %load/vec4 v0x6000026d6490_0;
    %div;
    %store/vec4 v0x6000026d6010_0, 0, 32;
    %load/vec4 v0x6000026d6010_0;
    %pushi/vec4 100, 0, 32;
    %div/s;
    %load/vec4 v0x6000026d6010_0;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %vpi_call 2 644 "$display", "Nota: %1d.%02d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ex3.v";
