INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/count16_module/count16_module.srcs/sources_1/new/count16_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/count16_module/count16_module.srcs/sources_1/new/count16_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt16_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/count16_module/count16_module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
