# coding-challenge-cvw-risc-v-mentroship
This repository contains 5 files:
- **up_down_counter.sv:** Contains the SystemVerilog module of the up/down counter.
- **up_down_counter_tb.sv:** Contains the testbench that I designed to test the up/down counter.
- **waveform_sim.png:** It is a screenshot of the simulation results.
- **interesting_hw_project.pdf:** Contains the paragraph describing the most interesting hardware project that I have completed.
- **interesting_project_picture.pdf:** Contains a snapshot of the datapath of the project described in the paragraph.
