/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~celloutsig_0_12z;
  assign celloutsig_0_63z = ~in_data[31];
  assign celloutsig_1_18z = ~celloutsig_1_13z;
  assign celloutsig_0_10z = ~celloutsig_0_3z;
  assign celloutsig_0_34z = ~((celloutsig_0_28z | celloutsig_0_17z[3]) & (celloutsig_0_13z[12] | celloutsig_0_27z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z | celloutsig_0_3z) & (in_data[73] | celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_11z[1] | celloutsig_0_11z[1]) & (celloutsig_0_15z | celloutsig_0_6z));
  assign celloutsig_0_28z = ~((celloutsig_0_3z | celloutsig_0_13z[0]) & (celloutsig_0_14z[5] | celloutsig_0_14z[0]));
  assign celloutsig_0_0z = in_data[7] | in_data[4];
  assign celloutsig_1_6z = celloutsig_1_5z | in_data[102];
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[65];
  assign celloutsig_0_41z = celloutsig_0_36z ^ celloutsig_0_27z;
  assign celloutsig_1_9z = celloutsig_1_4z[9] ^ celloutsig_1_6z;
  assign celloutsig_1_12z = celloutsig_1_1z ^ celloutsig_1_9z;
  assign celloutsig_0_20z = celloutsig_0_11z[2] ^ celloutsig_0_9z;
  assign celloutsig_0_21z = celloutsig_0_18z[4] ^ celloutsig_0_10z;
  assign celloutsig_0_26z = celloutsig_0_4z ^ in_data[71];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_13z)
    if (!celloutsig_1_13z) _01_ <= 5'h00;
    else _01_ <= in_data[86:82];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_13z)
    if (!celloutsig_1_13z) _00_ <= 15'h0000;
    else _00_ <= celloutsig_0_13z;
  assign celloutsig_0_4z = { _01_[3:1], celloutsig_0_3z, celloutsig_0_3z, 1'h0 } == { _01_, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[125:120] == in_data[112:107];
  assign celloutsig_0_22z = { celloutsig_0_14z[9:4], celloutsig_0_12z } == { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, 1'h0, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_14z[3:1], celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_34z } >= { _01_[1:0], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_10z, 1'h0 };
  assign celloutsig_0_59z = { celloutsig_0_17z[3:2], celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_29z } >= { in_data[52:50], celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_13z = celloutsig_1_4z[12:9] >= in_data[109:106];
  assign celloutsig_0_7z = { celloutsig_0_4z, 1'h0, celloutsig_0_0z, 1'h0 } >= { _01_[4:2], celloutsig_0_3z };
  assign celloutsig_1_19z = { in_data[131:125], celloutsig_1_0z, celloutsig_1_18z } >= { celloutsig_1_4z[13:7], celloutsig_1_12z, celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, 1'h0, celloutsig_0_8z } >= { in_data[68:66], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[68:67], 1'h0, celloutsig_0_3z } <= { _01_[4:2], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[148:142] || in_data[155:149];
  assign celloutsig_0_6z = in_data[85:77] || { _01_[3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[3:0] || { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[41:17], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z } || { in_data[4:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, _01_, celloutsig_0_6z, celloutsig_0_4z, _01_, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_18z || { _00_[5:0], celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_13z[7:2], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_20z } || { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_13z = { 1'h0, _01_, 3'h0, celloutsig_0_0z, 1'h0, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z } % { 1'h1, in_data[71:64], _01_, celloutsig_0_9z };
  assign celloutsig_1_4z = - in_data[190:174];
  assign celloutsig_0_11z = - { _01_[2:1], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_14z = - in_data[95:84];
  assign celloutsig_0_18z = - { in_data[11:9], 1'h0, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = { _01_[4:1], celloutsig_0_15z } <<< _00_[11:7];
  assign { out_data[1], out_data[3:2] } = { celloutsig_0_59z, celloutsig_0_37z, celloutsig_0_9z } ^ { celloutsig_0_17z[1], celloutsig_0_17z[3:2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_27z };
endmodule
