Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 12:42:20 2021
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cafetera_timing_summary_routed.rpt -pb Cafetera_timing_summary_routed.pb -rpx Cafetera_timing_summary_routed.rpx -warn_on_violation
| Design       : Cafetera
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (12)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: inst_clk_divider_displays_400Hz/clk_out_i_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: inst_clk_divider_fsm_1Hz/clk_out_i_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_fsm/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_fsm/coffee_time_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_fsm/coffee_time_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.041        0.000                      0                  525        0.260        0.000                      0                  525        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.041        0.000                      0                  525        0.260        0.000                      0                  525        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.438ns (26.630%)  route 3.962ns (73.370%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.920    10.707    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[1]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    14.747    inst_debounce_leche_caliente/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.438ns (26.630%)  route 3.962ns (73.370%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.920    10.707    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    14.747    inst_debounce_leche_caliente/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.438ns (26.630%)  route 3.962ns (73.370%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.920    10.707    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[3]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    14.747    inst_debounce_leche_caliente/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.438ns (26.630%)  route 3.962ns (73.370%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.920    10.707    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[4]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.524    14.747    inst_debounce_leche_caliente/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.438ns (27.485%)  route 3.794ns (72.515%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.752    10.539    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    inst_debounce_leche_caliente/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.438ns (27.485%)  route 3.794ns (72.515%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.752    10.539    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[6]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    inst_debounce_leche_caliente/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.438ns (27.485%)  route 3.794ns (72.515%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.752    10.539    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[7]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    inst_debounce_leche_caliente/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.438ns (27.485%)  route 3.794ns (72.515%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.752    10.539    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.586    15.009    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  inst_debounce_leche_caliente/count_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y75          FDRE (Setup_fdre_C_R)       -0.524    14.708    inst_debounce_leche_caliente/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.438ns (27.494%)  route 3.792ns (72.506%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.750    10.537    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  inst_debounce_leche_caliente/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.592    15.015    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  inst_debounce_leche_caliente/count_reg[21]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    14.714    inst_debounce_leche_caliente/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 inst_debounce_leche_caliente/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_caliente/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.438ns (27.494%)  route 3.792ns (72.506%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.704     5.307    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  inst_debounce_leche_caliente/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.518     5.825 f  inst_debounce_leche_caliente/count_reg[2]/Q
                         net (fo=2, routed)           1.539     7.364    inst_debounce_leche_caliente/count[2]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     7.488 f  inst_debounce_leche_caliente/count[31]_i_11/O
                         net (fo=2, routed)           0.481     7.969    inst_debounce_leche_caliente/count[31]_i_11_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.118     8.087 f  inst_debounce_leche_caliente/debounce_state_i_2/O
                         net (fo=2, routed)           0.586     8.672    inst_debounce_leche_caliente/debounce_state_i_2_n_0
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.352     9.024 r  inst_debounce_leche_caliente/count[31]_i_3/O
                         net (fo=1, routed)           0.436     9.461    inst_debounce_leche_caliente/count[31]_i_3_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.326     9.787 r  inst_debounce_leche_caliente/count[31]_i_1/O
                         net (fo=31, routed)          0.750    10.537    inst_debounce_leche_caliente/count[31]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  inst_debounce_leche_caliente/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.592    15.015    inst_debounce_leche_caliente/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  inst_debounce_leche_caliente/count_reg[22]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    14.714    inst_debounce_leche_caliente/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_clk_divider_fsm_1Hz/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_clk_divider_fsm_1Hz/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.431%)  route 0.446ns (70.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.567     1.486    inst_clk_divider_fsm_1Hz/clk_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  inst_clk_divider_fsm_1Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  inst_clk_divider_fsm_1Hz/count_reg[0]/Q
                         net (fo=28, routed)          0.446     2.073    inst_clk_divider_fsm_1Hz/count_reg_n_0_[0]
    SLICE_X48Y100        LUT3 (Prop_lut3_I1_O)        0.045     2.118 r  inst_clk_divider_fsm_1Hz/count[25]_i_1/O
                         net (fo=1, routed)           0.000     2.118    inst_clk_divider_fsm_1Hz/count[25]
    SLICE_X48Y100        FDCE                                         r  inst_clk_divider_fsm_1Hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.832     1.997    inst_clk_divider_fsm_1Hz/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  inst_clk_divider_fsm_1Hz/count_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.107     1.858    inst_clk_divider_fsm_1Hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_debounce_start/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_start/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.596     1.515    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  inst_debounce_start/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  inst_debounce_start/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.774    inst_debounce_start/count_reg_n_0_[20]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  inst_debounce_start/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.882    inst_debounce_start/count0_carry__3_n_4
    SLICE_X1Y80          FDRE                                         r  inst_debounce_start/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.867     2.032    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  inst_debounce_start/count_reg[20]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    inst_debounce_start/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_debounce_more_sugar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_more_sugar/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.590     1.509    inst_debounce_more_sugar/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  inst_debounce_more_sugar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inst_debounce_more_sugar/count_reg[16]/Q
                         net (fo=2, routed)           0.118     1.768    inst_debounce_more_sugar/count_reg_n_0_[16]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inst_debounce_more_sugar/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.876    inst_debounce_more_sugar/count0_carry__2_n_4
    SLICE_X5Y75          FDRE                                         r  inst_debounce_more_sugar/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.858     2.023    inst_debounce_more_sugar/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  inst_debounce_more_sugar/count_reg[16]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.105     1.614    inst_debounce_more_sugar/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_less_sugar/btn_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_less_sugar/btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.595     1.514    inst_debounce_less_sugar/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_debounce_less_sugar/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  inst_debounce_less_sugar/btn_out_reg/Q
                         net (fo=4, routed)           0.168     1.824    inst_debounce_less_sugar/less_sugar_debounce
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  inst_debounce_less_sugar/btn_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.869    inst_debounce_less_sugar/btn_out_i_1__2_n_0
    SLICE_X3Y79          FDCE                                         r  inst_debounce_less_sugar/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.866     2.031    inst_debounce_less_sugar/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_debounce_less_sugar/btn_out_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.091     1.605    inst_debounce_less_sugar/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_leche_fria/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_fria/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.562     1.481    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_debounce_leche_fria/count_reg[4]/Q
                         net (fo=2, routed)           0.119     1.742    inst_debounce_leche_fria/count_reg_n_0_[4]
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  inst_debounce_leche_fria/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.850    inst_debounce_leche_fria/count0_carry_n_4
    SLICE_X13Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[4]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.105     1.586    inst_debounce_leche_fria/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_start/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_start/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.513    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  inst_debounce_start/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  inst_debounce_start/count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.774    inst_debounce_start/count_reg_n_0_[12]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  inst_debounce_start/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.882    inst_debounce_start/count0_carry__1_n_4
    SLICE_X1Y78          FDRE                                         r  inst_debounce_start/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     2.030    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  inst_debounce_start/count_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    inst_debounce_start/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_leche_fria/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_fria/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.567     1.486    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  inst_debounce_leche_fria/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_debounce_leche_fria/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.747    inst_debounce_leche_fria/count_reg_n_0_[28]
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  inst_debounce_leche_fria/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.855    inst_debounce_leche_fria/count0_carry__5_n_4
    SLICE_X13Y80         FDRE                                         r  inst_debounce_leche_fria/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.836     2.001    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  inst_debounce_leche_fria/count_reg[28]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.105     1.591    inst_debounce_leche_fria/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_start/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_start/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.595     1.514    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  inst_debounce_start/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  inst_debounce_start/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.775    inst_debounce_start/count_reg_n_0_[16]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  inst_debounce_start/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    inst_debounce_start/count0_carry__2_n_4
    SLICE_X1Y79          FDRE                                         r  inst_debounce_start/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.866     2.031    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  inst_debounce_start/count_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    inst_debounce_start/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_debounce_start/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_start/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.597     1.516    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  inst_debounce_start/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  inst_debounce_start/count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.777    inst_debounce_start/count_reg_n_0_[24]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  inst_debounce_start/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.885    inst_debounce_start/count0_carry__4_n_4
    SLICE_X1Y81          FDRE                                         r  inst_debounce_start/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.868     2.033    inst_debounce_start/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  inst_debounce_start/count_reg[24]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    inst_debounce_start/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_debounce_leche_fria/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_debounce_leche_fria/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.562     1.481    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  inst_debounce_leche_fria/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.821    inst_debounce_leche_fria/count_reg_n_0_[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.866 r  inst_debounce_leche_fria/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    inst_debounce_leche_fria/count[0]_i_1_n_0
    SLICE_X14Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.830     1.995    inst_debounce_leche_fria/clk_IBUF_BUFG
    SLICE_X14Y74         FDRE                                         r  inst_debounce_leche_fria/count_reg[0]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.120     1.601    inst_debounce_leche_fria/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y75    inst_clk_divider_displays_400Hz/clk_out_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y75    inst_clk_divider_displays_400Hz/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    inst_clk_divider_displays_400Hz/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    inst_clk_divider_displays_400Hz/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    inst_clk_divider_displays_400Hz/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    inst_clk_divider_displays_400Hz/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y78    inst_clk_divider_displays_400Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     inst_debounce_leche_caliente/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     inst_debounce_less_sugar/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     inst_debounce_more_sugar/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     inst_debounce_leche_caliente/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     inst_debounce_leche_caliente/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     inst_debounce_leche_caliente/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     inst_debounce_less_sugar/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     inst_debounce_less_sugar/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     inst_debounce_less_sugar/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     inst_debounce_more_sugar/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     inst_debounce_start/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     inst_debounce_start/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     inst_debounce_start/count_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y75    inst_clk_divider_displays_400Hz/clk_out_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y75    inst_clk_divider_displays_400Hz/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y77    inst_clk_divider_displays_400Hz/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    inst_clk_divider_displays_400Hz/count_reg[12]/C



