{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576186886364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576186886380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 16:41:26 2019 " "Processing started: Thu Dec 12 16:41:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576186886380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186886380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_driver -c display_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_driver -c display_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186886380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1576186887817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/vga_driver.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576186907849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186907849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file display_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Found entity 1: display_driver" {  } { { "display_driver.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/display_driver.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576186907849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186907849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tile_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile_decoder " "Found entity 1: tile_decoder" {  } { { "tile_decoder.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/tile_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576186907865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186907865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver_pll " "Found entity 1: vga_driver_pll" {  } { { "vga_driver_pll.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/vga_driver_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576186907865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186907865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "synchronizer.v(25) " "Verilog HDL information at synchronizer.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "synchronizer.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/synchronizer.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576186907865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/synchronizer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576186907865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186907865 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "async synchronizer.v(28) " "Verilog HDL Procedural Assignment error at synchronizer.v(28): object \"async\" on left-hand side of assignment must have a variable data type" {  } { { "synchronizer.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/synchronizer.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1576186907881 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "async synchronizer.v(28) " "Verilog HDL error at synchronizer.v(28): value cannot be assigned to input \"async\"" {  } { { "synchronizer.v" "" { Text "C:/Users/Vlad Mihai/Desktop/ECE3400/ECE-3400-Team-21-Labs/Lab 4/BaseStation/FPGA/display_driver/synchronizer.v" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576186907881 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576186908021 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 16:41:48 2019 " "Processing ended: Thu Dec 12 16:41:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576186908021 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576186908021 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576186908021 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186908021 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576186908662 ""}
