Running: xsim.dir/FPGA_T_behav/xsimk.exe -simmode gui -wdb FPGA_T_behav.wdb -simrunnum 0 -socket 58183
Design successfully loaded
Design Loading Memory Usage: 5784 KB (Peak: 5784 KB)
Design Loading CPU Usage: 78 ms
Simulation completed
Simulation Memory Usage: 6436 KB (Peak: 6436 KB)
Simulation CPU Usage: 109 ms
