Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 24 01:08:02 2022
| Host         : Ian-s-Zenbook-13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |             279 |          151 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             373 |          155 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                          Enable Signal                                          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                      |                                                                                                 | rst_IBUF         |                1 |              2 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/pc_buf[10]              | rst_IBUF         |                2 |              3 |         1.50 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_int1/int_vec_reg[1]_0[0]      | rst_IBUF         |                1 |              4 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_uatr1/tr_count[3]_i_1_n_0     | rst_IBUF         |                1 |              4 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_int1/int_lev                  | rst_IBUF         |                2 |              4 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0][2]_i_1_n_0       | rst_IBUF         |                2 |              4 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count                | rst_IBUF         |                1 |              4 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/reti_reg_0[0]           | rst_IBUF         |                2 |              4 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_int1/tcon_s_reg[2]_2          | rst_IBUF         |                3 |              5 |         1.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/tcon_s_reg[3]_0         | rst_IBUF         |                4 |              5 |         1.25 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/pc_buf[15]              | rst_IBUF         |                2 |              5 |         2.50 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_sfr_reg[1]_0[0]      | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_tc1/th1[7]_i_1_n_0            | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0[7]_i_1_n_0            | rst_IBUF         |                5 |              8 |         1.60 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_tc21/th2[7]_i_1_n_0           | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_tc21/tl2[7]_i_1_n_0           | rst_IBUF         |                4 |              8 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/E[0] |                                                                                                 |                  |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_bit_r_reg_5[0]       | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/E[0]                    | rst_IBUF         |                6 |              8 |         1.33 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/pc_buf[7]               | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/ram_wr_sel_reg[2]_19[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/ram_wr_sel_reg[2]_18[0] | rst_IBUF         |                7 |              8 |         1.14 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/ram_wr_sel_reg[2]_15[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/ram_wr_sel_reg[2]_12[0] | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/op[7]_i_1_n_0                    | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_uatr1/rx_done_reg_inv_n_0     | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_1[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_2[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_4[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_6[0]  | rst_IBUF         |                4 |              8 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_8[0]  | rst_IBUF         |                1 |              8 |         8.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_9[0]  | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_5[0]  | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_bit_r_reg_4[0]       | rst_IBUF         |                2 |              8 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_sfr_reg[1][0]        | rst_IBUF         |                4 |              8 |         2.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_bit_r_reg_0[0]       | rst_IBUF         |                3 |              8 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd[10]_i_1_n_0    | rst_IBUF         |                5 |             11 |         2.20 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wait_data_reg_inv_10    |                  |                3 |             12 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/ram_wr_sel_reg[2]_5              |                  |                3 |             12 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp            | rst_IBUF         |                4 |             12 |         3.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/wr_reg_1                         |                  |                3 |             12 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/wr_reg                  |                  |                3 |             12 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/pc[15]_i_1_n_0          | rst_IBUF         |                4 |             16 |         4.00 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/mem_act_reg[0]_0[0]              | rst_IBUF         |                6 |             16 |         2.67 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/state1                               | rst_IBUF         |               19 |             20 |         1.05 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               | design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_memory_interface1/idat_cur0               | rst_IBUF         |               21 |             64 |         3.05 |
|  design_1_i/oc8051_fpga_top_0/clk_8051                               |                                                                                                 | rst_IBUF         |              150 |            277 |         1.85 |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


