# RISC-V + AI åŠ é€Ÿå™¨æ•´åˆæ–¹æ¡ˆ

## ğŸ¯ æ•´åˆç›®æ ‡

å°† BitNetScaleAiChip å’Œ CompactScaleAiChip ä½œä¸ºåå¤„ç†å™¨æ•´åˆåˆ° RISC-V æ ¸å¿ƒä¸­ï¼Œå½¢æˆå®Œæ•´çš„è¾¹ç¼˜ AI SoCã€‚

## ğŸ—ï¸ ç³»ç»Ÿæ¶æ„

### æ•´ä½“æ¶æ„å›¾

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    RISC-V AI SoC                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  RISC-V Core â”‚â—„â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    System Bus (AXI4)         â”‚    â”‚
â”‚  â”‚  (RV32IMC)   â”‚         â”‚                              â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚         â”‚                           â”‚                          â”‚
â”‚         â”‚                           â”‚                          â”‚
â”‚         â–¼                           â–¼                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚   L1 Cache   â”‚         â”‚    Memory Controller         â”‚    â”‚
â”‚  â”‚   32KB I/D   â”‚         â”‚    (DDR3/DDR4)              â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                     â”‚                          â”‚
â”‚                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚                           â”‚                   â”‚                â”‚
â”‚                           â–¼                   â–¼                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚              â”‚ CompactScaleAiChip â”‚  â”‚ BitNetScaleAiChip  â”‚   â”‚
â”‚              â”‚ (ä¼ ç»Ÿæ¨¡å‹åŠ é€Ÿå™¨)    â”‚  â”‚ (BitNetåŠ é€Ÿå™¨)     â”‚   â”‚
â”‚              â”‚                    â”‚  â”‚                    â”‚   â”‚
â”‚              â”‚ â€¢ 16ä¸ª MAC å•å…ƒ    â”‚  â”‚ â€¢ 16ä¸ª BitNet å•å…ƒ â”‚   â”‚
â”‚              â”‚ â€¢ 1ä¸ª 8Ã—8 çŸ©é˜µ     â”‚  â”‚ â€¢ 2ä¸ª 16Ã—16 çŸ©é˜µ   â”‚   â”‚
â”‚              â”‚ â€¢ AXI4-Lite æ¥å£   â”‚  â”‚ â€¢ AXI4-Lite æ¥å£   â”‚   â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚              å¤–è®¾æ§åˆ¶å™¨                               â”‚     â”‚
â”‚  â”‚  â€¢ UART  â€¢ SPI  â€¢ I2C  â€¢ GPIO  â€¢ Timer              â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“Š æ–¹æ¡ˆå¯¹æ¯”

### æ–¹æ¡ˆ A: å†…å­˜æ˜ å°„ I/O (MMIO) - æ¨è âœ…

**æ¶æ„**:
```
RISC-V Core
    â”‚
    â”œâ”€ 0x0000_0000 - 0x0FFF_FFFF: RAM (256 MB)
    â”œâ”€ 0x1000_0000 - 0x1000_0FFF: CompactScale (4 KB)
    â”œâ”€ 0x1000_1000 - 0x1000_1FFF: BitNetScale (4 KB)
    â”œâ”€ 0x2000_0000 - 0x2FFF_FFFF: å¤–è®¾
    â””â”€ 0x8000_0000 - 0xFFFF_FFFF: Flash ROM
```

**ä¼˜ç‚¹**:
- âœ… ç®€å•ç›´æ¥
- âœ… æ ‡å‡† RISC-V å†…å­˜æ˜ å°„
- âœ… æ˜“äºè½¯ä»¶å¼€å‘
- âœ… ä½å»¶è¿Ÿè®¿é—®

**ç¼ºç‚¹**:
- âš ï¸ å ç”¨åœ°å€ç©ºé—´
- âš ï¸ éœ€è¦è½®è¯¢æˆ–ä¸­æ–­

### æ–¹æ¡ˆ B: è‡ªå®šä¹‰æŒ‡ä»¤æ‰©å±•

**æ¶æ„**:
```
RISC-V Core + è‡ªå®šä¹‰æŒ‡ä»¤
    â”‚
    â”œâ”€ ai.matmul rd, rs1, rs2  // çŸ©é˜µä¹˜æ³•
    â”œâ”€ ai.load rd, addr        // åŠ è½½çŸ©é˜µ
    â”œâ”€ ai.store rs, addr       // å­˜å‚¨ç»“æœ
    â””â”€ ai.config imm           // é…ç½®åŠ é€Ÿå™¨
```

**ä¼˜ç‚¹**:
- âœ… æ›´é«˜æ•ˆ
- âœ… ç±»ä¼¼ CPU æŒ‡ä»¤
- âœ… ç¼–è¯‘å™¨å¯ä¼˜åŒ–

**ç¼ºç‚¹**:
- âŒ éœ€è¦ä¿®æ”¹ RISC-V æ ¸å¿ƒ
- âŒ å·¥å…·é“¾éœ€è¦æ›´æ–°
- âŒ å¤æ‚åº¦é«˜

### æ–¹æ¡ˆ C: DMA + ä¸­æ–­

**æ¶æ„**:
```
RISC-V Core
    â”‚
    â”œâ”€ DMA Controller
    â”‚   â”œâ”€ Channel 0: CompactScale
    â”‚   â””â”€ Channel 1: BitNetScale
    â”‚
    â””â”€ Interrupt Controller
        â”œâ”€ IRQ 16: CompactScale Done
        â””â”€ IRQ 17: BitNetScale Done
```

**ä¼˜ç‚¹**:
- âœ… é«˜ååé‡
- âœ… CPU å¯ä»¥åšå…¶ä»–äº‹
- âœ… é€‚åˆå¤§æ•°æ®ä¼ è¾“

**ç¼ºç‚¹**:
- âš ï¸ å¤æ‚åº¦ä¸­ç­‰
- âš ï¸ éœ€è¦ DMA æ§åˆ¶å™¨

## ğŸ¯ æ¨èæ–¹æ¡ˆï¼šMMIO + DMA + ä¸­æ–­

ç»“åˆä¸‰ç§æ–¹æ¡ˆçš„ä¼˜ç‚¹ï¼Œé‡‡ç”¨æ··åˆæ¶æ„ï¼š

### è¯¦ç»†è®¾è®¡

#### 1. åœ°å€æ˜ å°„

```
åœ°å€èŒƒå›´                    | åŠŸèƒ½                  | å¤§å°
---------------------------|----------------------|-------
0x0000_0000 - 0x0FFF_FFFF | RAM                  | 256 MB
0x1000_0000 - 0x1000_0FFF | CompactScale å¯„å­˜å™¨   | 4 KB
0x1000_1000 - 0x1000_1FFF | BitNetScale å¯„å­˜å™¨    | 4 KB
0x1000_2000 - 0x1000_2FFF | DMA æ§åˆ¶å™¨           | 4 KB
0x2000_0000 - 0x2000_FFFF | UART                 | 64 KB
0x2001_0000 - 0x2001_FFFF | SPI                  | 64 KB
0x2002_0000 - 0x2002_FFFF | I2C                  | 64 KB
0x2003_0000 - 0x2003_FFFF | GPIO                 | 64 KB
0x8000_0000 - 0x8FFF_FFFF | Flash ROM            | 256 MB
```

#### 2. CompactScale å¯„å­˜å™¨æ˜ å°„

```
åç§»åœ°å€  | å¯„å­˜å™¨åç§°        | è¯»/å†™ | è¯´æ˜
---------|------------------|------|------------------
0x000    | CTRL             | R/W  | æ§åˆ¶å¯„å­˜å™¨
0x004    | STATUS           | R    | çŠ¶æ€å¯„å­˜å™¨
0x008    | INT_EN           | R/W  | ä¸­æ–­ä½¿èƒ½
0x00C    | INT_STATUS       | R/W  | ä¸­æ–­çŠ¶æ€
0x010    | DMA_SRC          | R/W  | DMA æºåœ°å€
0x014    | DMA_DST          | R/W  | DMA ç›®æ ‡åœ°å€
0x018    | DMA_LEN          | R/W  | DMA ä¼ è¾“é•¿åº¦
0x01C    | MATRIX_SIZE      | R/W  | çŸ©é˜µå¤§å°
0x020    | PERF_CYCLES      | R    | æ€§èƒ½è®¡æ•°å™¨
0x024    | PERF_OPS         | R    | è¿ç®—è®¡æ•°å™¨
0x100    | MATRIX_A[0]      | R/W  | çŸ©é˜µ A æ•°æ®
...      | ...              | ...  | ...
0x300    | MATRIX_B[0]      | R/W  | çŸ©é˜µ B æ•°æ®
...      | ...              | ...  | ...
0x500    | MATRIX_C[0]      | R    | çŸ©é˜µ C ç»“æœ
```

#### 3. BitNetScale å¯„å­˜å™¨æ˜ å°„

```
åç§»åœ°å€  | å¯„å­˜å™¨åç§°        | è¯»/å†™ | è¯´æ˜
---------|------------------|------|------------------
0x000    | CTRL             | R/W  | æ§åˆ¶å¯„å­˜å™¨
0x004    | STATUS           | R    | çŠ¶æ€å¯„å­˜å™¨
0x008    | INT_EN           | R/W  | ä¸­æ–­ä½¿èƒ½
0x00C    | INT_STATUS       | R/W  | ä¸­æ–­çŠ¶æ€
0x010    | DMA_SRC          | R/W  | DMA æºåœ°å€
0x014    | DMA_DST          | R/W  | DMA ç›®æ ‡åœ°å€
0x018    | DMA_LEN          | R/W  | DMA ä¼ è¾“é•¿åº¦
0x01C    | MATRIX_SIZE      | R/W  | çŸ©é˜µå¤§å°
0x020    | CONFIG           | R/W  | BitNet é…ç½®
0x024    | SPARSITY_EN      | R/W  | ç¨€ç–æ€§ä¼˜åŒ–ä½¿èƒ½
0x028    | PERF_CYCLES      | R    | æ€§èƒ½è®¡æ•°å™¨
0x02C    | PERF_OPS         | R    | è¿ç®—è®¡æ•°å™¨
0x100    | ACTIVATION[0]    | R/W  | æ¿€æ´»å€¼æ•°æ®
...      | ...              | ...  | ...
0x300    | WEIGHT[0]        | R/W  | æƒé‡æ•°æ® (2-bit)
...      | ...              | ...  | ...
0x500    | RESULT[0]        | R    | ç»“æœæ•°æ®
```

#### 4. ä¸­æ–­æ§åˆ¶

```
ä¸­æ–­å· | ä¸­æ–­æº                    | ä¼˜å…ˆçº§
------|--------------------------|-------
16    | CompactScale è®¡ç®—å®Œæˆ     | é«˜
17    | BitNetScale è®¡ç®—å®Œæˆ      | é«˜
18    | CompactScale DMA å®Œæˆ     | ä¸­
19    | BitNetScale DMA å®Œæˆ      | ä¸­
20    | CompactScale é”™è¯¯         | é«˜
21    | BitNetScale é”™è¯¯          | é«˜
```

## ğŸ’» è½¯ä»¶æ¥å£è®¾è®¡

### 1. é©±åŠ¨ç¨‹åº API

```c
// ai_accelerator.h

#ifndef AI_ACCELERATOR_H
#define AI_ACCELERATOR_H

#include <stdint.h>

// åŠ é€Ÿå™¨ç±»å‹
typedef enum {
    AI_ACCEL_COMPACT,  // CompactScale (ä¼ ç»Ÿæ¨¡å‹)
    AI_ACCEL_BITNET    // BitNetScale (BitNet æ¨¡å‹)
} ai_accel_type_t;

// çŸ©é˜µæ•°æ®ç»“æ„
typedef struct {
    void *data;
    uint32_t rows;
    uint32_t cols;
    uint32_t stride;
} ai_matrix_t;

// åˆå§‹åŒ–åŠ é€Ÿå™¨
int ai_accel_init(ai_accel_type_t type);

// çŸ©é˜µä¹˜æ³•: C = A Ã— B
int ai_matmul(
    ai_accel_type_t type,
    const ai_matrix_t *A,
    const ai_matrix_t *B,
    ai_matrix_t *C
);

// å¼‚æ­¥çŸ©é˜µä¹˜æ³•ï¼ˆä½¿ç”¨ DMA + ä¸­æ–­ï¼‰
int ai_matmul_async(
    ai_accel_type_t type,
    const ai_matrix_t *A,
    const ai_matrix_t *B,
    ai_matrix_t *C,
    void (*callback)(void*)
);

// ç­‰å¾…è®¡ç®—å®Œæˆ
int ai_wait(ai_accel_type_t type);

// è·å–æ€§èƒ½ç»Ÿè®¡
typedef struct {
    uint32_t cycles;
    uint32_t ops;
    float throughput;  // ops/cycle
} ai_perf_stats_t;

int ai_get_perf(ai_accel_type_t type, ai_perf_stats_t *stats);

// é…ç½® BitNet åŠ é€Ÿå™¨
int ai_bitnet_config(
    bool sparsity_enable,
    uint8_t activation_bits
);

#endif // AI_ACCELERATOR_H
```

### 2. é©±åŠ¨ç¨‹åºå®ç°ç¤ºä¾‹

```c
// ai_accelerator.c

#include "ai_accelerator.h"
#include <string.h>

// å¯„å­˜å™¨åŸºåœ°å€
#define COMPACT_BASE  0x10000000
#define BITNET_BASE   0x10001000

// å¯„å­˜å™¨åç§»
#define REG_CTRL       0x000
#define REG_STATUS     0x004
#define REG_INT_EN     0x008
#define REG_DMA_SRC    0x010
#define REG_DMA_DST    0x014
#define REG_DMA_LEN    0x018
#define REG_MATRIX_SIZE 0x01C

// æ§åˆ¶ä½
#define CTRL_START     (1 << 0)
#define CTRL_RESET     (1 << 1)
#define CTRL_DMA_EN    (1 << 2)

// çŠ¶æ€ä½
#define STATUS_BUSY    (1 << 0)
#define STATUS_DONE    (1 << 1)
#define STATUS_ERROR   (1 << 2)

// å¯„å­˜å™¨è®¿é—®å®
#define REG_WRITE(base, offset, value) \
    (*(volatile uint32_t*)((base) + (offset)) = (value))

#define REG_READ(base, offset) \
    (*(volatile uint32_t*)((base) + (offset)))

// åˆå§‹åŒ–åŠ é€Ÿå™¨
int ai_accel_init(ai_accel_type_t type) {
    uint32_t base = (type == AI_ACCEL_COMPACT) ? COMPACT_BASE : BITNET_BASE;
    
    // å¤ä½åŠ é€Ÿå™¨
    REG_WRITE(base, REG_CTRL, CTRL_RESET);
    
    // ç­‰å¾…å¤ä½å®Œæˆ
    while (REG_READ(base, REG_STATUS) & STATUS_BUSY);
    
    // ä½¿èƒ½ä¸­æ–­
    REG_WRITE(base, REG_INT_EN, 0x1);
    
    return 0;
}

// åŒæ­¥çŸ©é˜µä¹˜æ³•
int ai_matmul(
    ai_accel_type_t type,
    const ai_matrix_t *A,
    const ai_matrix_t *B,
    ai_matrix_t *C
) {
    uint32_t base = (type == AI_ACCEL_COMPACT) ? COMPACT_BASE : BITNET_BASE;
    
    // æ£€æŸ¥çŸ©é˜µå¤§å°
    if (A->cols != B->rows) {
        return -1;  // ç»´åº¦ä¸åŒ¹é…
    }
    
    // é…ç½®çŸ©é˜µå¤§å°
    uint32_t size = (A->rows << 16) | (B->cols << 8) | A->cols;
    REG_WRITE(base, REG_MATRIX_SIZE, size);
    
    // é…ç½® DMA
    REG_WRITE(base, REG_DMA_SRC, (uint32_t)A->data);
    REG_WRITE(base, REG_DMA_DST, (uint32_t)C->data);
    REG_WRITE(base, REG_DMA_LEN, A->rows * B->cols * sizeof(int32_t));
    
    // å¯åŠ¨è®¡ç®—
    REG_WRITE(base, REG_CTRL, CTRL_START | CTRL_DMA_EN);
    
    // ç­‰å¾…å®Œæˆ
    while (!(REG_READ(base, REG_STATUS) & STATUS_DONE)) {
        // å¯ä»¥åœ¨è¿™é‡Œè®©å‡º CPU
    }
    
    // æ£€æŸ¥é”™è¯¯
    if (REG_READ(base, REG_STATUS) & STATUS_ERROR) {
        return -2;  // è®¡ç®—é”™è¯¯
    }
    
    return 0;
}

// å¼‚æ­¥çŸ©é˜µä¹˜æ³•
int ai_matmul_async(
    ai_accel_type_t type,
    const ai_matrix_t *A,
    const ai_matrix_t *B,
    ai_matrix_t *C,
    void (*callback)(void*)
) {
    // æ³¨å†Œå›è°ƒå‡½æ•°
    // é…ç½®ä¸­æ–­å¤„ç†
    // å¯åŠ¨è®¡ç®—
    // ç«‹å³è¿”å›
    
    // å®ç°ç•¥...
    return 0;
}
```

### 3. åº”ç”¨ç¨‹åºç¤ºä¾‹

```c
// example.c - BitNet-3B æ¨ç†ç¤ºä¾‹

#include "ai_accelerator.h"
#include <stdio.h>

#define HIDDEN_SIZE 2048
#define NUM_LAYERS 26

// BitNet-3B å•å±‚æ¨ç†
void bitnet_layer_inference(
    const ai_matrix_t *input,    // [seq_len, hidden_size]
    const ai_matrix_t *weight,   // [hidden_size, hidden_size]
    ai_matrix_t *output          // [seq_len, hidden_size]
) {
    // ä½¿ç”¨ BitNet åŠ é€Ÿå™¨
    ai_matmul(AI_ACCEL_BITNET, input, weight, output);
}

// BitNet-3B å®Œæ•´æ¨ç†
void bitnet_3b_inference(
    const ai_matrix_t *input,
    ai_matrix_t *output
) {
    ai_matrix_t layer_input = *input;
    ai_matrix_t layer_output;
    
    // åˆå§‹åŒ– BitNet åŠ é€Ÿå™¨
    ai_accel_init(AI_ACCEL_BITNET);
    
    // é…ç½® BitNet å‚æ•°
    ai_bitnet_config(true, 16);  // ä½¿èƒ½ç¨€ç–æ€§ï¼Œ16-bit æ¿€æ´»å€¼
    
    // 26 å±‚æ¨ç†
    for (int i = 0; i < NUM_LAYERS; i++) {
        printf("Layer %d...\n", i);
        
        // åŠ è½½æƒé‡ï¼ˆä» Flash æˆ– RAMï¼‰
        ai_matrix_t weight;
        load_layer_weight(i, &weight);
        
        // çŸ©é˜µä¹˜æ³•
        bitnet_layer_inference(&layer_input, &weight, &layer_output);
        
        // ä¸‹ä¸€å±‚çš„è¾“å…¥
        layer_input = layer_output;
    }
    
    *output = layer_output;
    
    // è·å–æ€§èƒ½ç»Ÿè®¡
    ai_perf_stats_t stats;
    ai_get_perf(AI_ACCEL_BITNET, &stats);
    printf("Performance: %u cycles, %u ops, %.2f ops/cycle\n",
           stats.cycles, stats.ops, stats.throughput);
}

int main() {
    // è¾“å…¥æ•°æ®
    int32_t input_data[HIDDEN_SIZE];
    int32_t output_data[HIDDEN_SIZE];
    
    ai_matrix_t input = {
        .data = input_data,
        .rows = 1,
        .cols = HIDDEN_SIZE,
        .stride = HIDDEN_SIZE
    };
    
    ai_matrix_t output = {
        .data = output_data,
        .rows = 1,
        .cols = HIDDEN_SIZE,
        .stride = HIDDEN_SIZE
    };
    
    // è¿è¡Œæ¨ç†
    printf("Starting BitNet-3B inference...\n");
    bitnet_3b_inference(&input, &output);
    printf("Inference complete!\n");
    
    return 0;
}
```

## ğŸ”§ ç¡¬ä»¶å®ç°

### 1. é¡¶å±‚æ¨¡å—

```scala
// RiscvAiSoC.scala

package riscv.ai

import chisel3._
import chisel3.util._

class RiscvAiSoC extends Module {
  val io = IO(new Bundle {
    // å¤–éƒ¨æ¥å£
    val uart_tx = Output(Bool())
    val uart_rx = Input(Bool())
    val spi_sck = Output(Bool())
    val spi_mosi = Output(Bool())
    val spi_miso = Input(Bool())
    val gpio = Output(UInt(32.W))
  })
  
  // RISC-V æ ¸å¿ƒï¼ˆä½¿ç”¨ Rocket Chip æˆ– BOOMï¼‰
  val riscv = Module(new RocketCore())
  
  // ç³»ç»Ÿæ€»çº¿ï¼ˆAXI4ï¼‰
  val systemBus = Module(new AXI4Crossbar())
  
  // AI åŠ é€Ÿå™¨
  val compactScale = Module(new CompactScaleAiChip())
  val bitnetScale = Module(new BitNetScaleAiChip())
  
  // DMA æ§åˆ¶å™¨
  val dma = Module(new DMAController())
  
  // å†…å­˜æ§åˆ¶å™¨
  val memCtrl = Module(new MemoryController())
  
  // å¤–è®¾
  val uart = Module(new UART())
  val spi = Module(new SPI())
  val gpio_ctrl = Module(new GPIO())
  
  // ä¸­æ–­æ§åˆ¶å™¨
  val intCtrl = Module(new InterruptController())
  
  // è¿æ¥ç³»ç»Ÿæ€»çº¿
  systemBus.io.master <> riscv.io.mem
  systemBus.io.slaves(0) <> memCtrl.io.axi
  systemBus.io.slaves(1) <> compactScale.io.axi
  systemBus.io.slaves(2) <> bitnetScale.io.axi
  systemBus.io.slaves(3) <> dma.io.axi
  systemBus.io.slaves(4) <> uart.io.axi
  systemBus.io.slaves(5) <> spi.io.axi
  systemBus.io.slaves(6) <> gpio_ctrl.io.axi
  
  // è¿æ¥ä¸­æ–­
  intCtrl.io.irq(16) := compactScale.io.status.done
  intCtrl.io.irq(17) := bitnetScale.io.status.done
  riscv.io.interrupts := intCtrl.io.cpu_irq
  
  // è¿æ¥å¤–è®¾
  io.uart_tx := uart.io.tx
  uart.io.rx := io.uart_rx
  io.spi_sck := spi.io.sck
  io.spi_mosi := spi.io.mosi
  spi.io.miso := io.spi_miso
  io.gpio := gpio_ctrl.io.out
}
```

### 2. DMA æ§åˆ¶å™¨

```scala
// DMAController.scala

class DMAController extends Module {
  val io = IO(new Bundle {
    val axi = new AXI4LiteIO()
    val mem = new AXI4MasterIO()
    val done = Output(Bool())
  })
  
  // DMA å¯„å­˜å™¨
  val srcAddr = RegInit(0.U(32.W))
  val dstAddr = RegInit(0.U(32.W))
  val length = RegInit(0.U(32.W))
  val ctrl = RegInit(0.U(32.W))
  
  // DMA çŠ¶æ€æœº
  val sIdle :: sRead :: sWrite :: sDone :: Nil = Enum(4)
  val state = RegInit(sIdle)
  
  // DMA é€»è¾‘
  switch(state) {
    is(sIdle) {
      when(ctrl(0)) {
        state := sRead
      }
    }
    is(sRead) {
      // ä»æºåœ°å€è¯»å–æ•°æ®
      // ...
      state := sWrite
    }
    is(sWrite) {
      // å†™å…¥ç›®æ ‡åœ°å€
      // ...
      state := sDone
    }
    is(sDone) {
      io.done := true.B
      state := sIdle
    }
  }
}
```

## ğŸ“Š æ€§èƒ½é¢„ä¼°

### ç³»ç»Ÿæ€§èƒ½

| ç»„ä»¶ | é¢‘ç‡ | æ€§èƒ½ |
|------|------|------|
| RISC-V Core | 100 MHz | 100 MIPS |
| CompactScale | 100 MHz | 1.6 GOPS |
| BitNetScale | 100 MHz | 4.8 GOPS |
| ç³»ç»Ÿæ€»çº¿ | 100 MHz | 400 MB/s |
| DDR3 | 800 MHz | 6.4 GB/s |

### åº”ç”¨æ€§èƒ½

| åº”ç”¨ | æ€§èƒ½ | è¯´æ˜ |
|------|------|------|
| BitNet-1B | 2,632 tok/s | å®æ—¶æ¨ç† |
| BitNet-3B | 893 tok/s | å®æ—¶æ¨ç† |
| TinyBERT | 50 infer/s | æ–‡æœ¬åˆ†ç±» |
| å›¾åƒåˆ†ç±» | 30 fps | MobileNet |

## ğŸ’° æˆæœ¬ä¼°ç®—

### èŠ¯ç‰‡é¢ç§¯

| ç»„ä»¶ | é¢ç§¯ (mmÂ²) | å æ¯” |
|------|-----------|------|
| RISC-V Core | 0.5 | 10% |
| CompactScale | 1.0 | 20% |
| BitNetScale | 0.8 | 16% |
| å†…å­˜ (128KB) | 1.5 | 30% |
| å¤–è®¾ | 0.5 | 10% |
| å…¶ä»– | 0.7 | 14% |
| **æ€»è®¡** | **5.0** | **100%** |

### æµç‰‡æˆæœ¬ (40nm)

| é¡¹ç›® | æˆæœ¬ |
|------|------|
| NRE (ä¸€æ¬¡æ€§) | $50K |
| æ©è†œ | $30K |
| æµ‹è¯• | $20K |
| å•ç‰‡æˆæœ¬ (1K) | $8 |
| å•ç‰‡æˆæœ¬ (10K) | $5 |
| å•ç‰‡æˆæœ¬ (100K) | $3 |

## ğŸš€ å¼€å‘è·¯çº¿å›¾

### é˜¶æ®µ 1: ä»¿çœŸéªŒè¯ (1-2 ä¸ªæœˆ) âœ…

- [x] CompactScale è®¾è®¡å®Œæˆ
- [x] BitNetScale è®¾è®¡å®Œæˆ
- [x] åŸºç¡€åŠŸèƒ½æµ‹è¯•é€šè¿‡
- [ ] RISC-V é›†æˆè®¾è®¡
- [ ] ç³»ç»Ÿçº§ä»¿çœŸ

### é˜¶æ®µ 2: FPGA åŸå‹ (2-3 ä¸ªæœˆ)

- [ ] é€‰æ‹© FPGA å¹³å° (Xilinx ZCU102)
- [ ] ç»¼åˆå’Œå¸ƒå±€å¸ƒçº¿
- [ ] FPGA éªŒè¯
- [ ] è½¯ä»¶é©±åŠ¨å¼€å‘
- [ ] æ€§èƒ½æµ‹è¯•

### é˜¶æ®µ 3: æµç‰‡å‡†å¤‡ (3-4 ä¸ªæœˆ)

- [ ] åç«¯è®¾è®¡
- [ ] æ—¶åºæ”¶æ•›
- [ ] åŠŸè€—åˆ†æ
- [ ] DFT æ’å…¥
- [ ] æµç‰‡

### é˜¶æ®µ 4: é‡äº§ (6-12 ä¸ªæœˆ)

- [ ] æµ‹è¯•èŠ¯ç‰‡éªŒè¯
- [ ] é‡äº§å·¥è‰ºä¼˜åŒ–
- [ ] è½¯ä»¶ç”Ÿæ€å»ºè®¾
- [ ] å¸‚åœºæ¨å¹¿

## ğŸ“ æ€»ç»“

### æ¨èæ–¹æ¡ˆ

**MMIO + DMA + ä¸­æ–­æ··åˆæ¶æ„**

**ä¼˜ç‚¹**:
- âœ… ç®€å•æ˜“ç”¨
- âœ… é«˜æ€§èƒ½
- âœ… æ ‡å‡†æ¥å£
- âœ… æ˜“äºè½¯ä»¶å¼€å‘

**å…³é”®ç‰¹æ€§**:
- RISC-V RV32IMC æ ¸å¿ƒ
- åŒ AI åŠ é€Ÿå™¨ï¼ˆCompactScale + BitNetScaleï¼‰
- AXI4 ç³»ç»Ÿæ€»çº¿
- DMA æ”¯æŒ
- ä¸­æ–­é©±åŠ¨
- å®Œæ•´çš„è½¯ä»¶æ ˆ

**æ€§èƒ½ç›®æ ‡**:
- BitNet-3B: 893 tokens/ç§’
- åŠŸè€—: <200mW
- æˆæœ¬: <$5 (é‡äº§)

**å¸‚åœºå®šä½**:
- è¾¹ç¼˜ AI æ¨ç†
- IoT æ™ºèƒ½è®¾å¤‡
- ç§»åŠ¨ AI åº”ç”¨
- ä½åŠŸè€—æ•°æ®ä¸­å¿ƒ

---

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**åˆ›å»ºæ—¶é—´**: 2025-11-13
**çŠ¶æ€**: è®¾è®¡å®Œæˆï¼Œå¾…å®ç°
