{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104117 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104117 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104117 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1696175104133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1696175104133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1696175104133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1696175104133 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/lsu_bursting_load_stores.v" 110 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 0 1696175104133 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 0 1696175104133 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf" 1031 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 646 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175134995 "|top|system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf" 999 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 646 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175134995 "|top|system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf" 967 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 646 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175134995 "|top|system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\] " "Synthesized away node \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|acl_id_iterator:avgpool2d_id_iter_inst_0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_1hn1.tdf" 935 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/a_dpfifo_s7a1.tdf" 46 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/scfifo_25d1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_fifo.v" 213 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/acl_id_iterator.v" 169 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 646 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175134995 "|top|system:the_system|squeezenet_system:squeezenet_system|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst|acl_id_iterator:avgpool2d_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a28"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1696175134995 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1696175134995 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0115_conv2d3x3100:thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0115_conv2d3x3101\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 15 " "Parameter WIDTH_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 15 " "Parameter WIDTH_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0_conv2d3x396:thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0_conv2d3x397\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.cache_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x18_conv2d1x156:thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x\|lsu_top:thei_load_unnamed_conv2d1x18_conv2d1x157\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x14_conv2d1x148:thei_load_unnamed_conv2d1x14_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x14_conv2d1x149\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x16_conv2d1x152:thei_load_unnamed_conv2d1x16_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x16_conv2d1x153\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x17_conv2d1x154:thei_load_unnamed_conv2d1x17_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x17_conv2d1x155\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1696175139194 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1696175139194 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175139710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175139779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175139792 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175139792 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_j8m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_j8m1.tdf" 549 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175140016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8m1 " "Found entity 1: altsyncram_j8m1" {  } { { "db/altsyncram_j8m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_j8m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175140017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175140017 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175140401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175140447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140447 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175140447 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_kpn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kpn1.tdf" 7989 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175140729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpn1 " "Found entity 1: altsyncram_kpn1" {  } { { "db/altsyncram_kpn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175140729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175140729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175140907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_input_im_load_0110_conv2d3x398:thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_input_im_load_0110_conv2d3x399\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175140907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175140907 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175141911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175141945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|altsyncram:cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 15 " "Parameter \"WIDTH_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175141945 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175141945 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_h8m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h8m1.tdf" 518 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175142142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8m1 " "Found entity 1: altsyncram_h8m1" {  } { { "db/altsyncram_h8m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h8m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175142142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175142142 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175142607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175142700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175142700 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175142700 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_apn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_apn1.tdf" 15925 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175143028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apn1 " "Found entity 1: altsyncram_apn1" {  } { { "db/altsyncram_apn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_apn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175143028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175143028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175143311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d3x3_std_ic_partition_wrapper:conv2d3x3_std_ic_inst\|conv2d3x3_top_wrapper_0:conv2d3x3_inst_0\|conv2d3x3_function_wrapper:kernel\|conv2d3x3_function:theconv2d3x3_function\|bb_conv2d3x3_B2:thebb_conv2d3x3_B2\|bb_conv2d3x3_B2_stall_region:thebb_conv2d3x3_B2_stall_region\|i_load_memcoalesce_filter_weight_load_0_conv2d3x3105:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x\|lsu_top:thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106\|lsu_wide_wrapper:lsu_wide\|lsu_top:lsu_wide\|lsu_bursting_read:bursting_non_aligned_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.cache_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175143311 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175143311 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175144301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175144330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175144331 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h3m1.tdf" 611 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175144534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3m1 " "Found entity 1: altsyncram_h3m1" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_h3m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175144535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175144535 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 0 1696175144766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175144809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Instantiated megafunction \"system:the_system\|squeezenet_system:squeezenet_system\|conv2d1x1_std_ic_partition_wrapper:conv2d1x1_std_ic_inst\|conv2d1x1_top_wrapper_0:conv2d1x1_inst_0\|conv2d1x1_function_wrapper:kernel\|conv2d1x1_function:theconv2d1x1_function\|bb_conv2d1x1_B2:thebb_conv2d1x1_B2\|bb_conv2d1x1_B2_stall_region:thebb_conv2d1x1_B2_stall_region\|i_load_unnamed_conv2d1x15_conv2d1x150:thei_load_unnamed_conv2d1x15_conv2d1x1\|lsu_top:thei_load_unnamed_conv2d1x15_conv2d1x151\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1696175144809 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1696175144809 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_okn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_okn1.tdf" 7989 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175145032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okn1 " "Found entity 1: altsyncram_okn1" {  } { { "db/altsyncram_okn1.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_okn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1696175145048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1696175145048 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1696175154228 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1696175191830 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1696175191830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175209976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12023 " "12023 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1696175229597 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem\|altera_syncram_9v64:auto_generated\|altsyncram_lte4:altsyncram1\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem\|altera_syncram_9v64:auto_generated\|altsyncram_lte4:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lte4.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_lte4.tdf" 32 2 0 } } { "db/altera_syncram_9v64.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_9v64.tdf" 32 2 0 } } { "altera_syncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } } { "system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" 1155 0 0 } } { "system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" 229 0 0 } } { "system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" 113 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" 451 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd" 174 0 0 } } { "system/synthesis/submodules/avgpool2d_function.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd" 447 0 0 } } { "system/synthesis/submodules/avgpool2d_function_wrapper.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd" 206 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 1850 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 694 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175229976 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem\|altera_syncram_6v64:auto_generated\|altsyncram_ite4:altsyncram1\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem\|altera_syncram_6v64:auto_generated\|altsyncram_ite4:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ite4.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ite4.tdf" 32 2 0 } } { "db/altera_syncram_6v64.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_6v64.tdf" 32 2 0 } } { "altera_syncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } } { "system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" 1190 0 0 } } { "system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" 229 0 0 } } { "system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" 113 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" 451 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd" 174 0 0 } } { "system/synthesis/submodules/avgpool2d_function.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd" 447 0 0 } } { "system/synthesis/submodules/avgpool2d_function_wrapper.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd" 206 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 1850 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 694 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175229976 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem\|altera_syncram_8v64:auto_generated\|altsyncram_kte4:altsyncram1\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem\|altera_syncram_8v64:auto_generated\|altsyncram_kte4:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kte4.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_kte4.tdf" 32 2 0 } } { "db/altera_syncram_8v64.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_8v64.tdf" 32 2 0 } } { "altera_syncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } } { "system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" 1039 0 0 } } { "system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" 229 0 0 } } { "system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" 113 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" 451 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd" 174 0 0 } } { "system/synthesis/submodules/avgpool2d_function.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd" 447 0 0 } } { "system/synthesis/submodules/avgpool2d_function_wrapper.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd" 206 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 1850 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 694 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175229976 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem\|altera_syncram_pt64:auto_generated\|altsyncram_5se4:altsyncram1\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem\|altera_syncram_pt64:auto_generated\|altsyncram_5se4:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5se4.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_5se4.tdf" 32 2 0 } } { "db/altera_syncram_pt64.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_pt64.tdf" 32 2 0 } } { "altera_syncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } } { "system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" 1009 0 0 } } { "system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" 229 0 0 } } { "system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" 113 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" 451 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd" 174 0 0 } } { "system/synthesis/submodules/avgpool2d_function.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd" 447 0 0 } } { "system/synthesis/submodules/avgpool2d_function_wrapper.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd" 206 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 1850 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 694 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175229976 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem\|altera_syncram_cv64:auto_generated\|altsyncram_ote4:altsyncram1\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"system:the_system\|squeezenet_system:squeezenet_system\|avgpool2d_std_ic_partition_wrapper:avgpool2d_std_ic_inst\|avgpool2d_top_wrapper_0:avgpool2d_inst_0\|avgpool2d_function_wrapper:kernel\|avgpool2d_function:theavgpool2d_function\|bb_avgpool2d_B2:thebb_avgpool2d_B2\|bb_avgpool2d_B2_stall_region:thebb_avgpool2d_B2_stall_region\|i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d:thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x\|i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9:thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x\|floatComponent_i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_divideBlockA0Zp06o303d06o00rf01pzc:thei_conv4_avgpool2d\|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem\|altera_syncram_cv64:auto_generated\|altsyncram_ote4:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ote4.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altsyncram_ote4.tdf" 32 2 0 } } { "db/altera_syncram_cv64.tdf" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/db/altera_syncram_cv64.tdf" 32 2 0 } } { "altera_syncram.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } } { "system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/floatComponent_i_sfc_logic_c0_for_end_avA0Z303d06o00rf01pzc.vhd" 920 0 0 } } { "system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9.vhd" 229 0 0 } } { "system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/i_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d.vhd" 113 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2_stall_region.vhd" 451 0 0 } } { "system/synthesis/submodules/bb_avgpool2d_B2.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/bb_avgpool2d_B2.vhd" 174 0 0 } } { "system/synthesis/submodules/avgpool2d_function.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function.vhd" 447 0 0 } } { "system/synthesis/submodules/avgpool2d_function_wrapper.vhd" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/avgpool2d_function_wrapper.vhd" 206 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 1850 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 694 0 0 } } { "system/synthesis/submodules/squeezenet_system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/submodules/squeezenet_system.v" 153 0 0 } } { "system/synthesis/system.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/system/synthesis/system.v" 456 0 0 } } { "top.v" "" { Text "C:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet/top.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1696175229992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108670 " "Implemented 108670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95137 " "Implemented 95137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_RAMS" "13352 " "Implemented 13352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "65 " "Implemented 65 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1696175232145 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1696175232145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1696175232145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6236 " "Peak virtual memory: 6236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1696175239401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 01 23:47:19 2023 " "Processing ended: Sun Oct 01 23:47:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1696175239401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1696175239401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1696175239401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1696175239401 ""}
