m255
K4
z2
!s11f vlog 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/simulation_7
vfin_proj_top
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s125 LATTICE_CONN
Z2 !s110 1669011727
!i10b 1
!s100 5Y3ldEUC?1<b>VR^Y72eG1
IQ]Kljn1f79I]H`oTGzgV>2
S1
R0
Z3 w1669011654
Z4 8C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv
Z5 FC:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv
!i122 0
L0 5 15
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OT;L;2021.4;73
r1
!s85 0
31
Z8 !s108 1669011727.000000
!s107 C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv|C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv|
Z9 !s90 -reportprogress|300|-sv|-mfcu|+incdir+"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1"|-work|work|C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv|C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv|
!s101 -O0
!i113 1
Z10 o-sv -mfcu -work work -O0
Z11 !s92 -sv -mfcu +incdir+\"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1\" -work work -O0
Z12 tCvgOpt 0
vfourbit_synchronizer
R1
R2
!i10b 1
!s100 QaKY<gKXn<ezVnMC[5SEX0
Ij;`f0oaKZP3AI[ZmBeVUK0
S1
R0
R3
R4
R5
!i122 0
L0 124 12
R6
R7
r1
!s85 0
31
R8
Z13 !s107 C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv|C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv|
R9
!s101 -O0
!i113 1
R10
R11
R12
vmain_fsm
R1
R2
!i10b 1
!s100 aHFG=YLN<EJD6^`Yz1H`<3
I9`S]BS3m74BNhQSS<>bie2
S1
R0
R3
R4
R5
!i122 0
L0 22 100
R6
R7
r1
!s85 0
31
R8
R13
R9
!s101 -O0
!i113 1
R10
R11
R12
vmatrix_decoder
R1
R2
!i10b 1
!s100 ebXK=EoRNg09bAB_A7A4z2
ISI:V97AHj:FW27L>?FdkT3
S1
R0
R3
R4
R5
!i122 0
L0 137 27
R6
R7
r1
!s85 0
31
R8
R13
R9
!s101 -O0
!i113 1
R10
R11
R12
vtestbench
R1
R2
!i10b 1
!s100 2TgS9d_=MRzc[zbZE7dLL1
IH><6E_fW3kezKM8;NL:332
S1
R0
w1669011672
8C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv
FC:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv
!i122 0
L0 3 48
R6
R7
r1
!s85 0
31
R8
R13
R9
!s101 -O0
!i113 1
R10
R11
R12
