

================================================================
== Vivado HLS Report for 'FIRE4'
================================================================
* Date:           Tue Jun 11 17:40:00 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1527|  1527|  1527|  1527|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1523|  1523|         4|          1|          1|  1521|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	8  / (exitcond_flatten7)
	5  / (!exitcond_flatten7)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 

* FSM state operations: 

 <State 1> : 3.02ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"
ST_1 : Operation 13 [1/1] (1.01ns)   --->   "%tmp_s = add nsw i32 %custom_Tc_read, %col_read" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.01ns)   --->   "%tmp = add i32 %row_read, %custom_Tr_read" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%tmp_44 = icmp slt i32 %tmp, %row_read" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%smax2 = select i1 %tmp_44, i32 %row_read, i32 %tmp" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_48 = sub i32 %smax2, %row_read" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.99ns)   --->   "%tmp_49 = icmp slt i32 %tmp_s, %col_read" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%smax3 = select i1 %tmp_49, i32 %col_read, i32 %tmp_s" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_50 = sub i32 %smax3, %col_read" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%tmp_54_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 7.95ns
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_48 to i64" [LURAM-Test/TEST_REF.cpp:68]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %tmp_50 to i64" [LURAM-Test/TEST_REF.cpp:68]
ST_2 : Operation 25 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast4, %cast" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_k_read to i96"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %bound to i96" [LURAM-Test/TEST_REF.cpp:68]
ST_2 : Operation 28 [1/1] (4.53ns)   --->   "%bound2 = mul i96 %cast2, %cast1" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.45ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* %WEIGHT1_0_0_V, [121 x i8]* %WEIGHT1_0_1_V, [121 x i8]* %WEIGHT1_0_2_V, [121 x i8]* %WEIGHT1_0_3_V, [121 x i8]* %WEIGHT1_0_4_V, [121 x i8]* %WEIGHT1_0_5_V, [121 x i8]* %WEIGHT1_0_6_V, [121 x i8]* %WEIGHT1_1_0_V, [121 x i8]* %WEIGHT1_1_1_V, [121 x i8]* %WEIGHT1_1_2_V, [121 x i8]* %WEIGHT1_1_3_V, [121 x i8]* %WEIGHT1_1_4_V, [121 x i8]* %WEIGHT1_1_5_V, [121 x i8]* %WEIGHT1_1_6_V, [121 x i8]* %WEIGHT1_2_0_V, [121 x i8]* %WEIGHT1_2_1_V, [121 x i8]* %WEIGHT1_2_2_V, [121 x i8]* %WEIGHT1_2_3_V, [121 x i8]* %WEIGHT1_2_4_V, [121 x i8]* %WEIGHT1_2_5_V, [121 x i8]* %WEIGHT1_2_6_V, [121 x i8]* %WEIGHT1_3_0_V, [121 x i8]* %WEIGHT1_3_1_V, [121 x i8]* %WEIGHT1_3_2_V, [121 x i8]* %WEIGHT1_3_3_V, [121 x i8]* %WEIGHT1_3_4_V, [121 x i8]* %WEIGHT1_3_5_V, [121 x i8]* %WEIGHT1_3_6_V, [121 x i8]* %WEIGHT1_4_0_V, [121 x i8]* %WEIGHT1_4_1_V, [121 x i8]* %WEIGHT1_4_2_V, [121 x i8]* %WEIGHT1_4_3_V, [121 x i8]* %WEIGHT1_4_4_V, [121 x i8]* %WEIGHT1_4_5_V, [121 x i8]* %WEIGHT1_4_6_V, [121 x i8]* %WEIGHT1_5_0_V, [121 x i8]* %WEIGHT1_5_1_V, [121 x i8]* %WEIGHT1_5_2_V, [121 x i8]* %WEIGHT1_5_3_V, [121 x i8]* %WEIGHT1_5_4_V, [121 x i8]* %WEIGHT1_5_5_V, [121 x i8]* %WEIGHT1_5_6_V, [121 x i8]* %WEIGHT1_6_0_V, [121 x i8]* %WEIGHT1_6_1_V, [121 x i8]* %WEIGHT1_6_2_V, [121 x i8]* %WEIGHT1_6_3_V, [121 x i8]* %WEIGHT1_6_4_V, [121 x i8]* %WEIGHT1_6_5_V, [121 x i8]* %WEIGHT1_6_6_V, [121 x i8]* %WEIGHT1_7_0_V, [121 x i8]* %WEIGHT1_7_1_V, [121 x i8]* %WEIGHT1_7_2_V, [121 x i8]* %WEIGHT1_7_3_V, [121 x i8]* %WEIGHT1_7_4_V, [121 x i8]* %WEIGHT1_7_5_V, [121 x i8]* %WEIGHT1_7_6_V, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x i26]* %OFM_0_V, [169 x i26]* %OFM_1_V, [169 x i26]* %OFM_2_V, [169 x i26]* %OFM_3_V, [169 x i26]* %OFM_4_V, [169 x i26]* %OFM_5_V, [169 x i26]* %OFM_6_V, [169 x i26]* %OFM_7_V, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %custom_k_read to i128"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%cast5 = zext i96 %bound2 to i128" [LURAM-Test/TEST_REF.cpp:68]
ST_3 : Operation 33 [1/1] (5.45ns)   --->   "%bound3 = mul i128 %cast5, %cast3" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.13ns)   --->   "%exitcond_flatten_mid = icmp eq i64 %bound, 0" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:68]

 <State 4> : 8.46ns
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i128 [ 0, %0 ], [ %indvar_flatten_next7, %.reset81 ]"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %tmp_49_mid2_v, %.reset81 ]" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i96 [ 0, %0 ], [ %indvar_flatten_next6, %.reset81 ]" [LURAM-Test/TEST_REF.cpp:68]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %j_mid2, %.reset81 ]" [LURAM-Test/TEST_REF.cpp:68]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset81 ]" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trr = phi i32 [ %row_read, %0 ], [ %trr_mid2, %.reset81 ]" [LURAM-Test/TEST_REF.cpp:74]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tcc = phi i32 [ %col_read, %0 ], [ %tcc_1, %.reset81 ]"
ST_4 : Operation 43 [1/1] (1.01ns)   --->   "%tmp_51 = sub nsw i32 %trr, %row_read" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.30ns)   --->   "%exitcond_flatten7 = icmp eq i128 %indvar_flatten6, %bound3" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.57ns)   --->   "%indvar_flatten_next7 = add i128 %indvar_flatten6, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %2, label %.reset81" [LURAM-Test/TEST_REF.cpp:68]
ST_4 : Operation 47 [1/1] (1.00ns)   --->   "%i_6 = add i31 1, %i" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.21ns)   --->   "%exitcond_flatten = icmp eq i96 %indvar_flatten7, %bound2" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i32 0, i32 %j" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node trr_mid1)   --->   "%trr_mid = select i1 %exitcond_flatten, i32 %row_read, i32 %trr" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tcc_mid1)   --->   "%tcc_mid = select i1 %exitcond_flatten, i32 %col_read, i32 %tcc" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.48ns)   --->   "%tmp_49_mid2_v = select i1 %exitcond_flatten, i31 %i_6, i31 %i" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i31 %tmp_49_mid2_v to i8" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 54 [1/1] (0.49ns)   --->   "%tmp_52 = mul i8 11, %tmp_69" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.99ns)   --->   "%tmp_53 = icmp slt i32 %tcc, %tmp_s" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_54_mid2)   --->   "%tmp_54_mid1 = select i1 %exitcond_flatten, i1 %tmp_54_mid, i1 %tmp_53" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.13ns)   --->   "%exitcond_flatten2 = icmp eq i64 %indvar_flatten, %bound" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.48ns)   --->   "%exitcond_flatten_mid_4 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten2" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.01ns)   --->   "%j_5 = add nsw i32 1, %j_mid" [LURAM-Test/TEST_REF.cpp:70]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.48ns) (out node of the LUT)   --->   "%trr_mid1 = select i1 %exitcond_flatten_mid_4, i32 %row_read, i32 %trr_mid" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.48ns) (out node of the LUT)   --->   "%tcc_mid1 = select i1 %exitcond_flatten_mid_4, i32 %col_read, i32 %tcc_mid" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_73 = trunc i32 %j_5 to i8" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_77 = trunc i32 %j to i8" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_81 = select i1 %exitcond_flatten, i8 0, i8 %tmp_77" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_85 = select i1 %exitcond_flatten_mid_4, i8 %tmp_73, i8 %tmp_81" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.03ns)   --->   "%tmp_54 = add i8 %tmp_52, %tmp_85" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_287_cast = sext i8 %tmp_54 to i64" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%WEIGHT1_0_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%WEIGHT1_0_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%WEIGHT1_0_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%WEIGHT1_1_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%WEIGHT1_1_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%WEIGHT1_1_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%WEIGHT1_2_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%WEIGHT1_2_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHT1_2_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%WEIGHT1_3_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHT1_3_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%WEIGHT1_3_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%WEIGHT1_4_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%WEIGHT1_4_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%WEIGHT1_4_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%WEIGHT1_5_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%WEIGHT1_5_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%WEIGHT1_5_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%WEIGHT1_6_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%WEIGHT1_6_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHT1_6_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%WEIGHT1_7_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_0_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%WEIGHT1_7_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_1_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%WEIGHT1_7_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_2_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 92 [1/1] (0.42ns)   --->   "%tmp_56 = or i1 %exitcond_flatten_mid_4, %exitcond_flatten" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_54_mid2 = select i1 %exitcond_flatten_mid_4, i1 %tmp_54_mid, i1 %tmp_54_mid1" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.48ns)   --->   "%j_mid2 = select i1 %exitcond_flatten_mid_4, i32 %j_5, i32 %j_mid" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.01ns)   --->   "%trr_1 = add nsw i32 1, %trr_mid1" [LURAM-Test/TEST_REF.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.48ns) (out node of the LUT)   --->   "%tcc_mid2 = select i1 %tmp_54_mid2, i32 %tcc_mid1, i32 %col_read" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.01ns)   --->   "%tmp_52_mid1 = sub nsw i32 %trr_1, %row_read" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_89 = trunc i32 %tmp_51 to i9" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_93 = select i1 %tmp_56, i9 0, i9 %tmp_89" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_97 = trunc i32 %tmp_52_mid1 to i9" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 101 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_101 = select i1 %tmp_54_mid2, i9 %tmp_93, i9 %tmp_97" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.49ns)   --->   "%tmp_57 = mul i9 13, %tmp_101" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.48ns)   --->   "%trr_mid2 = select i1 %tmp_54_mid2, i32 %trr_mid1, i32 %trr_1" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.01ns)   --->   "%tmp_55 = sub nsw i32 %tcc_mid2, %col_read" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i32 %tmp_55 to i9" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 106 [1/1] (2.03ns)   --->   "%tmp_61 = add i9 %tmp_57, %tmp_105" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_290_cast = sext i9 %tmp_61 to i64" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%IFM_0_V_addr = getelementptr [169 x i26]* %IFM_0_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%IFM_1_V_addr = getelementptr [169 x i26]* %IFM_1_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%IFM_2_V_addr = getelementptr [169 x i26]* %IFM_2_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_4 : Operation 111 [2/2] (0.67ns)   --->   "%WEIGHT1_0_0_V_load = load i8* %WEIGHT1_0_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 112 [2/2] (1.23ns)   --->   "%IFM_0_V_load = load i26* %IFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_4 : Operation 113 [2/2] (0.67ns)   --->   "%WEIGHT1_0_1_V_load = load i8* %WEIGHT1_0_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 114 [2/2] (1.23ns)   --->   "%IFM_1_V_load = load i26* %IFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_4 : Operation 115 [2/2] (0.67ns)   --->   "%WEIGHT1_0_2_V_load = load i8* %WEIGHT1_0_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 116 [2/2] (1.23ns)   --->   "%IFM_2_V_load = load i26* %IFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_4 : Operation 117 [2/2] (0.67ns)   --->   "%WEIGHT1_1_0_V_load = load i8* %WEIGHT1_1_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 118 [2/2] (0.67ns)   --->   "%WEIGHT1_1_1_V_load = load i8* %WEIGHT1_1_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 119 [2/2] (0.67ns)   --->   "%WEIGHT1_1_2_V_load = load i8* %WEIGHT1_1_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 120 [2/2] (0.67ns)   --->   "%WEIGHT1_2_0_V_load = load i8* %WEIGHT1_2_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 121 [2/2] (0.67ns)   --->   "%WEIGHT1_2_1_V_load = load i8* %WEIGHT1_2_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 122 [2/2] (0.67ns)   --->   "%WEIGHT1_2_2_V_load = load i8* %WEIGHT1_2_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 123 [2/2] (0.67ns)   --->   "%WEIGHT1_3_0_V_load = load i8* %WEIGHT1_3_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 124 [2/2] (0.67ns)   --->   "%WEIGHT1_3_1_V_load = load i8* %WEIGHT1_3_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 125 [2/2] (0.67ns)   --->   "%WEIGHT1_3_2_V_load = load i8* %WEIGHT1_3_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 126 [2/2] (0.67ns)   --->   "%WEIGHT1_4_0_V_load = load i8* %WEIGHT1_4_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 127 [2/2] (0.67ns)   --->   "%WEIGHT1_4_1_V_load = load i8* %WEIGHT1_4_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 128 [2/2] (0.67ns)   --->   "%WEIGHT1_4_2_V_load = load i8* %WEIGHT1_4_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 129 [2/2] (0.67ns)   --->   "%WEIGHT1_5_0_V_load = load i8* %WEIGHT1_5_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 130 [2/2] (0.67ns)   --->   "%WEIGHT1_5_1_V_load = load i8* %WEIGHT1_5_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 131 [2/2] (0.67ns)   --->   "%WEIGHT1_5_2_V_load = load i8* %WEIGHT1_5_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 132 [2/2] (0.67ns)   --->   "%WEIGHT1_6_0_V_load = load i8* %WEIGHT1_6_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 133 [2/2] (0.67ns)   --->   "%WEIGHT1_6_1_V_load = load i8* %WEIGHT1_6_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 134 [2/2] (0.67ns)   --->   "%WEIGHT1_6_2_V_load = load i8* %WEIGHT1_6_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 135 [2/2] (0.67ns)   --->   "%WEIGHT1_7_0_V_load = load i8* %WEIGHT1_7_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 136 [2/2] (0.67ns)   --->   "%WEIGHT1_7_1_V_load = load i8* %WEIGHT1_7_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 137 [2/2] (0.67ns)   --->   "%WEIGHT1_7_2_V_load = load i8* %WEIGHT1_7_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_4 : Operation 138 [1/1] (1.01ns)   --->   "%tcc_1 = add nsw i32 1, %tcc_mid2" [LURAM-Test/TEST_REF.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 1, %indvar_flatten" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %tmp_56, i64 1, i64 %indvar_flatten_op" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.33ns)   --->   "%indvar_flatten74_op = add i96 1, %indvar_flatten7" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.48ns)   --->   "%indvar_flatten_next6 = select i1 %exitcond_flatten, i96 1, i96 %indvar_flatten74_op" [LURAM-Test/TEST_REF.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 7.79ns
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%WEIGHT1_0_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%WEIGHT1_0_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%WEIGHT1_0_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%WEIGHT1_0_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%WEIGHT1_1_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%WEIGHT1_1_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%WEIGHT1_1_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%WEIGHT1_1_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%WEIGHT1_2_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%WEIGHT1_2_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%WEIGHT1_2_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%WEIGHT1_2_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%WEIGHT1_3_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%WEIGHT1_3_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%WEIGHT1_3_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%WEIGHT1_3_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%WEIGHT1_4_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%WEIGHT1_4_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%WEIGHT1_4_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%WEIGHT1_4_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%WEIGHT1_5_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%WEIGHT1_5_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%WEIGHT1_5_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%WEIGHT1_5_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%WEIGHT1_6_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%WEIGHT1_6_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%WEIGHT1_6_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%WEIGHT1_6_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%WEIGHT1_7_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_3_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%WEIGHT1_7_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_4_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%WEIGHT1_7_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_5_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%WEIGHT1_7_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_6_V, i64 0, i64 %tmp_287_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%IFM_3_V_addr = getelementptr [169 x i26]* %IFM_3_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%IFM_4_V_addr = getelementptr [169 x i26]* %IFM_4_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%IFM_5_V_addr = getelementptr [169 x i26]* %IFM_5_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%IFM_6_V_addr = getelementptr [169 x i26]* %IFM_6_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%OFM_0_V_addr = getelementptr [169 x i26]* %OFM_0_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%OFM_1_V_addr = getelementptr [169 x i26]* %OFM_1_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%OFM_2_V_addr = getelementptr [169 x i26]* %OFM_2_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%OFM_3_V_addr = getelementptr [169 x i26]* %OFM_3_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%OFM_4_V_addr = getelementptr [169 x i26]* %OFM_4_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%OFM_5_V_addr = getelementptr [169 x i26]* %OFM_5_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%OFM_6_V_addr = getelementptr [169 x i26]* %OFM_6_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%OFM_7_V_addr = getelementptr [169 x i26]* %OFM_7_V, i64 0, i64 %tmp_290_cast" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 187 [1/2] (0.67ns)   --->   "%WEIGHT1_0_0_V_load = load i8* %WEIGHT1_0_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%OP1_V = sext i8 %WEIGHT1_0_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 189 [1/2] (1.23ns)   --->   "%IFM_0_V_load = load i26* %IFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%OP2_V = sext i26 %IFM_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 191 [1/1] (2.53ns)   --->   "%p_Val2_s = mul nsw i34 %OP1_V, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_s_53 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_s, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_121 = trunc i34 %p_Val2_s to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_45 = or i1 %tmp_121, %tmp_113" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_s, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_46, i1 %tmp_45)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_65 = icmp ne i6 %tmp_47, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%qb_assign = and i1 %tmp_65, %tmp_109" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_125 = zext i1 %qb_assign to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 203 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_8 = add i26 %tmp_125, %p_Val2_s_53" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_8, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_133 = xor i1 %tmp_129, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4 = and i1 %tmp_117, %tmp_133" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.42ns)   --->   "%tmp_137 = xor i1 %tmp_109, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%deleted_ones = select i1 %carry_4, i1 %tmp_137, i1 %tmp_109" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%p_Result_27_not = xor i1 %tmp_117, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_141 = or i1 %tmp_129, %p_Result_27_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux)   --->   "%p_not_i = xor i1 %tmp_109, %carry_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux)   --->   "%brmerge_i = or i1 %tmp_129, %p_not_i" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux)   --->   "%overflow = and i1 %brmerge_i, %tmp_137" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i = and i1 %tmp_129, %deleted_ones" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %brmerge40_demorgan_i, %tmp_141" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow = and i1 %tmp1, %tmp_109" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux)   --->   "%brmerge_i_i = or i1 %underflow, %overflow" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp2 = or i1 %brmerge40_demorgan_i, %tmp_137" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%underflow_not = or i1 %tmp2, %carry_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux = select i1 %brmerge_i_i, i26 33554431, i26 %p_Val2_8" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_s_54 = select i1 %underflow, i26 -33554432, i26 %p_Val2_8" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %underflow_not, i26 %p_Val2_13_mux, i26 %p_Val2_s_54" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [2/2] (1.23ns)   --->   "%OFM_0_V_load = load i26* %OFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 224 [1/2] (0.67ns)   --->   "%WEIGHT1_0_1_V_load = load i8* %WEIGHT1_0_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%OP1_V_0_1 = sext i8 %WEIGHT1_0_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 226 [1/2] (1.23ns)   --->   "%IFM_1_V_load = load i26* %IFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%OP2_V_0_1 = sext i26 %IFM_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 228 [1/1] (2.53ns)   --->   "%p_Val2_0_1 = mul nsw i34 %OP1_V_0_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_1)   --->   "%p_Val2_12_0_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_1)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_1)   --->   "%tmp_177 = trunc i34 %p_Val2_0_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_1)   --->   "%tmp_58 = or i1 %tmp_177, %tmp_169" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_1)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_1)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_59, i1 %tmp_58)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 237 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_1 = icmp ne i6 %tmp_60, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_1)   --->   "%qb_assign_0_1 = and i1 %tmp_95_0_1, %tmp_165" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_1)   --->   "%tmp_96_0_1 = zext i1 %qb_assign_0_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 240 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_1 = add i26 %tmp_96_0_1, %p_Val2_12_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_1)   --->   "%tmp_98_0_1 = xor i1 %tmp_181, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_1 = and i1 %tmp_173, %tmp_98_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.42ns)   --->   "%tmp_100_0_1 = xor i1 %tmp_165, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_8)   --->   "%deleted_ones_0_1 = select i1 %carry_4_0_1, i1 %tmp_100_0_1, i1 %tmp_165" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_1)   --->   "%p_Result_27_0_1_no = xor i1 %tmp_173, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_1)   --->   "%tmp_101_0_1 = or i1 %tmp_181, %p_Result_27_0_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_1)   --->   "%p_not_i_0_1 = xor i1 %tmp_165, %carry_4_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_1)   --->   "%brmerge_i_0_1 = or i1 %tmp_181, %p_not_i_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_1)   --->   "%overflow_0_1 = and i1 %brmerge_i_0_1, %tmp_100_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_8 = and i1 %tmp_181, %deleted_ones_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_1)   --->   "%tmp3 = xor i1 %brmerge40_demorgan_i_8, %tmp_101_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_1 = and i1 %tmp3, %tmp_165" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_1)   --->   "%brmerge_i_i_0_1 = or i1 %underflow_0_1, %overflow_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_1)   --->   "%tmp4 = or i1 %brmerge40_demorgan_i_8, %tmp_100_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_1)   --->   "%underflow_not_0_1 = or i1 %tmp4, %carry_4_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_1 = select i1 %brmerge_i_i_0_1, i26 33554431, i26 %p_Val2_13_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_1)   --->   "%p_Val2_13_0_1_55 = select i1 %underflow_0_1, i26 -33554432, i26 %p_Val2_13_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_1 = select i1 %underflow_not_0_1, i26 %p_Val2_13_mux_0_1, i26 %p_Val2_13_0_1_55" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 260 [1/2] (0.67ns)   --->   "%WEIGHT1_0_2_V_load = load i8* %WEIGHT1_0_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%OP1_V_0_2 = sext i8 %WEIGHT1_0_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 262 [1/2] (1.23ns)   --->   "%IFM_2_V_load = load i26* %IFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%OP2_V_0_2 = sext i26 %IFM_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 264 [1/1] (2.53ns)   --->   "%p_Val2_0_2 = mul nsw i34 %OP1_V_0_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_2)   --->   "%p_Val2_12_0_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_2)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_2)   --->   "%tmp_205 = trunc i34 %p_Val2_0_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_2)   --->   "%tmp_62 = or i1 %tmp_205, %tmp_197" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_2)   --->   "%tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_2)   --->   "%tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_63, i1 %tmp_62)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 273 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_2 = icmp ne i6 %tmp_64, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_2)   --->   "%qb_assign_0_2 = and i1 %tmp_95_0_2, %tmp_193" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_2)   --->   "%tmp_96_0_2 = zext i1 %qb_assign_0_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 276 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_2 = add i26 %tmp_96_0_2, %p_Val2_12_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_2)   --->   "%tmp_98_0_2 = xor i1 %tmp_209, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_2 = and i1 %tmp_201, %tmp_98_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.42ns)   --->   "%tmp_100_0_2 = xor i1 %tmp_193, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_9)   --->   "%deleted_ones_0_2 = select i1 %carry_4_0_2, i1 %tmp_100_0_2, i1 %tmp_193" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_2)   --->   "%p_Result_27_0_2_no = xor i1 %tmp_201, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_2)   --->   "%tmp_101_0_2 = or i1 %tmp_209, %p_Result_27_0_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_2)   --->   "%p_not_i_0_2 = xor i1 %tmp_193, %carry_4_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_2)   --->   "%brmerge_i_0_2 = or i1 %tmp_209, %p_not_i_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_2)   --->   "%overflow_0_2 = and i1 %brmerge_i_0_2, %tmp_100_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_9 = and i1 %tmp_209, %deleted_ones_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_2)   --->   "%tmp5 = xor i1 %brmerge40_demorgan_i_9, %tmp_101_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_2 = and i1 %tmp5, %tmp_193" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_2)   --->   "%brmerge_i_i_0_2 = or i1 %underflow_0_2, %overflow_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_2)   --->   "%tmp6 = or i1 %brmerge40_demorgan_i_9, %tmp_100_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_2)   --->   "%underflow_not_0_2 = or i1 %tmp6, %carry_4_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_2 = select i1 %brmerge_i_i_0_2, i26 33554431, i26 %p_Val2_13_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_2)   --->   "%p_Val2_13_0_2_57 = select i1 %underflow_0_2, i26 -33554432, i26 %p_Val2_13_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_2 = select i1 %underflow_not_0_2, i26 %p_Val2_13_mux_0_2, i26 %p_Val2_13_0_2_57" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [2/2] (0.67ns)   --->   "%WEIGHT1_0_3_V_load = load i8* %WEIGHT1_0_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 297 [2/2] (1.23ns)   --->   "%IFM_3_V_load = load i26* %IFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 298 [2/2] (0.67ns)   --->   "%WEIGHT1_0_4_V_load = load i8* %WEIGHT1_0_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 299 [2/2] (1.23ns)   --->   "%IFM_4_V_load = load i26* %IFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 300 [2/2] (0.67ns)   --->   "%WEIGHT1_0_5_V_load = load i8* %WEIGHT1_0_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 301 [2/2] (1.23ns)   --->   "%IFM_5_V_load = load i26* %IFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 302 [2/2] (0.67ns)   --->   "%WEIGHT1_0_6_V_load = load i8* %WEIGHT1_0_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 303 [2/2] (1.23ns)   --->   "%IFM_6_V_load = load i26* %IFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 304 [1/2] (0.67ns)   --->   "%WEIGHT1_1_0_V_load = load i8* %WEIGHT1_1_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i8 %WEIGHT1_1_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 306 [1/1] (2.53ns)   --->   "%p_Val2_1_67 = mul nsw i34 %OP1_V_1, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1)   --->   "%p_Val2_12_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_67, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1)   --->   "%tmp_294 = trunc i34 %p_Val2_1_67 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1)   --->   "%tmp_82 = or i1 %tmp_294, %tmp_292" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1)   --->   "%tmp_83 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_67, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_83, i1 %tmp_82)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 315 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1 = icmp ne i6 %tmp_84, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1)   --->   "%qb_assign_1 = and i1 %tmp_95_1, %tmp_291" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1)   --->   "%tmp_96_1 = zext i1 %qb_assign_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 318 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1 = add i26 %tmp_96_1, %p_Val2_12_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1)   --->   "%tmp_98_1 = xor i1 %tmp_295, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1 = and i1 %tmp_293, %tmp_98_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.42ns)   --->   "%tmp_100_1 = xor i1 %tmp_291, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%deleted_ones_1 = select i1 %carry_4_1, i1 %tmp_100_1, i1 %tmp_291" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%p_Result_27_1_not = xor i1 %tmp_293, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%tmp_101_1 = or i1 %tmp_295, %p_Result_27_1_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1)   --->   "%p_not_i_1 = xor i1 %tmp_291, %carry_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1)   --->   "%brmerge_i_1 = or i1 %tmp_295, %p_not_i_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1)   --->   "%overflow_1 = and i1 %brmerge_i_1, %tmp_100_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_1 = and i1 %tmp_295, %deleted_ones_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%tmp15 = xor i1 %brmerge40_demorgan_i_1, %tmp_101_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %tmp15, %tmp_291" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1)   --->   "%brmerge_i_i_1 = or i1 %underflow_1, %overflow_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%tmp16 = or i1 %brmerge40_demorgan_i_1, %tmp_100_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%underflow_not_1 = or i1 %tmp16, %carry_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1 = select i1 %brmerge_i_i_1, i26 33554431, i26 %p_Val2_13_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%p_Val2_13_1_68 = select i1 %underflow_1, i26 -33554432, i26 %p_Val2_13_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1 = select i1 %underflow_not_1, i26 %p_Val2_13_mux_1, i26 %p_Val2_13_1_68" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 338 [2/2] (1.23ns)   --->   "%OFM_1_V_load = load i26* %OFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 339 [1/2] (0.67ns)   --->   "%WEIGHT1_1_1_V_load = load i8* %WEIGHT1_1_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%OP1_V_1_1 = sext i8 %WEIGHT1_1_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 341 [1/1] (2.53ns)   --->   "%p_Val2_1_1 = mul nsw i34 %OP1_V_1_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_1)   --->   "%p_Val2_12_1_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_1)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_1)   --->   "%tmp_301 = trunc i34 %p_Val2_1_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_1)   --->   "%tmp_86 = or i1 %tmp_301, %tmp_299" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_1)   --->   "%tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_1)   --->   "%tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_87, i1 %tmp_86)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 350 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_1 = icmp ne i6 %tmp_88, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_1)   --->   "%qb_assign_1_1 = and i1 %tmp_95_1_1, %tmp_298" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_1)   --->   "%tmp_96_1_1 = zext i1 %qb_assign_1_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 353 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_1 = add i26 %tmp_96_1_1, %p_Val2_12_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_1)   --->   "%tmp_98_1_1 = xor i1 %tmp_302, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_1 = and i1 %tmp_300, %tmp_98_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.42ns)   --->   "%tmp_100_1_1 = xor i1 %tmp_298, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_13)   --->   "%deleted_ones_1_1 = select i1 %carry_4_1_1, i1 %tmp_100_1_1, i1 %tmp_298" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_1)   --->   "%p_Result_27_1_1_no = xor i1 %tmp_300, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_1)   --->   "%tmp_101_1_1 = or i1 %tmp_302, %p_Result_27_1_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_1)   --->   "%p_not_i_1_1 = xor i1 %tmp_298, %carry_4_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_1)   --->   "%brmerge_i_1_1 = or i1 %tmp_302, %p_not_i_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_1)   --->   "%overflow_1_1 = and i1 %brmerge_i_1_1, %tmp_100_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_13 = and i1 %tmp_302, %deleted_ones_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_1)   --->   "%tmp17 = xor i1 %brmerge40_demorgan_i_13, %tmp_101_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_1 = and i1 %tmp17, %tmp_298" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_1)   --->   "%brmerge_i_i_1_1 = or i1 %underflow_1_1, %overflow_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_1)   --->   "%tmp18 = or i1 %brmerge40_demorgan_i_13, %tmp_100_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_1)   --->   "%underflow_not_1_1 = or i1 %tmp18, %carry_4_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_1 = select i1 %brmerge_i_i_1_1, i26 33554431, i26 %p_Val2_13_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_1)   --->   "%p_Val2_13_1_1_70 = select i1 %underflow_1_1, i26 -33554432, i26 %p_Val2_13_1_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_1 = select i1 %underflow_not_1_1, i26 %p_Val2_13_mux_1_1, i26 %p_Val2_13_1_1_70" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 373 [1/2] (0.67ns)   --->   "%WEIGHT1_1_2_V_load = load i8* %WEIGHT1_1_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%OP1_V_1_2 = sext i8 %WEIGHT1_1_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 375 [1/1] (2.53ns)   --->   "%p_Val2_1_2 = mul nsw i34 %OP1_V_1_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_2)   --->   "%p_Val2_12_1_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_2)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_2)   --->   "%tmp_308 = trunc i34 %p_Val2_1_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_2)   --->   "%tmp_90 = or i1 %tmp_308, %tmp_306" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_2)   --->   "%tmp_91 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_2)   --->   "%tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_91, i1 %tmp_90)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 384 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_2 = icmp ne i6 %tmp_92, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_2)   --->   "%qb_assign_1_2 = and i1 %tmp_95_1_2, %tmp_305" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_2)   --->   "%tmp_96_1_2 = zext i1 %qb_assign_1_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 387 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_2 = add i26 %tmp_96_1_2, %p_Val2_12_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_2)   --->   "%tmp_98_1_2 = xor i1 %tmp_309, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_2 = and i1 %tmp_307, %tmp_98_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.42ns)   --->   "%tmp_100_1_2 = xor i1 %tmp_305, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_14)   --->   "%deleted_ones_1_2 = select i1 %carry_4_1_2, i1 %tmp_100_1_2, i1 %tmp_305" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_2)   --->   "%p_Result_27_1_2_no = xor i1 %tmp_307, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_2)   --->   "%tmp_101_1_2 = or i1 %tmp_309, %p_Result_27_1_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_2)   --->   "%p_not_i_1_2 = xor i1 %tmp_305, %carry_4_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_2)   --->   "%brmerge_i_1_2 = or i1 %tmp_309, %p_not_i_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_2)   --->   "%overflow_1_2 = and i1 %brmerge_i_1_2, %tmp_100_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_14 = and i1 %tmp_309, %deleted_ones_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_2)   --->   "%tmp19 = xor i1 %brmerge40_demorgan_i_14, %tmp_101_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_2 = and i1 %tmp19, %tmp_305" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_2)   --->   "%brmerge_i_i_1_2 = or i1 %underflow_1_2, %overflow_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_2)   --->   "%tmp20 = or i1 %brmerge40_demorgan_i_14, %tmp_100_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_2)   --->   "%underflow_not_1_2 = or i1 %tmp20, %carry_4_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_2 = select i1 %brmerge_i_i_1_2, i26 33554431, i26 %p_Val2_13_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_2)   --->   "%p_Val2_13_1_2_72 = select i1 %underflow_1_2, i26 -33554432, i26 %p_Val2_13_1_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_2 = select i1 %underflow_not_1_2, i26 %p_Val2_13_mux_1_2, i26 %p_Val2_13_1_2_72" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 407 [2/2] (0.67ns)   --->   "%WEIGHT1_1_3_V_load = load i8* %WEIGHT1_1_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 408 [2/2] (0.67ns)   --->   "%WEIGHT1_1_4_V_load = load i8* %WEIGHT1_1_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 409 [2/2] (0.67ns)   --->   "%WEIGHT1_1_5_V_load = load i8* %WEIGHT1_1_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 410 [2/2] (0.67ns)   --->   "%WEIGHT1_1_6_V_load = load i8* %WEIGHT1_1_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 411 [1/2] (0.67ns)   --->   "%WEIGHT1_2_0_V_load = load i8* %WEIGHT1_2_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i8 %WEIGHT1_2_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 413 [1/1] (2.53ns)   --->   "%p_Val2_2 = mul nsw i34 %OP1_V_2, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2)   --->   "%p_Val2_12_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2)   --->   "%tmp_343 = trunc i34 %p_Val2_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2)   --->   "%tmp_110 = or i1 %tmp_343, %tmp_341" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2)   --->   "%tmp_111 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2)   --->   "%tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_111, i1 %tmp_110)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 422 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2 = icmp ne i6 %tmp_112, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2)   --->   "%qb_assign_2 = and i1 %tmp_95_2, %tmp_340" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2)   --->   "%tmp_96_2 = zext i1 %qb_assign_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 425 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2 = add i26 %tmp_96_2, %p_Val2_12_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2)   --->   "%tmp_98_2 = xor i1 %tmp_344, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2 = and i1 %tmp_342, %tmp_98_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.42ns)   --->   "%tmp_100_2 = xor i1 %tmp_340, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_2)   --->   "%deleted_ones_2 = select i1 %carry_4_2, i1 %tmp_100_2, i1 %tmp_340" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%p_Result_27_2_not = xor i1 %tmp_342, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp_101_2 = or i1 %tmp_344, %p_Result_27_2_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2)   --->   "%p_not_i_2 = xor i1 %tmp_340, %carry_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2)   --->   "%brmerge_i_2 = or i1 %tmp_344, %p_not_i_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2)   --->   "%overflow_2 = and i1 %brmerge_i_2, %tmp_100_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_2 = and i1 %tmp_344, %deleted_ones_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp29 = xor i1 %brmerge40_demorgan_i_2, %tmp_101_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %tmp29, %tmp_340" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2)   --->   "%brmerge_i_i_2 = or i1 %underflow_2, %overflow_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%tmp30 = or i1 %brmerge40_demorgan_i_2, %tmp_100_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%underflow_not_2 = or i1 %tmp30, %carry_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2 = select i1 %brmerge_i_i_2, i26 33554431, i26 %p_Val2_13_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%p_Val2_13_2_82 = select i1 %underflow_2, i26 -33554432, i26 %p_Val2_13_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2 = select i1 %underflow_not_2, i26 %p_Val2_13_mux_2, i26 %p_Val2_13_2_82" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 445 [2/2] (1.23ns)   --->   "%OFM_2_V_load = load i26* %OFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 446 [1/2] (0.67ns)   --->   "%WEIGHT1_2_1_V_load = load i8* %WEIGHT1_2_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%OP1_V_2_1 = sext i8 %WEIGHT1_2_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 448 [1/1] (2.53ns)   --->   "%p_Val2_2_1 = mul nsw i34 %OP1_V_2_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_1)   --->   "%p_Val2_12_2_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_1)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_1)   --->   "%tmp_350 = trunc i34 %p_Val2_2_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_1)   --->   "%tmp_114 = or i1 %tmp_350, %tmp_348" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_1)   --->   "%tmp_115 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_1)   --->   "%tmp_116 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_115, i1 %tmp_114)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 457 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_1 = icmp ne i6 %tmp_116, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_1)   --->   "%qb_assign_2_1 = and i1 %tmp_95_2_1, %tmp_347" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_1)   --->   "%tmp_96_2_1 = zext i1 %qb_assign_2_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 460 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_1 = add i26 %tmp_96_2_1, %p_Val2_12_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_1)   --->   "%tmp_98_2_1 = xor i1 %tmp_351, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_1 = and i1 %tmp_349, %tmp_98_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.42ns)   --->   "%tmp_100_2_1 = xor i1 %tmp_347, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_19)   --->   "%deleted_ones_2_1 = select i1 %carry_4_2_1, i1 %tmp_100_2_1, i1 %tmp_347" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_1)   --->   "%p_Result_27_2_1_no = xor i1 %tmp_349, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_1)   --->   "%tmp_101_2_1 = or i1 %tmp_351, %p_Result_27_2_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_1)   --->   "%p_not_i_2_1 = xor i1 %tmp_347, %carry_4_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_1)   --->   "%brmerge_i_2_1 = or i1 %tmp_351, %p_not_i_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_1)   --->   "%overflow_2_1 = and i1 %brmerge_i_2_1, %tmp_100_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_19 = and i1 %tmp_351, %deleted_ones_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_1)   --->   "%tmp31 = xor i1 %brmerge40_demorgan_i_19, %tmp_101_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_1 = and i1 %tmp31, %tmp_347" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_1)   --->   "%brmerge_i_i_2_1 = or i1 %underflow_2_1, %overflow_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_1)   --->   "%tmp32 = or i1 %brmerge40_demorgan_i_19, %tmp_100_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_1)   --->   "%underflow_not_2_1 = or i1 %tmp32, %carry_4_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_1 = select i1 %brmerge_i_i_2_1, i26 33554431, i26 %p_Val2_13_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_1)   --->   "%p_Val2_13_2_1_84 = select i1 %underflow_2_1, i26 -33554432, i26 %p_Val2_13_2_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_1 = select i1 %underflow_not_2_1, i26 %p_Val2_13_mux_2_1, i26 %p_Val2_13_2_1_84" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 480 [1/2] (0.67ns)   --->   "%WEIGHT1_2_2_V_load = load i8* %WEIGHT1_2_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%OP1_V_2_2 = sext i8 %WEIGHT1_2_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 482 [1/1] (2.53ns)   --->   "%p_Val2_2_2 = mul nsw i34 %OP1_V_2_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_2)   --->   "%p_Val2_12_2_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_2)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_2)   --->   "%tmp_357 = trunc i34 %p_Val2_2_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_2)   --->   "%tmp_118 = or i1 %tmp_357, %tmp_355" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_2)   --->   "%tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_2)   --->   "%tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_119, i1 %tmp_118)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 491 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_2 = icmp ne i6 %tmp_120, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_2)   --->   "%qb_assign_2_2 = and i1 %tmp_95_2_2, %tmp_354" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_2)   --->   "%tmp_96_2_2 = zext i1 %qb_assign_2_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 494 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_2 = add i26 %tmp_96_2_2, %p_Val2_12_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_2)   --->   "%tmp_98_2_2 = xor i1 %tmp_358, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_2 = and i1 %tmp_356, %tmp_98_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.42ns)   --->   "%tmp_100_2_2 = xor i1 %tmp_354, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_20)   --->   "%deleted_ones_2_2 = select i1 %carry_4_2_2, i1 %tmp_100_2_2, i1 %tmp_354" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_2)   --->   "%p_Result_27_2_2_no = xor i1 %tmp_356, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_2)   --->   "%tmp_101_2_2 = or i1 %tmp_358, %p_Result_27_2_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_2)   --->   "%p_not_i_2_2 = xor i1 %tmp_354, %carry_4_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_2)   --->   "%brmerge_i_2_2 = or i1 %tmp_358, %p_not_i_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_2)   --->   "%overflow_2_2 = and i1 %brmerge_i_2_2, %tmp_100_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_20 = and i1 %tmp_358, %deleted_ones_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_2)   --->   "%tmp33 = xor i1 %brmerge40_demorgan_i_20, %tmp_101_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_2 = and i1 %tmp33, %tmp_354" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_2)   --->   "%brmerge_i_i_2_2 = or i1 %underflow_2_2, %overflow_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_2)   --->   "%tmp34 = or i1 %brmerge40_demorgan_i_20, %tmp_100_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_2)   --->   "%underflow_not_2_2 = or i1 %tmp34, %carry_4_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_2 = select i1 %brmerge_i_i_2_2, i26 33554431, i26 %p_Val2_13_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_2)   --->   "%p_Val2_13_2_2_86 = select i1 %underflow_2_2, i26 -33554432, i26 %p_Val2_13_2_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_2 = select i1 %underflow_not_2_2, i26 %p_Val2_13_mux_2_2, i26 %p_Val2_13_2_2_86" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 514 [2/2] (0.67ns)   --->   "%WEIGHT1_2_3_V_load = load i8* %WEIGHT1_2_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 515 [2/2] (0.67ns)   --->   "%WEIGHT1_2_4_V_load = load i8* %WEIGHT1_2_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 516 [2/2] (0.67ns)   --->   "%WEIGHT1_2_5_V_load = load i8* %WEIGHT1_2_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 517 [2/2] (0.67ns)   --->   "%WEIGHT1_2_6_V_load = load i8* %WEIGHT1_2_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 518 [1/2] (0.67ns)   --->   "%WEIGHT1_3_0_V_load = load i8* %WEIGHT1_3_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i8 %WEIGHT1_3_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 520 [1/1] (2.53ns)   --->   "%p_Val2_3 = mul nsw i34 %OP1_V_3, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3)   --->   "%p_Val2_12_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3)   --->   "%tmp_392 = trunc i34 %p_Val2_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3)   --->   "%tmp_138 = or i1 %tmp_392, %tmp_390" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3)   --->   "%tmp_139 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3)   --->   "%tmp_140 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_139, i1 %tmp_138)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 529 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3 = icmp ne i6 %tmp_140, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3)   --->   "%qb_assign_3 = and i1 %tmp_95_3, %tmp_389" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3)   --->   "%tmp_96_3 = zext i1 %qb_assign_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 532 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3 = add i26 %tmp_96_3, %p_Val2_12_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3)   --->   "%tmp_98_3 = xor i1 %tmp_393, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3 = and i1 %tmp_391, %tmp_98_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 536 [1/1] (0.42ns)   --->   "%tmp_100_3 = xor i1 %tmp_389, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_3)   --->   "%deleted_ones_3 = select i1 %carry_4_3, i1 %tmp_100_3, i1 %tmp_389" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node underflow_s)   --->   "%p_Result_27_3_not = xor i1 %tmp_391, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node underflow_s)   --->   "%tmp_101_3 = or i1 %tmp_393, %p_Result_27_3_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3)   --->   "%p_not_i_3 = xor i1 %tmp_389, %carry_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3)   --->   "%brmerge_i_3 = or i1 %tmp_393, %p_not_i_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3)   --->   "%overflow_s = and i1 %brmerge_i_3, %tmp_100_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_3 = and i1 %tmp_393, %deleted_ones_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node underflow_s)   --->   "%tmp43 = xor i1 %brmerge40_demorgan_i_3, %tmp_101_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_s = and i1 %tmp43, %tmp_389" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3)   --->   "%brmerge_i_i_3 = or i1 %underflow_s, %overflow_s" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%tmp44 = or i1 %brmerge40_demorgan_i_3, %tmp_100_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%underflow_not_3 = or i1 %tmp44, %carry_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3 = select i1 %brmerge_i_i_3, i26 33554431, i26 %p_Val2_13_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%p_Val2_13_3_96 = select i1 %underflow_s, i26 -33554432, i26 %p_Val2_13_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3 = select i1 %underflow_not_3, i26 %p_Val2_13_mux_3, i26 %p_Val2_13_3_96" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 552 [2/2] (1.23ns)   --->   "%OFM_3_V_load = load i26* %OFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 553 [1/2] (0.67ns)   --->   "%WEIGHT1_3_1_V_load = load i8* %WEIGHT1_3_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%OP1_V_3_1 = sext i8 %WEIGHT1_3_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 555 [1/1] (2.53ns)   --->   "%p_Val2_3_1 = mul nsw i34 %OP1_V_3_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_1)   --->   "%p_Val2_12_3_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_1)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_1)   --->   "%tmp_399 = trunc i34 %p_Val2_3_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_1)   --->   "%tmp_142 = or i1 %tmp_399, %tmp_397" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_1)   --->   "%tmp_143 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_1)   --->   "%tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_143, i1 %tmp_142)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 564 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_1 = icmp ne i6 %tmp_144, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_1)   --->   "%qb_assign_3_1 = and i1 %tmp_95_3_1, %tmp_396" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_1)   --->   "%tmp_96_3_1 = zext i1 %qb_assign_3_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 567 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_1 = add i26 %tmp_96_3_1, %p_Val2_12_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_1)   --->   "%tmp_98_3_1 = xor i1 %tmp_400, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_1 = and i1 %tmp_398, %tmp_98_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.42ns)   --->   "%tmp_100_3_1 = xor i1 %tmp_396, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_25)   --->   "%deleted_ones_3_1 = select i1 %carry_4_3_1, i1 %tmp_100_3_1, i1 %tmp_396" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_1)   --->   "%p_Result_27_3_1_no = xor i1 %tmp_398, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_1)   --->   "%tmp_101_3_1 = or i1 %tmp_400, %p_Result_27_3_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_1)   --->   "%p_not_i_3_1 = xor i1 %tmp_396, %carry_4_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_1)   --->   "%brmerge_i_3_1 = or i1 %tmp_400, %p_not_i_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_1)   --->   "%overflow_314_1 = and i1 %brmerge_i_3_1, %tmp_100_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_25 = and i1 %tmp_400, %deleted_ones_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_1)   --->   "%tmp45 = xor i1 %brmerge40_demorgan_i_25, %tmp_101_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_1 = and i1 %tmp45, %tmp_396" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_1)   --->   "%brmerge_i_i_3_1 = or i1 %underflow_315_1, %overflow_314_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_1)   --->   "%tmp46 = or i1 %brmerge40_demorgan_i_25, %tmp_100_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_1)   --->   "%underflow_not_3_1 = or i1 %tmp46, %carry_4_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_1 = select i1 %brmerge_i_i_3_1, i26 33554431, i26 %p_Val2_13_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_1)   --->   "%p_Val2_13_3_1_98 = select i1 %underflow_315_1, i26 -33554432, i26 %p_Val2_13_3_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_1 = select i1 %underflow_not_3_1, i26 %p_Val2_13_mux_3_1, i26 %p_Val2_13_3_1_98" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 587 [1/2] (0.67ns)   --->   "%WEIGHT1_3_2_V_load = load i8* %WEIGHT1_3_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%OP1_V_3_2 = sext i8 %WEIGHT1_3_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 589 [1/1] (2.53ns)   --->   "%p_Val2_3_2 = mul nsw i34 %OP1_V_3_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_2)   --->   "%p_Val2_12_3_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_2)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_2)   --->   "%tmp_406 = trunc i34 %p_Val2_3_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_2)   --->   "%tmp_146 = or i1 %tmp_406, %tmp_404" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_2)   --->   "%tmp_147 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_2)   --->   "%tmp_148 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_147, i1 %tmp_146)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 598 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_2 = icmp ne i6 %tmp_148, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_2)   --->   "%qb_assign_3_2 = and i1 %tmp_95_3_2, %tmp_403" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_2)   --->   "%tmp_96_3_2 = zext i1 %qb_assign_3_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 601 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_2 = add i26 %tmp_96_3_2, %p_Val2_12_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_2)   --->   "%tmp_98_3_2 = xor i1 %tmp_407, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_2 = and i1 %tmp_405, %tmp_98_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.42ns)   --->   "%tmp_100_3_2 = xor i1 %tmp_403, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_26)   --->   "%deleted_ones_3_2 = select i1 %carry_4_3_2, i1 %tmp_100_3_2, i1 %tmp_403" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_2)   --->   "%p_Result_27_3_2_no = xor i1 %tmp_405, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_2)   --->   "%tmp_101_3_2 = or i1 %tmp_407, %p_Result_27_3_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_2)   --->   "%p_not_i_3_2 = xor i1 %tmp_403, %carry_4_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_2)   --->   "%brmerge_i_3_2 = or i1 %tmp_407, %p_not_i_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_2)   --->   "%overflow_314_2 = and i1 %brmerge_i_3_2, %tmp_100_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_26 = and i1 %tmp_407, %deleted_ones_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_2)   --->   "%tmp47 = xor i1 %brmerge40_demorgan_i_26, %tmp_101_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_2 = and i1 %tmp47, %tmp_403" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_2)   --->   "%brmerge_i_i_3_2 = or i1 %underflow_315_2, %overflow_314_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_2)   --->   "%tmp48 = or i1 %brmerge40_demorgan_i_26, %tmp_100_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_2)   --->   "%underflow_not_3_2 = or i1 %tmp48, %carry_4_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_2 = select i1 %brmerge_i_i_3_2, i26 33554431, i26 %p_Val2_13_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_2)   --->   "%p_Val2_13_3_2_100 = select i1 %underflow_315_2, i26 -33554432, i26 %p_Val2_13_3_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_2 = select i1 %underflow_not_3_2, i26 %p_Val2_13_mux_3_2, i26 %p_Val2_13_3_2_100" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 621 [2/2] (0.67ns)   --->   "%WEIGHT1_3_3_V_load = load i8* %WEIGHT1_3_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 622 [2/2] (0.67ns)   --->   "%WEIGHT1_3_4_V_load = load i8* %WEIGHT1_3_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 623 [2/2] (0.67ns)   --->   "%WEIGHT1_3_5_V_load = load i8* %WEIGHT1_3_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 624 [2/2] (0.67ns)   --->   "%WEIGHT1_3_6_V_load = load i8* %WEIGHT1_3_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 625 [1/2] (0.67ns)   --->   "%WEIGHT1_4_0_V_load = load i8* %WEIGHT1_4_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i8 %WEIGHT1_4_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 627 [1/1] (2.53ns)   --->   "%p_Val2_4 = mul nsw i34 %OP1_V_4, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4)   --->   "%p_Val2_12_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4)   --->   "%tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4)   --->   "%tmp_441 = trunc i34 %p_Val2_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4)   --->   "%tmp_166 = or i1 %tmp_441, %tmp_439" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4)   --->   "%tmp_167 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4)   --->   "%tmp_168 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_167, i1 %tmp_166)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 636 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4 = icmp ne i6 %tmp_168, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4)   --->   "%qb_assign_4 = and i1 %tmp_95_4, %tmp_438" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4)   --->   "%tmp_96_4 = zext i1 %qb_assign_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 639 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4 = add i26 %tmp_96_4, %p_Val2_12_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4)   --->   "%tmp_98_4 = xor i1 %tmp_442, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4 = and i1 %tmp_440, %tmp_98_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.42ns)   --->   "%tmp_100_4 = xor i1 %tmp_438, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_4)   --->   "%deleted_ones_4 = select i1 %carry_4_4, i1 %tmp_100_4, i1 %tmp_438" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%p_Result_27_4_not = xor i1 %tmp_440, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%tmp_101_4 = or i1 %tmp_442, %p_Result_27_4_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4)   --->   "%p_not_i_4 = xor i1 %tmp_438, %carry_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4)   --->   "%brmerge_i_4 = or i1 %tmp_442, %p_not_i_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4)   --->   "%overflow_4 = and i1 %brmerge_i_4, %tmp_100_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 650 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_4 = and i1 %tmp_442, %deleted_ones_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%tmp57 = xor i1 %brmerge40_demorgan_i_4, %tmp_101_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %tmp57, %tmp_438" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4)   --->   "%brmerge_i_i_4 = or i1 %underflow_4, %overflow_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%tmp58 = or i1 %brmerge40_demorgan_i_4, %tmp_100_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%underflow_not_4 = or i1 %tmp58, %carry_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4 = select i1 %brmerge_i_i_4, i26 33554431, i26 %p_Val2_13_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%p_Val2_13_4_110 = select i1 %underflow_4, i26 -33554432, i26 %p_Val2_13_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4 = select i1 %underflow_not_4, i26 %p_Val2_13_mux_4, i26 %p_Val2_13_4_110" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 659 [2/2] (1.23ns)   --->   "%OFM_4_V_load = load i26* %OFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 660 [1/2] (0.67ns)   --->   "%WEIGHT1_4_1_V_load = load i8* %WEIGHT1_4_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%OP1_V_4_1 = sext i8 %WEIGHT1_4_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 662 [1/1] (2.53ns)   --->   "%p_Val2_4_1 = mul nsw i34 %OP1_V_4_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_1)   --->   "%p_Val2_12_4_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_1)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_1)   --->   "%tmp_448 = trunc i34 %p_Val2_4_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_1)   --->   "%tmp_170 = or i1 %tmp_448, %tmp_446" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_1)   --->   "%tmp_171 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_1)   --->   "%tmp_172 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_171, i1 %tmp_170)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 671 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_1 = icmp ne i6 %tmp_172, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_1)   --->   "%qb_assign_4_1 = and i1 %tmp_95_4_1, %tmp_445" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_1)   --->   "%tmp_96_4_1 = zext i1 %qb_assign_4_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 674 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_1 = add i26 %tmp_96_4_1, %p_Val2_12_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_1)   --->   "%tmp_98_4_1 = xor i1 %tmp_449, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_1 = and i1 %tmp_447, %tmp_98_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 678 [1/1] (0.42ns)   --->   "%tmp_100_4_1 = xor i1 %tmp_445, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_31)   --->   "%deleted_ones_4_1 = select i1 %carry_4_4_1, i1 %tmp_100_4_1, i1 %tmp_445" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_1)   --->   "%p_Result_27_4_1_no = xor i1 %tmp_447, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_1)   --->   "%tmp_101_4_1 = or i1 %tmp_449, %p_Result_27_4_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_1)   --->   "%p_not_i_4_1 = xor i1 %tmp_445, %carry_4_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_1)   --->   "%brmerge_i_4_1 = or i1 %tmp_449, %p_not_i_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_1)   --->   "%overflow_4_1 = and i1 %brmerge_i_4_1, %tmp_100_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 685 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_31 = and i1 %tmp_449, %deleted_ones_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_1)   --->   "%tmp59 = xor i1 %brmerge40_demorgan_i_31, %tmp_101_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_1 = and i1 %tmp59, %tmp_445" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_1)   --->   "%brmerge_i_i_4_1 = or i1 %underflow_4_1, %overflow_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_1)   --->   "%tmp60 = or i1 %brmerge40_demorgan_i_31, %tmp_100_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_1)   --->   "%underflow_not_4_1 = or i1 %tmp60, %carry_4_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_1 = select i1 %brmerge_i_i_4_1, i26 33554431, i26 %p_Val2_13_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_1)   --->   "%p_Val2_13_4_1_112 = select i1 %underflow_4_1, i26 -33554432, i26 %p_Val2_13_4_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_1 = select i1 %underflow_not_4_1, i26 %p_Val2_13_mux_4_1, i26 %p_Val2_13_4_1_112" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 694 [1/2] (0.67ns)   --->   "%WEIGHT1_4_2_V_load = load i8* %WEIGHT1_4_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%OP1_V_4_2 = sext i8 %WEIGHT1_4_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 696 [1/1] (2.53ns)   --->   "%p_Val2_4_2 = mul nsw i34 %OP1_V_4_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_2)   --->   "%p_Val2_12_4_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_2)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_2)   --->   "%tmp_455 = trunc i34 %p_Val2_4_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_2)   --->   "%tmp_174 = or i1 %tmp_455, %tmp_453" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_2)   --->   "%tmp_175 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_2)   --->   "%tmp_176 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_175, i1 %tmp_174)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 705 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_2 = icmp ne i6 %tmp_176, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_2)   --->   "%qb_assign_4_2 = and i1 %tmp_95_4_2, %tmp_452" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_2)   --->   "%tmp_96_4_2 = zext i1 %qb_assign_4_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 708 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_2 = add i26 %tmp_96_4_2, %p_Val2_12_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_2)   --->   "%tmp_98_4_2 = xor i1 %tmp_456, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 711 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_2 = and i1 %tmp_454, %tmp_98_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 712 [1/1] (0.42ns)   --->   "%tmp_100_4_2 = xor i1 %tmp_452, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_32)   --->   "%deleted_ones_4_2 = select i1 %carry_4_4_2, i1 %tmp_100_4_2, i1 %tmp_452" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_2)   --->   "%p_Result_27_4_2_no = xor i1 %tmp_454, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_2)   --->   "%tmp_101_4_2 = or i1 %tmp_456, %p_Result_27_4_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_2)   --->   "%p_not_i_4_2 = xor i1 %tmp_452, %carry_4_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_2)   --->   "%brmerge_i_4_2 = or i1 %tmp_456, %p_not_i_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_2)   --->   "%overflow_4_2 = and i1 %brmerge_i_4_2, %tmp_100_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_32 = and i1 %tmp_456, %deleted_ones_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_2)   --->   "%tmp61 = xor i1 %brmerge40_demorgan_i_32, %tmp_101_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 721 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_2 = and i1 %tmp61, %tmp_452" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_2)   --->   "%brmerge_i_i_4_2 = or i1 %underflow_4_2, %overflow_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_2)   --->   "%tmp62 = or i1 %brmerge40_demorgan_i_32, %tmp_100_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_2)   --->   "%underflow_not_4_2 = or i1 %tmp62, %carry_4_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_2 = select i1 %brmerge_i_i_4_2, i26 33554431, i26 %p_Val2_13_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_2)   --->   "%p_Val2_13_4_2_114 = select i1 %underflow_4_2, i26 -33554432, i26 %p_Val2_13_4_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 727 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_2 = select i1 %underflow_not_4_2, i26 %p_Val2_13_mux_4_2, i26 %p_Val2_13_4_2_114" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 728 [2/2] (0.67ns)   --->   "%WEIGHT1_4_3_V_load = load i8* %WEIGHT1_4_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 729 [2/2] (0.67ns)   --->   "%WEIGHT1_4_4_V_load = load i8* %WEIGHT1_4_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 730 [2/2] (0.67ns)   --->   "%WEIGHT1_4_5_V_load = load i8* %WEIGHT1_4_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 731 [2/2] (0.67ns)   --->   "%WEIGHT1_4_6_V_load = load i8* %WEIGHT1_4_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 732 [1/2] (0.67ns)   --->   "%WEIGHT1_5_0_V_load = load i8* %WEIGHT1_5_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i8 %WEIGHT1_5_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 734 [1/1] (2.53ns)   --->   "%p_Val2_5 = mul nsw i34 %OP1_V_5, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5)   --->   "%p_Val2_12_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5)   --->   "%tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5)   --->   "%tmp_490 = trunc i34 %p_Val2_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5)   --->   "%tmp_194 = or i1 %tmp_490, %tmp_488" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5)   --->   "%tmp_195 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5)   --->   "%tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_195, i1 %tmp_194)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 743 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5 = icmp ne i6 %tmp_196, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5)   --->   "%qb_assign_5 = and i1 %tmp_95_5, %tmp_487" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5)   --->   "%tmp_96_5 = zext i1 %qb_assign_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 746 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5 = add i26 %tmp_96_5, %p_Val2_12_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5)   --->   "%tmp_98_5 = xor i1 %tmp_491, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5 = and i1 %tmp_489, %tmp_98_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.42ns)   --->   "%tmp_100_5 = xor i1 %tmp_487, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_5)   --->   "%deleted_ones_5 = select i1 %carry_4_5, i1 %tmp_100_5, i1 %tmp_487" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%p_Result_27_5_not = xor i1 %tmp_489, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%tmp_101_5 = or i1 %tmp_491, %p_Result_27_5_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5)   --->   "%p_not_i_5 = xor i1 %tmp_487, %carry_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5)   --->   "%brmerge_i_5 = or i1 %tmp_491, %p_not_i_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5)   --->   "%overflow_5 = and i1 %brmerge_i_5, %tmp_100_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 757 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_5 = and i1 %tmp_491, %deleted_ones_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%tmp71 = xor i1 %brmerge40_demorgan_i_5, %tmp_101_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 759 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %tmp71, %tmp_487" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5)   --->   "%brmerge_i_i_5 = or i1 %underflow_5, %overflow_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%tmp72 = or i1 %brmerge40_demorgan_i_5, %tmp_100_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%underflow_not_5 = or i1 %tmp72, %carry_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 763 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5 = select i1 %brmerge_i_i_5, i26 33554431, i26 %p_Val2_13_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%p_Val2_13_5_124 = select i1 %underflow_5, i26 -33554432, i26 %p_Val2_13_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5 = select i1 %underflow_not_5, i26 %p_Val2_13_mux_5, i26 %p_Val2_13_5_124" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 766 [2/2] (1.23ns)   --->   "%OFM_5_V_load = load i26* %OFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 767 [1/2] (0.67ns)   --->   "%WEIGHT1_5_1_V_load = load i8* %WEIGHT1_5_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%OP1_V_5_1 = sext i8 %WEIGHT1_5_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 769 [1/1] (2.53ns)   --->   "%p_Val2_5_1 = mul nsw i34 %OP1_V_5_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_1)   --->   "%p_Val2_12_5_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_1)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_1)   --->   "%tmp_497 = trunc i34 %p_Val2_5_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_1)   --->   "%tmp_198 = or i1 %tmp_497, %tmp_495" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_1)   --->   "%tmp_199 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_1)   --->   "%tmp_200 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_199, i1 %tmp_198)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 778 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_1 = icmp ne i6 %tmp_200, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_1)   --->   "%qb_assign_5_1 = and i1 %tmp_95_5_1, %tmp_494" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_1)   --->   "%tmp_96_5_1 = zext i1 %qb_assign_5_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 781 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_1 = add i26 %tmp_96_5_1, %p_Val2_12_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_1)   --->   "%tmp_98_5_1 = xor i1 %tmp_498, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_1 = and i1 %tmp_496, %tmp_98_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.42ns)   --->   "%tmp_100_5_1 = xor i1 %tmp_494, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_37)   --->   "%deleted_ones_5_1 = select i1 %carry_4_5_1, i1 %tmp_100_5_1, i1 %tmp_494" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_1)   --->   "%p_Result_27_5_1_no = xor i1 %tmp_496, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_1)   --->   "%tmp_101_5_1 = or i1 %tmp_498, %p_Result_27_5_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_1)   --->   "%p_not_i_5_1 = xor i1 %tmp_494, %carry_4_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_1)   --->   "%brmerge_i_5_1 = or i1 %tmp_498, %p_not_i_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_1)   --->   "%overflow_5_1 = and i1 %brmerge_i_5_1, %tmp_100_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 792 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_37 = and i1 %tmp_498, %deleted_ones_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_1)   --->   "%tmp73 = xor i1 %brmerge40_demorgan_i_37, %tmp_101_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 794 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_1 = and i1 %tmp73, %tmp_494" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_1)   --->   "%brmerge_i_i_5_1 = or i1 %underflow_5_1, %overflow_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_1)   --->   "%tmp74 = or i1 %brmerge40_demorgan_i_37, %tmp_100_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_1)   --->   "%underflow_not_5_1 = or i1 %tmp74, %carry_4_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 798 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_1 = select i1 %brmerge_i_i_5_1, i26 33554431, i26 %p_Val2_13_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_1)   --->   "%p_Val2_13_5_1_126 = select i1 %underflow_5_1, i26 -33554432, i26 %p_Val2_13_5_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_1 = select i1 %underflow_not_5_1, i26 %p_Val2_13_mux_5_1, i26 %p_Val2_13_5_1_126" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 801 [1/2] (0.67ns)   --->   "%WEIGHT1_5_2_V_load = load i8* %WEIGHT1_5_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%OP1_V_5_2 = sext i8 %WEIGHT1_5_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 803 [1/1] (2.53ns)   --->   "%p_Val2_5_2 = mul nsw i34 %OP1_V_5_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_2)   --->   "%p_Val2_12_5_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_2)   --->   "%tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_2)   --->   "%tmp_504 = trunc i34 %p_Val2_5_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_2)   --->   "%tmp_202 = or i1 %tmp_504, %tmp_502" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_2)   --->   "%tmp_203 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_2)   --->   "%tmp_204 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_203, i1 %tmp_202)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 812 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_2 = icmp ne i6 %tmp_204, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_2)   --->   "%qb_assign_5_2 = and i1 %tmp_95_5_2, %tmp_501" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_2)   --->   "%tmp_96_5_2 = zext i1 %qb_assign_5_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 815 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_2 = add i26 %tmp_96_5_2, %p_Val2_12_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_2)   --->   "%tmp_98_5_2 = xor i1 %tmp_505, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 818 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_2 = and i1 %tmp_503, %tmp_98_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.42ns)   --->   "%tmp_100_5_2 = xor i1 %tmp_501, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_38)   --->   "%deleted_ones_5_2 = select i1 %carry_4_5_2, i1 %tmp_100_5_2, i1 %tmp_501" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_2)   --->   "%p_Result_27_5_2_no = xor i1 %tmp_503, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_2)   --->   "%tmp_101_5_2 = or i1 %tmp_505, %p_Result_27_5_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_2)   --->   "%p_not_i_5_2 = xor i1 %tmp_501, %carry_4_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_2)   --->   "%brmerge_i_5_2 = or i1 %tmp_505, %p_not_i_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_2)   --->   "%overflow_5_2 = and i1 %brmerge_i_5_2, %tmp_100_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 826 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_38 = and i1 %tmp_505, %deleted_ones_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_2)   --->   "%tmp75 = xor i1 %brmerge40_demorgan_i_38, %tmp_101_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 828 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_2 = and i1 %tmp75, %tmp_501" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_2)   --->   "%brmerge_i_i_5_2 = or i1 %underflow_5_2, %overflow_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_2)   --->   "%tmp76 = or i1 %brmerge40_demorgan_i_38, %tmp_100_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_2)   --->   "%underflow_not_5_2 = or i1 %tmp76, %carry_4_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 832 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_2 = select i1 %brmerge_i_i_5_2, i26 33554431, i26 %p_Val2_13_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_2)   --->   "%p_Val2_13_5_2_128 = select i1 %underflow_5_2, i26 -33554432, i26 %p_Val2_13_5_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 834 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_2 = select i1 %underflow_not_5_2, i26 %p_Val2_13_mux_5_2, i26 %p_Val2_13_5_2_128" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 835 [2/2] (0.67ns)   --->   "%WEIGHT1_5_3_V_load = load i8* %WEIGHT1_5_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 836 [2/2] (0.67ns)   --->   "%WEIGHT1_5_4_V_load = load i8* %WEIGHT1_5_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 837 [2/2] (0.67ns)   --->   "%WEIGHT1_5_5_V_load = load i8* %WEIGHT1_5_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 838 [2/2] (0.67ns)   --->   "%WEIGHT1_5_6_V_load = load i8* %WEIGHT1_5_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 839 [1/2] (0.67ns)   --->   "%WEIGHT1_6_0_V_load = load i8* %WEIGHT1_6_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i8 %WEIGHT1_6_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 841 [1/1] (2.53ns)   --->   "%p_Val2_6 = mul nsw i34 %OP1_V_6, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6)   --->   "%p_Val2_12_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6)   --->   "%tmp_539 = trunc i34 %p_Val2_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6)   --->   "%tmp_222 = or i1 %tmp_539, %tmp_537" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6)   --->   "%tmp_223 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6)   --->   "%tmp_224 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_223, i1 %tmp_222)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 850 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6 = icmp ne i6 %tmp_224, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6)   --->   "%qb_assign_6 = and i1 %tmp_95_6, %tmp_536" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6)   --->   "%tmp_96_6 = zext i1 %qb_assign_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 853 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6 = add i26 %tmp_96_6, %p_Val2_12_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6)   --->   "%tmp_98_6 = xor i1 %tmp_540, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6 = and i1 %tmp_538, %tmp_98_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.42ns)   --->   "%tmp_100_6 = xor i1 %tmp_536, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_6)   --->   "%deleted_ones_6 = select i1 %carry_4_6, i1 %tmp_100_6, i1 %tmp_536" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%p_Result_27_6_not = xor i1 %tmp_538, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%tmp_101_6 = or i1 %tmp_540, %p_Result_27_6_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6)   --->   "%p_not_i_6 = xor i1 %tmp_536, %carry_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6)   --->   "%brmerge_i_6 = or i1 %tmp_540, %p_not_i_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6)   --->   "%overflow_6 = and i1 %brmerge_i_6, %tmp_100_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_6 = and i1 %tmp_540, %deleted_ones_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%tmp85 = xor i1 %brmerge40_demorgan_i_6, %tmp_101_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 866 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %tmp85, %tmp_536" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6)   --->   "%brmerge_i_i_6 = or i1 %underflow_6, %overflow_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6)   --->   "%tmp86 = or i1 %brmerge40_demorgan_i_6, %tmp_100_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6)   --->   "%underflow_not_6 = or i1 %tmp86, %carry_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6 = select i1 %brmerge_i_i_6, i26 33554431, i26 %p_Val2_13_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6)   --->   "%p_Val2_13_6_138 = select i1 %underflow_6, i26 -33554432, i26 %p_Val2_13_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6 = select i1 %underflow_not_6, i26 %p_Val2_13_mux_6, i26 %p_Val2_13_6_138" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 873 [2/2] (1.23ns)   --->   "%OFM_6_V_load = load i26* %OFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 874 [1/2] (0.67ns)   --->   "%WEIGHT1_6_1_V_load = load i8* %WEIGHT1_6_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "%OP1_V_6_1 = sext i8 %WEIGHT1_6_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 876 [1/1] (2.53ns)   --->   "%p_Val2_6_1 = mul nsw i34 %OP1_V_6_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_1)   --->   "%p_Val2_12_6_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_1)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_1)   --->   "%tmp_546 = trunc i34 %p_Val2_6_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_1)   --->   "%tmp_226 = or i1 %tmp_546, %tmp_544" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_1)   --->   "%tmp_227 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_1)   --->   "%tmp_228 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_227, i1 %tmp_226)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 885 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_1 = icmp ne i6 %tmp_228, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_1)   --->   "%qb_assign_6_1 = and i1 %tmp_95_6_1, %tmp_543" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_1)   --->   "%tmp_96_6_1 = zext i1 %qb_assign_6_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 888 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_1 = add i26 %tmp_96_6_1, %p_Val2_12_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_1)   --->   "%tmp_98_6_1 = xor i1 %tmp_547, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_1 = and i1 %tmp_545, %tmp_98_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/1] (0.42ns)   --->   "%tmp_100_6_1 = xor i1 %tmp_543, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_43)   --->   "%deleted_ones_6_1 = select i1 %carry_4_6_1, i1 %tmp_100_6_1, i1 %tmp_543" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_1)   --->   "%p_Result_27_6_1_no = xor i1 %tmp_545, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_1)   --->   "%tmp_101_6_1 = or i1 %tmp_547, %p_Result_27_6_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_1)   --->   "%p_not_i_6_1 = xor i1 %tmp_543, %carry_4_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_1)   --->   "%brmerge_i_6_1 = or i1 %tmp_547, %p_not_i_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_1)   --->   "%overflow_6_1 = and i1 %brmerge_i_6_1, %tmp_100_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_43 = and i1 %tmp_547, %deleted_ones_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_1)   --->   "%tmp87 = xor i1 %brmerge40_demorgan_i_43, %tmp_101_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_1 = and i1 %tmp87, %tmp_543" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_1)   --->   "%brmerge_i_i_6_1 = or i1 %underflow_6_1, %overflow_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_1)   --->   "%tmp88 = or i1 %brmerge40_demorgan_i_43, %tmp_100_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_1)   --->   "%underflow_not_6_1 = or i1 %tmp88, %carry_4_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_1 = select i1 %brmerge_i_i_6_1, i26 33554431, i26 %p_Val2_13_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_1)   --->   "%p_Val2_13_6_1_140 = select i1 %underflow_6_1, i26 -33554432, i26 %p_Val2_13_6_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 907 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_1 = select i1 %underflow_not_6_1, i26 %p_Val2_13_mux_6_1, i26 %p_Val2_13_6_1_140" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 908 [1/2] (0.67ns)   --->   "%WEIGHT1_6_2_V_load = load i8* %WEIGHT1_6_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%OP1_V_6_2 = sext i8 %WEIGHT1_6_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 910 [1/1] (2.53ns)   --->   "%p_Val2_6_2 = mul nsw i34 %OP1_V_6_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_2)   --->   "%p_Val2_12_6_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_2)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_2)   --->   "%tmp_553 = trunc i34 %p_Val2_6_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_2)   --->   "%tmp_230 = or i1 %tmp_553, %tmp_551" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_2)   --->   "%tmp_231 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_2)   --->   "%tmp_232 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_231, i1 %tmp_230)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 919 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_2 = icmp ne i6 %tmp_232, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_2)   --->   "%qb_assign_6_2 = and i1 %tmp_95_6_2, %tmp_550" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_2)   --->   "%tmp_96_6_2 = zext i1 %qb_assign_6_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 922 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_2 = add i26 %tmp_96_6_2, %p_Val2_12_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_2)   --->   "%tmp_98_6_2 = xor i1 %tmp_554, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_2 = and i1 %tmp_552, %tmp_98_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [1/1] (0.42ns)   --->   "%tmp_100_6_2 = xor i1 %tmp_550, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_44)   --->   "%deleted_ones_6_2 = select i1 %carry_4_6_2, i1 %tmp_100_6_2, i1 %tmp_550" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_2)   --->   "%p_Result_27_6_2_no = xor i1 %tmp_552, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_2)   --->   "%tmp_101_6_2 = or i1 %tmp_554, %p_Result_27_6_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_2)   --->   "%p_not_i_6_2 = xor i1 %tmp_550, %carry_4_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_2)   --->   "%brmerge_i_6_2 = or i1 %tmp_554, %p_not_i_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_2)   --->   "%overflow_6_2 = and i1 %brmerge_i_6_2, %tmp_100_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_44 = and i1 %tmp_554, %deleted_ones_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_2)   --->   "%tmp89 = xor i1 %brmerge40_demorgan_i_44, %tmp_101_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 935 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_2 = and i1 %tmp89, %tmp_550" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_2)   --->   "%brmerge_i_i_6_2 = or i1 %underflow_6_2, %overflow_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_2)   --->   "%tmp90 = or i1 %brmerge40_demorgan_i_44, %tmp_100_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_2)   --->   "%underflow_not_6_2 = or i1 %tmp90, %carry_4_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_2 = select i1 %brmerge_i_i_6_2, i26 33554431, i26 %p_Val2_13_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_2)   --->   "%p_Val2_13_6_2_142 = select i1 %underflow_6_2, i26 -33554432, i26 %p_Val2_13_6_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 941 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_2 = select i1 %underflow_not_6_2, i26 %p_Val2_13_mux_6_2, i26 %p_Val2_13_6_2_142" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 942 [2/2] (0.67ns)   --->   "%WEIGHT1_6_3_V_load = load i8* %WEIGHT1_6_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 943 [2/2] (0.67ns)   --->   "%WEIGHT1_6_4_V_load = load i8* %WEIGHT1_6_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 944 [2/2] (0.67ns)   --->   "%WEIGHT1_6_5_V_load = load i8* %WEIGHT1_6_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 945 [2/2] (0.67ns)   --->   "%WEIGHT1_6_6_V_load = load i8* %WEIGHT1_6_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 946 [1/2] (0.67ns)   --->   "%WEIGHT1_7_0_V_load = load i8* %WEIGHT1_7_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i8 %WEIGHT1_7_0_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 948 [1/1] (2.53ns)   --->   "%p_Val2_7 = mul nsw i34 %OP1_V_7, %OP2_V" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7)   --->   "%p_Val2_12_7 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7)   --->   "%tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7)   --->   "%tmp_588 = trunc i34 %p_Val2_7 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7)   --->   "%tmp_250 = or i1 %tmp_588, %tmp_586" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7)   --->   "%tmp_251 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7)   --->   "%tmp_252 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_251, i1 %tmp_250)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 957 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7 = icmp ne i6 %tmp_252, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7)   --->   "%qb_assign_7 = and i1 %tmp_95_7, %tmp_585" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7)   --->   "%tmp_96_7 = zext i1 %qb_assign_7 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 960 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7 = add i26 %tmp_96_7, %p_Val2_12_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7)   --->   "%tmp_98_7 = xor i1 %tmp_589, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 963 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7 = and i1 %tmp_587, %tmp_98_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.42ns)   --->   "%tmp_100_7 = xor i1 %tmp_585, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_7)   --->   "%deleted_ones_7 = select i1 %carry_4_7, i1 %tmp_100_7, i1 %tmp_585" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%p_Result_27_7_not = xor i1 %tmp_587, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%tmp_101_7 = or i1 %tmp_589, %p_Result_27_7_not" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7)   --->   "%p_not_i_7 = xor i1 %tmp_585, %carry_4_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7)   --->   "%brmerge_i_7 = or i1 %tmp_589, %p_not_i_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7)   --->   "%overflow_7 = and i1 %brmerge_i_7, %tmp_100_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 971 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_7 = and i1 %tmp_589, %deleted_ones_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%tmp99 = xor i1 %brmerge40_demorgan_i_7, %tmp_101_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %tmp99, %tmp_585" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7)   --->   "%brmerge_i_i_7 = or i1 %underflow_7, %overflow_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7)   --->   "%tmp100 = or i1 %brmerge40_demorgan_i_7, %tmp_100_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7)   --->   "%underflow_not_7 = or i1 %tmp100, %carry_4_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 977 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7 = select i1 %brmerge_i_i_7, i26 33554431, i26 %p_Val2_13_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7)   --->   "%p_Val2_13_7_152 = select i1 %underflow_7, i26 -33554432, i26 %p_Val2_13_7" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 979 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7 = select i1 %underflow_not_7, i26 %p_Val2_13_mux_7, i26 %p_Val2_13_7_152" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 980 [2/2] (1.23ns)   --->   "%OFM_7_V_load = load i26* %OFM_7_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_5 : Operation 981 [1/2] (0.67ns)   --->   "%WEIGHT1_7_1_V_load = load i8* %WEIGHT1_7_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 982 [1/1] (0.00ns)   --->   "%OP1_V_7_1 = sext i8 %WEIGHT1_7_1_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 983 [1/1] (2.53ns)   --->   "%p_Val2_7_1 = mul nsw i34 %OP1_V_7_1, %OP2_V_0_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_1)   --->   "%p_Val2_12_7_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_1, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_1)   --->   "%tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_1)   --->   "%tmp_595 = trunc i34 %p_Val2_7_1 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_1)   --->   "%tmp_254 = or i1 %tmp_595, %tmp_593" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_1)   --->   "%tmp_255 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_1, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_1)   --->   "%tmp_256 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_255, i1 %tmp_254)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 992 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_1 = icmp ne i6 %tmp_256, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_1)   --->   "%qb_assign_7_1 = and i1 %tmp_95_7_1, %tmp_592" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_1)   --->   "%tmp_96_7_1 = zext i1 %qb_assign_7_1 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 995 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_1 = add i26 %tmp_96_7_1, %p_Val2_12_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_1, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_1)   --->   "%tmp_98_7_1 = xor i1 %tmp_596, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 998 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_1 = and i1 %tmp_594, %tmp_98_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 999 [1/1] (0.42ns)   --->   "%tmp_100_7_1 = xor i1 %tmp_592, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_49)   --->   "%deleted_ones_7_1 = select i1 %carry_4_7_1, i1 %tmp_100_7_1, i1 %tmp_592" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_1)   --->   "%p_Result_27_7_1_no = xor i1 %tmp_594, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_1)   --->   "%tmp_101_7_1 = or i1 %tmp_596, %p_Result_27_7_1_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_1)   --->   "%p_not_i_7_1 = xor i1 %tmp_592, %carry_4_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_1)   --->   "%brmerge_i_7_1 = or i1 %tmp_596, %p_not_i_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_1)   --->   "%overflow_7_1 = and i1 %brmerge_i_7_1, %tmp_100_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_49 = and i1 %tmp_596, %deleted_ones_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_1)   --->   "%tmp101 = xor i1 %brmerge40_demorgan_i_49, %tmp_101_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_1 = and i1 %tmp101, %tmp_592" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_1)   --->   "%brmerge_i_i_7_1 = or i1 %underflow_7_1, %overflow_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_1)   --->   "%tmp102 = or i1 %brmerge40_demorgan_i_49, %tmp_100_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_1)   --->   "%underflow_not_7_1 = or i1 %tmp102, %carry_4_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_1 = select i1 %brmerge_i_i_7_1, i26 33554431, i26 %p_Val2_13_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_1)   --->   "%p_Val2_13_7_1_154 = select i1 %underflow_7_1, i26 -33554432, i26 %p_Val2_13_7_1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1014 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_1 = select i1 %underflow_not_7_1, i26 %p_Val2_13_mux_7_1, i26 %p_Val2_13_7_1_154" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1015 [1/2] (0.67ns)   --->   "%WEIGHT1_7_2_V_load = load i8* %WEIGHT1_7_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%OP1_V_7_2 = sext i8 %WEIGHT1_7_2_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1017 [1/1] (2.53ns)   --->   "%p_Val2_7_2 = mul nsw i34 %OP1_V_7_2, %OP2_V_0_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_2)   --->   "%p_Val2_12_7_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_2, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_2)   --->   "%tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_2)   --->   "%tmp_602 = trunc i34 %p_Val2_7_2 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_2)   --->   "%tmp_258 = or i1 %tmp_602, %tmp_600" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_2)   --->   "%tmp_259 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_2, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_2)   --->   "%tmp_260 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_259, i1 %tmp_258)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1026 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_2 = icmp ne i6 %tmp_260, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_2)   --->   "%qb_assign_7_2 = and i1 %tmp_95_7_2, %tmp_599" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_2)   --->   "%tmp_96_7_2 = zext i1 %qb_assign_7_2 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1029 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_2 = add i26 %tmp_96_7_2, %p_Val2_12_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_2, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_5 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_2)   --->   "%tmp_98_7_2 = xor i1 %tmp_603, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1032 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_2 = and i1 %tmp_601, %tmp_98_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1033 [1/1] (0.42ns)   --->   "%tmp_100_7_2 = xor i1 %tmp_599, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_50)   --->   "%deleted_ones_7_2 = select i1 %carry_4_7_2, i1 %tmp_100_7_2, i1 %tmp_599" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_2)   --->   "%p_Result_27_7_2_no = xor i1 %tmp_601, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_2)   --->   "%tmp_101_7_2 = or i1 %tmp_603, %p_Result_27_7_2_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_2)   --->   "%p_not_i_7_2 = xor i1 %tmp_599, %carry_4_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_2)   --->   "%brmerge_i_7_2 = or i1 %tmp_603, %p_not_i_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_2)   --->   "%overflow_7_2 = and i1 %brmerge_i_7_2, %tmp_100_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1040 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_50 = and i1 %tmp_603, %deleted_ones_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_2)   --->   "%tmp103 = xor i1 %brmerge40_demorgan_i_50, %tmp_101_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1042 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_2 = and i1 %tmp103, %tmp_599" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_2)   --->   "%brmerge_i_i_7_2 = or i1 %underflow_7_2, %overflow_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_2)   --->   "%tmp104 = or i1 %brmerge40_demorgan_i_50, %tmp_100_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_2)   --->   "%underflow_not_7_2 = or i1 %tmp104, %carry_4_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1046 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_2 = select i1 %brmerge_i_i_7_2, i26 33554431, i26 %p_Val2_13_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_2)   --->   "%p_Val2_13_7_2_156 = select i1 %underflow_7_2, i26 -33554432, i26 %p_Val2_13_7_2" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1048 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_2 = select i1 %underflow_not_7_2, i26 %p_Val2_13_mux_7_2, i26 %p_Val2_13_7_2_156" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1049 [2/2] (0.67ns)   --->   "%WEIGHT1_7_3_V_load = load i8* %WEIGHT1_7_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 1050 [2/2] (0.67ns)   --->   "%WEIGHT1_7_4_V_load = load i8* %WEIGHT1_7_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 1051 [2/2] (0.67ns)   --->   "%WEIGHT1_7_5_V_load = load i8* %WEIGHT1_7_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_5 : Operation 1052 [2/2] (0.67ns)   --->   "%WEIGHT1_7_6_V_load = load i8* %WEIGHT1_7_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>

 <State 6> : 8.75ns
ST_6 : Operation 1053 [1/2] (1.23ns)   --->   "%OFM_0_V_load = load i26* %OFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_145 = sext i26 %OFM_0_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_149 = sext i26 %p_Val2_9 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1056 [1/1] (0.95ns)   --->   "%p_Val2_10 = add i27 %tmp_149, %tmp_145" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_10, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1058 [1/1] (0.95ns)   --->   "%p_Val2_11 = add i26 %p_Val2_9, %OFM_0_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_11, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_161 = xor i1 %tmp_157, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%underflow_3 = and i1 %tmp_153, %tmp_161" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_1)   --->   "%brmerge_i_i3 = xor i1 %tmp_153, %tmp_157" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_1)   --->   "%isneg_not = xor i1 %tmp_153, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_1)   --->   "%brmerge8 = or i1 %tmp_157, %isneg_not" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_1)   --->   "%p_Val2_17_mux = select i1 %brmerge_i_i3, i26 33554431, i26 %p_Val2_11" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1066 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_1 = select i1 %underflow_3, i26 -33554432, i26 %p_Val2_11" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_1 = select i1 %brmerge8, i26 %p_Val2_17_mux, i26 %p_Val2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_103_0_1 = sext i26 %p_Val2_14_0_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_104_0_1 = sext i26 %p_Val2_15_0_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1070 [1/1] (0.95ns)   --->   "%p_Val2_16_0_1 = add i27 %tmp_104_0_1, %tmp_103_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1072 [1/1] (0.95ns)   --->   "%p_Val2_17_0_1 = add i26 %p_Val2_14_0_1, %p_Val2_15_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_1_56)   --->   "%tmp_108_0_1 = xor i1 %tmp_189, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_1_56)   --->   "%underflow_3_0_1 = and i1 %tmp_185, %tmp_108_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_2)   --->   "%brmerge_i_i3_0_1 = xor i1 %tmp_185, %tmp_189" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_2)   --->   "%isneg_not_0_1 = xor i1 %tmp_185, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_2)   --->   "%brmerge8_0_1 = or i1 %tmp_189, %isneg_not_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_2)   --->   "%p_Val2_17_mux_0_1 = select i1 %brmerge_i_i3_0_1, i26 33554431, i26 %p_Val2_17_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1080 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_1_56 = select i1 %underflow_3_0_1, i26 -33554432, i26 %p_Val2_17_0_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_2 = select i1 %brmerge8_0_1, i26 %p_Val2_17_mux_0_1, i26 %p_Val2_17_0_1_56" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_103_0_2 = sext i26 %p_Val2_14_0_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_104_0_2 = sext i26 %p_Val2_15_0_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1084 [1/1] (0.95ns)   --->   "%p_Val2_16_0_2 = add i27 %tmp_104_0_2, %tmp_103_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1086 [1/1] (0.95ns)   --->   "%p_Val2_17_0_2 = add i26 %p_Val2_14_0_2, %p_Val2_15_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_2_58)   --->   "%tmp_108_0_2 = xor i1 %tmp_217, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_2_58)   --->   "%underflow_3_0_2 = and i1 %tmp_213, %tmp_108_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_3)   --->   "%brmerge_i_i3_0_2 = xor i1 %tmp_213, %tmp_217" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_3)   --->   "%isneg_not_0_2 = xor i1 %tmp_213, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_3)   --->   "%brmerge8_0_2 = or i1 %tmp_217, %isneg_not_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_3)   --->   "%p_Val2_17_mux_0_2 = select i1 %brmerge_i_i3_0_2, i26 33554431, i26 %p_Val2_17_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1094 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_2_58 = select i1 %underflow_3_0_2, i26 -33554432, i26 %p_Val2_17_0_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_3 = select i1 %brmerge8_0_2, i26 %p_Val2_17_mux_0_2, i26 %p_Val2_17_0_2_58" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1096 [1/2] (0.67ns)   --->   "%WEIGHT1_0_3_V_load = load i8* %WEIGHT1_0_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1097 [1/1] (0.00ns)   --->   "%OP1_V_0_3 = sext i8 %WEIGHT1_0_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1098 [1/2] (1.23ns)   --->   "%IFM_3_V_load = load i26* %IFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1099 [1/1] (0.00ns)   --->   "%OP2_V_0_3 = sext i26 %IFM_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1100 [1/1] (2.53ns)   --->   "%p_Val2_0_3 = mul nsw i34 %OP1_V_0_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_3)   --->   "%p_Val2_12_0_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_3)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_3)   --->   "%tmp_233 = trunc i34 %p_Val2_0_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_3)   --->   "%tmp_66 = or i1 %tmp_233, %tmp_225" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_3)   --->   "%tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_3)   --->   "%tmp_68 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_67, i1 %tmp_66)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1109 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_3 = icmp ne i6 %tmp_68, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_3)   --->   "%qb_assign_0_3 = and i1 %tmp_95_0_3, %tmp_221" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_3)   --->   "%tmp_96_0_3 = zext i1 %qb_assign_0_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1112 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_3 = add i26 %tmp_96_0_3, %p_Val2_12_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_3)   --->   "%tmp_98_0_3 = xor i1 %tmp_237, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_3 = and i1 %tmp_229, %tmp_98_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [1/1] (0.42ns)   --->   "%tmp_100_0_3 = xor i1 %tmp_221, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_55)   --->   "%deleted_ones_0_3 = select i1 %carry_4_0_3, i1 %tmp_100_0_3, i1 %tmp_221" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_3)   --->   "%p_Result_27_0_3_no = xor i1 %tmp_229, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_3)   --->   "%tmp_101_0_3 = or i1 %tmp_237, %p_Result_27_0_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_3)   --->   "%p_not_i_0_3 = xor i1 %tmp_221, %carry_4_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_3)   --->   "%brmerge_i_0_3 = or i1 %tmp_237, %p_not_i_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_3)   --->   "%overflow_0_3 = and i1 %brmerge_i_0_3, %tmp_100_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1123 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_55 = and i1 %tmp_237, %deleted_ones_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_3)   --->   "%tmp7 = xor i1 %brmerge40_demorgan_i_55, %tmp_101_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_3 = and i1 %tmp7, %tmp_221" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_3)   --->   "%brmerge_i_i_0_3 = or i1 %underflow_0_3, %overflow_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_3)   --->   "%tmp8 = or i1 %brmerge40_demorgan_i_55, %tmp_100_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_3)   --->   "%underflow_not_0_3 = or i1 %tmp8, %carry_4_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_3 = select i1 %brmerge_i_i_0_3, i26 33554431, i26 %p_Val2_13_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_3)   --->   "%p_Val2_13_0_3_59 = select i1 %underflow_0_3, i26 -33554432, i26 %p_Val2_13_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1131 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_3 = select i1 %underflow_not_0_3, i26 %p_Val2_13_mux_0_3, i26 %p_Val2_13_0_3_59" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_103_0_3 = sext i26 %p_Val2_14_0_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_104_0_3 = sext i26 %p_Val2_15_0_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1134 [1/1] (0.95ns)   --->   "%p_Val2_16_0_3 = add i27 %tmp_104_0_3, %tmp_103_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1136 [1/1] (0.95ns)   --->   "%p_Val2_17_0_3 = add i26 %p_Val2_14_0_3, %p_Val2_15_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1138 [1/2] (0.67ns)   --->   "%WEIGHT1_0_4_V_load = load i8* %WEIGHT1_0_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1139 [1/1] (0.00ns)   --->   "%OP1_V_0_4 = sext i8 %WEIGHT1_0_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1140 [1/2] (1.23ns)   --->   "%IFM_4_V_load = load i26* %IFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1141 [1/1] (0.00ns)   --->   "%OP2_V_0_4 = sext i26 %IFM_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1142 [1/1] (2.53ns)   --->   "%p_Val2_0_4 = mul nsw i34 %OP1_V_0_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_4)   --->   "%p_Val2_12_0_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_4)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_4)   --->   "%tmp_261 = trunc i34 %p_Val2_0_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_4)   --->   "%tmp_70 = or i1 %tmp_261, %tmp_253" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_4)   --->   "%tmp_71 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_4)   --->   "%tmp_72 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_71, i1 %tmp_70)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1151 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_4 = icmp ne i6 %tmp_72, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_4)   --->   "%qb_assign_0_4 = and i1 %tmp_95_0_4, %tmp_249" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_4)   --->   "%tmp_96_0_4 = zext i1 %qb_assign_0_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1154 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_4 = add i26 %tmp_96_0_4, %p_Val2_12_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_4)   --->   "%tmp_98_0_4 = xor i1 %tmp_265, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1157 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_4 = and i1 %tmp_257, %tmp_98_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1158 [1/1] (0.42ns)   --->   "%tmp_100_0_4 = xor i1 %tmp_249, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_10)   --->   "%deleted_ones_0_4 = select i1 %carry_4_0_4, i1 %tmp_100_0_4, i1 %tmp_249" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_4)   --->   "%p_Result_27_0_4_no = xor i1 %tmp_257, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_4)   --->   "%tmp_101_0_4 = or i1 %tmp_265, %p_Result_27_0_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_4)   --->   "%p_not_i_0_4 = xor i1 %tmp_249, %carry_4_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_4)   --->   "%brmerge_i_0_4 = or i1 %tmp_265, %p_not_i_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_4)   --->   "%overflow_0_4 = and i1 %brmerge_i_0_4, %tmp_100_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1165 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_10 = and i1 %tmp_265, %deleted_ones_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_4)   --->   "%tmp9 = xor i1 %brmerge40_demorgan_i_10, %tmp_101_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1167 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_4 = and i1 %tmp9, %tmp_249" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_4)   --->   "%brmerge_i_i_0_4 = or i1 %underflow_0_4, %overflow_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_4)   --->   "%tmp10 = or i1 %brmerge40_demorgan_i_10, %tmp_100_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_4)   --->   "%underflow_not_0_4 = or i1 %tmp10, %carry_4_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1171 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_4 = select i1 %brmerge_i_i_0_4, i26 33554431, i26 %p_Val2_13_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_4)   --->   "%p_Val2_13_0_4_61 = select i1 %underflow_0_4, i26 -33554432, i26 %p_Val2_13_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1173 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_4 = select i1 %underflow_not_0_4, i26 %p_Val2_13_mux_0_4, i26 %p_Val2_13_0_4_61" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1174 [1/2] (0.67ns)   --->   "%WEIGHT1_0_5_V_load = load i8* %WEIGHT1_0_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1175 [1/1] (0.00ns)   --->   "%OP1_V_0_5 = sext i8 %WEIGHT1_0_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1176 [1/2] (1.23ns)   --->   "%IFM_5_V_load = load i26* %IFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1177 [1/1] (0.00ns)   --->   "%OP2_V_0_5 = sext i26 %IFM_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1178 [1/1] (2.53ns)   --->   "%p_Val2_0_5 = mul nsw i34 %OP1_V_0_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_5)   --->   "%p_Val2_12_0_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_5)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_5)   --->   "%tmp_280 = trunc i34 %p_Val2_0_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_5)   --->   "%tmp_74 = or i1 %tmp_280, %tmp_278" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_5)   --->   "%tmp_75 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_5)   --->   "%tmp_76 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_75, i1 %tmp_74)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1187 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_5 = icmp ne i6 %tmp_76, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_5)   --->   "%qb_assign_0_5 = and i1 %tmp_95_0_5, %tmp_277" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_5)   --->   "%tmp_96_0_5 = zext i1 %qb_assign_0_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1190 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_5 = add i26 %tmp_96_0_5, %p_Val2_12_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_5)   --->   "%tmp_98_0_5 = xor i1 %tmp_281, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1193 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_5 = and i1 %tmp_279, %tmp_98_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1194 [1/1] (0.42ns)   --->   "%tmp_100_0_5 = xor i1 %tmp_277, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_11)   --->   "%deleted_ones_0_5 = select i1 %carry_4_0_5, i1 %tmp_100_0_5, i1 %tmp_277" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_5)   --->   "%p_Result_27_0_5_no = xor i1 %tmp_279, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_5)   --->   "%tmp_101_0_5 = or i1 %tmp_281, %p_Result_27_0_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_5)   --->   "%p_not_i_0_5 = xor i1 %tmp_277, %carry_4_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_5)   --->   "%brmerge_i_0_5 = or i1 %tmp_281, %p_not_i_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_5)   --->   "%overflow_0_5 = and i1 %brmerge_i_0_5, %tmp_100_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1201 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_11 = and i1 %tmp_281, %deleted_ones_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_5)   --->   "%tmp11 = xor i1 %brmerge40_demorgan_i_11, %tmp_101_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1203 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_5 = and i1 %tmp11, %tmp_277" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_5)   --->   "%brmerge_i_i_0_5 = or i1 %underflow_0_5, %overflow_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_5)   --->   "%tmp12 = or i1 %brmerge40_demorgan_i_11, %tmp_100_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_5)   --->   "%underflow_not_0_5 = or i1 %tmp12, %carry_4_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1207 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_5 = select i1 %brmerge_i_i_0_5, i26 33554431, i26 %p_Val2_13_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_5)   --->   "%p_Val2_13_0_5_63 = select i1 %underflow_0_5, i26 -33554432, i26 %p_Val2_13_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1209 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_5 = select i1 %underflow_not_0_5, i26 %p_Val2_13_mux_0_5, i26 %p_Val2_13_0_5_63" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1210 [1/2] (0.67ns)   --->   "%WEIGHT1_0_6_V_load = load i8* %WEIGHT1_0_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1211 [1/1] (0.00ns)   --->   "%OP1_V_0_6 = sext i8 %WEIGHT1_0_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1212 [1/2] (1.23ns)   --->   "%IFM_6_V_load = load i26* %IFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1213 [1/1] (0.00ns)   --->   "%OP2_V_0_6 = sext i26 %IFM_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1214 [1/1] (2.53ns)   --->   "%p_Val2_0_6 = mul nsw i34 %OP1_V_0_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_6)   --->   "%p_Val2_12_0_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_6)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_6)   --->   "%tmp_287 = trunc i34 %p_Val2_0_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_6)   --->   "%tmp_78 = or i1 %tmp_287, %tmp_285" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_6)   --->   "%tmp_79 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_0_6)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_79, i1 %tmp_78)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1223 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_0_6 = icmp ne i6 %tmp_80, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_6)   --->   "%qb_assign_0_6 = and i1 %tmp_95_0_6, %tmp_284" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_0_6)   --->   "%tmp_96_0_6 = zext i1 %qb_assign_0_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1226 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_0_6 = add i26 %tmp_96_0_6, %p_Val2_12_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node carry_4_0_6)   --->   "%tmp_98_0_6 = xor i1 %tmp_288, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1229 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_0_6 = and i1 %tmp_286, %tmp_98_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1230 [1/1] (0.42ns)   --->   "%tmp_100_0_6 = xor i1 %tmp_284, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_12)   --->   "%deleted_ones_0_6 = select i1 %carry_4_0_6, i1 %tmp_100_0_6, i1 %tmp_284" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_6)   --->   "%p_Result_27_0_6_no = xor i1 %tmp_286, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_6)   --->   "%tmp_101_0_6 = or i1 %tmp_288, %p_Result_27_0_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_6)   --->   "%p_not_i_0_6 = xor i1 %tmp_284, %carry_4_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_6)   --->   "%brmerge_i_0_6 = or i1 %tmp_288, %p_not_i_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_6)   --->   "%overflow_0_6 = and i1 %brmerge_i_0_6, %tmp_100_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1237 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_12 = and i1 %tmp_288, %deleted_ones_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node underflow_0_6)   --->   "%tmp13 = xor i1 %brmerge40_demorgan_i_12, %tmp_101_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1239 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_0_6 = and i1 %tmp13, %tmp_284" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_0_6)   --->   "%brmerge_i_i_0_6 = or i1 %underflow_0_6, %overflow_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_6)   --->   "%tmp14 = or i1 %brmerge40_demorgan_i_12, %tmp_100_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_6)   --->   "%underflow_not_0_6 = or i1 %tmp14, %carry_4_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1243 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_0_6 = select i1 %brmerge_i_i_0_6, i26 33554431, i26 %p_Val2_13_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_0_6)   --->   "%p_Val2_13_0_6_65 = select i1 %underflow_0_6, i26 -33554432, i26 %p_Val2_13_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1245 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_0_6 = select i1 %underflow_not_0_6, i26 %p_Val2_13_mux_0_6, i26 %p_Val2_13_0_6_65" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1246 [1/2] (1.23ns)   --->   "%OFM_1_V_load = load i26* %OFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_103_1 = sext i26 %OFM_1_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_104_1 = sext i26 %p_Val2_15_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1249 [1/1] (0.95ns)   --->   "%p_Val2_16_1 = add i27 %tmp_104_1, %tmp_103_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1251 [1/1] (0.95ns)   --->   "%p_Val2_17_1 = add i26 %p_Val2_15_1, %OFM_1_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_69)   --->   "%tmp_108_1 = xor i1 %tmp_297, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_69)   --->   "%underflow_3_1 = and i1 %tmp_296, %tmp_108_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_1)   --->   "%brmerge_i_i3_1 = xor i1 %tmp_296, %tmp_297" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_1)   --->   "%isneg_not_1 = xor i1 %tmp_296, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_1)   --->   "%brmerge8_1 = or i1 %tmp_297, %isneg_not_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_1)   --->   "%p_Val2_17_mux_1 = select i1 %brmerge_i_i3_1, i26 33554431, i26 %p_Val2_17_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1259 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_69 = select i1 %underflow_3_1, i26 -33554432, i26 %p_Val2_17_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1260 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_1 = select i1 %brmerge8_1, i26 %p_Val2_17_mux_1, i26 %p_Val2_17_1_69" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_103_1_1 = sext i26 %p_Val2_14_1_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_104_1_1 = sext i26 %p_Val2_15_1_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1263 [1/1] (0.95ns)   --->   "%p_Val2_16_1_1 = add i27 %tmp_104_1_1, %tmp_103_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1265 [1/1] (0.95ns)   --->   "%p_Val2_17_1_1 = add i26 %p_Val2_14_1_1, %p_Val2_15_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_1_71)   --->   "%tmp_108_1_1 = xor i1 %tmp_304, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_1_71)   --->   "%underflow_3_1_1 = and i1 %tmp_303, %tmp_108_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_2)   --->   "%brmerge_i_i3_1_1 = xor i1 %tmp_303, %tmp_304" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_2)   --->   "%isneg_not_1_1 = xor i1 %tmp_303, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_2)   --->   "%brmerge8_1_1 = or i1 %tmp_304, %isneg_not_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_2)   --->   "%p_Val2_17_mux_1_1 = select i1 %brmerge_i_i3_1_1, i26 33554431, i26 %p_Val2_17_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1273 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_1_71 = select i1 %underflow_3_1_1, i26 -33554432, i26 %p_Val2_17_1_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1274 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_2 = select i1 %brmerge8_1_1, i26 %p_Val2_17_mux_1_1, i26 %p_Val2_17_1_1_71" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_103_1_2 = sext i26 %p_Val2_14_1_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_104_1_2 = sext i26 %p_Val2_15_1_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1277 [1/1] (0.95ns)   --->   "%p_Val2_16_1_2 = add i27 %tmp_104_1_2, %tmp_103_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1279 [1/1] (0.95ns)   --->   "%p_Val2_17_1_2 = add i26 %p_Val2_14_1_2, %p_Val2_15_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_2_73)   --->   "%tmp_108_1_2 = xor i1 %tmp_311, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_2_73)   --->   "%underflow_3_1_2 = and i1 %tmp_310, %tmp_108_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_3)   --->   "%brmerge_i_i3_1_2 = xor i1 %tmp_310, %tmp_311" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_3)   --->   "%isneg_not_1_2 = xor i1 %tmp_310, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_3)   --->   "%brmerge8_1_2 = or i1 %tmp_311, %isneg_not_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_3)   --->   "%p_Val2_17_mux_1_2 = select i1 %brmerge_i_i3_1_2, i26 33554431, i26 %p_Val2_17_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1287 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_2_73 = select i1 %underflow_3_1_2, i26 -33554432, i26 %p_Val2_17_1_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1288 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_3 = select i1 %brmerge8_1_2, i26 %p_Val2_17_mux_1_2, i26 %p_Val2_17_1_2_73" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1289 [1/2] (0.67ns)   --->   "%WEIGHT1_1_3_V_load = load i8* %WEIGHT1_1_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1290 [1/1] (0.00ns)   --->   "%OP1_V_1_3 = sext i8 %WEIGHT1_1_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1291 [1/1] (2.53ns)   --->   "%p_Val2_1_3 = mul nsw i34 %OP1_V_1_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_3)   --->   "%p_Val2_12_1_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_3)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_3)   --->   "%tmp_315 = trunc i34 %p_Val2_1_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_3)   --->   "%tmp_94 = or i1 %tmp_315, %tmp_313" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_3)   --->   "%tmp_95 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_3)   --->   "%tmp_96 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_95, i1 %tmp_94)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1300 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_3 = icmp ne i6 %tmp_96, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_3)   --->   "%qb_assign_1_3 = and i1 %tmp_95_1_3, %tmp_312" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_3)   --->   "%tmp_96_1_3 = zext i1 %qb_assign_1_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1303 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_3 = add i26 %tmp_96_1_3, %p_Val2_12_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_3)   --->   "%tmp_98_1_3 = xor i1 %tmp_316, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1306 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_3 = and i1 %tmp_314, %tmp_98_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1307 [1/1] (0.42ns)   --->   "%tmp_100_1_3 = xor i1 %tmp_312, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_15)   --->   "%deleted_ones_1_3 = select i1 %carry_4_1_3, i1 %tmp_100_1_3, i1 %tmp_312" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_3)   --->   "%p_Result_27_1_3_no = xor i1 %tmp_314, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_3)   --->   "%tmp_101_1_3 = or i1 %tmp_316, %p_Result_27_1_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_3)   --->   "%p_not_i_1_3 = xor i1 %tmp_312, %carry_4_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_3)   --->   "%brmerge_i_1_3 = or i1 %tmp_316, %p_not_i_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_3)   --->   "%overflow_1_3 = and i1 %brmerge_i_1_3, %tmp_100_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1314 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_15 = and i1 %tmp_316, %deleted_ones_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_3)   --->   "%tmp21 = xor i1 %brmerge40_demorgan_i_15, %tmp_101_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1316 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_3 = and i1 %tmp21, %tmp_312" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_3)   --->   "%brmerge_i_i_1_3 = or i1 %underflow_1_3, %overflow_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_3)   --->   "%tmp22 = or i1 %brmerge40_demorgan_i_15, %tmp_100_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_3)   --->   "%underflow_not_1_3 = or i1 %tmp22, %carry_4_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1320 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_3 = select i1 %brmerge_i_i_1_3, i26 33554431, i26 %p_Val2_13_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_3)   --->   "%p_Val2_13_1_3_74 = select i1 %underflow_1_3, i26 -33554432, i26 %p_Val2_13_1_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1322 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_3 = select i1 %underflow_not_1_3, i26 %p_Val2_13_mux_1_3, i26 %p_Val2_13_1_3_74" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_103_1_3 = sext i26 %p_Val2_14_1_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_104_1_3 = sext i26 %p_Val2_15_1_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1325 [1/1] (0.95ns)   --->   "%p_Val2_16_1_3 = add i27 %tmp_104_1_3, %tmp_103_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1327 [1/1] (0.95ns)   --->   "%p_Val2_17_1_3 = add i26 %p_Val2_14_1_3, %p_Val2_15_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1329 [1/2] (0.67ns)   --->   "%WEIGHT1_1_4_V_load = load i8* %WEIGHT1_1_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1330 [1/1] (0.00ns)   --->   "%OP1_V_1_4 = sext i8 %WEIGHT1_1_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1331 [1/1] (2.53ns)   --->   "%p_Val2_1_4 = mul nsw i34 %OP1_V_1_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_4)   --->   "%p_Val2_12_1_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_4)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_4)   --->   "%tmp_322 = trunc i34 %p_Val2_1_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_4)   --->   "%tmp_98 = or i1 %tmp_322, %tmp_320" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_4)   --->   "%tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_4)   --->   "%tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_99, i1 %tmp_98)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1340 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_4 = icmp ne i6 %tmp_100, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_4)   --->   "%qb_assign_1_4 = and i1 %tmp_95_1_4, %tmp_319" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_4)   --->   "%tmp_96_1_4 = zext i1 %qb_assign_1_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1343 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_4 = add i26 %tmp_96_1_4, %p_Val2_12_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_4)   --->   "%tmp_98_1_4 = xor i1 %tmp_323, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1346 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_4 = and i1 %tmp_321, %tmp_98_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1347 [1/1] (0.42ns)   --->   "%tmp_100_1_4 = xor i1 %tmp_319, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_16)   --->   "%deleted_ones_1_4 = select i1 %carry_4_1_4, i1 %tmp_100_1_4, i1 %tmp_319" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_4)   --->   "%p_Result_27_1_4_no = xor i1 %tmp_321, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_4)   --->   "%tmp_101_1_4 = or i1 %tmp_323, %p_Result_27_1_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_4)   --->   "%p_not_i_1_4 = xor i1 %tmp_319, %carry_4_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_4)   --->   "%brmerge_i_1_4 = or i1 %tmp_323, %p_not_i_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_4)   --->   "%overflow_1_4 = and i1 %brmerge_i_1_4, %tmp_100_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1354 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_16 = and i1 %tmp_323, %deleted_ones_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_4)   --->   "%tmp23 = xor i1 %brmerge40_demorgan_i_16, %tmp_101_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1356 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_4 = and i1 %tmp23, %tmp_319" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_4)   --->   "%brmerge_i_i_1_4 = or i1 %underflow_1_4, %overflow_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_4)   --->   "%tmp24 = or i1 %brmerge40_demorgan_i_16, %tmp_100_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_4)   --->   "%underflow_not_1_4 = or i1 %tmp24, %carry_4_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1360 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_4 = select i1 %brmerge_i_i_1_4, i26 33554431, i26 %p_Val2_13_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_4)   --->   "%p_Val2_13_1_4_76 = select i1 %underflow_1_4, i26 -33554432, i26 %p_Val2_13_1_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1362 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_4 = select i1 %underflow_not_1_4, i26 %p_Val2_13_mux_1_4, i26 %p_Val2_13_1_4_76" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1363 [1/2] (0.67ns)   --->   "%WEIGHT1_1_5_V_load = load i8* %WEIGHT1_1_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%OP1_V_1_5 = sext i8 %WEIGHT1_1_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1365 [1/1] (2.53ns)   --->   "%p_Val2_1_5 = mul nsw i34 %OP1_V_1_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_5)   --->   "%p_Val2_12_1_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_5)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_5)   --->   "%tmp_329 = trunc i34 %p_Val2_1_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_5)   --->   "%tmp_102 = or i1 %tmp_329, %tmp_327" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_5)   --->   "%tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_5)   --->   "%tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_103, i1 %tmp_102)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1374 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_5 = icmp ne i6 %tmp_104, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_5)   --->   "%qb_assign_1_5 = and i1 %tmp_95_1_5, %tmp_326" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_5)   --->   "%tmp_96_1_5 = zext i1 %qb_assign_1_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1377 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_5 = add i26 %tmp_96_1_5, %p_Val2_12_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_5)   --->   "%tmp_98_1_5 = xor i1 %tmp_330, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1380 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_5 = and i1 %tmp_328, %tmp_98_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1381 [1/1] (0.42ns)   --->   "%tmp_100_1_5 = xor i1 %tmp_326, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_17)   --->   "%deleted_ones_1_5 = select i1 %carry_4_1_5, i1 %tmp_100_1_5, i1 %tmp_326" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_5)   --->   "%p_Result_27_1_5_no = xor i1 %tmp_328, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_5)   --->   "%tmp_101_1_5 = or i1 %tmp_330, %p_Result_27_1_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_5)   --->   "%p_not_i_1_5 = xor i1 %tmp_326, %carry_4_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_5)   --->   "%brmerge_i_1_5 = or i1 %tmp_330, %p_not_i_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_5)   --->   "%overflow_1_5 = and i1 %brmerge_i_1_5, %tmp_100_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1388 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_17 = and i1 %tmp_330, %deleted_ones_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_5)   --->   "%tmp25 = xor i1 %brmerge40_demorgan_i_17, %tmp_101_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1390 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_5 = and i1 %tmp25, %tmp_326" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_5)   --->   "%brmerge_i_i_1_5 = or i1 %underflow_1_5, %overflow_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_5)   --->   "%tmp26 = or i1 %brmerge40_demorgan_i_17, %tmp_100_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_5)   --->   "%underflow_not_1_5 = or i1 %tmp26, %carry_4_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1394 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_5 = select i1 %brmerge_i_i_1_5, i26 33554431, i26 %p_Val2_13_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_5)   --->   "%p_Val2_13_1_5_78 = select i1 %underflow_1_5, i26 -33554432, i26 %p_Val2_13_1_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1396 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_5 = select i1 %underflow_not_1_5, i26 %p_Val2_13_mux_1_5, i26 %p_Val2_13_1_5_78" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1397 [1/2] (0.67ns)   --->   "%WEIGHT1_1_6_V_load = load i8* %WEIGHT1_1_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1398 [1/1] (0.00ns)   --->   "%OP1_V_1_6 = sext i8 %WEIGHT1_1_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1399 [1/1] (2.53ns)   --->   "%p_Val2_1_6 = mul nsw i34 %OP1_V_1_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_6)   --->   "%p_Val2_12_1_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_6)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_6)   --->   "%tmp_336 = trunc i34 %p_Val2_1_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_6)   --->   "%tmp_106 = or i1 %tmp_336, %tmp_334" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_6)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_1_6)   --->   "%tmp_108 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_107, i1 %tmp_106)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1408 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_1_6 = icmp ne i6 %tmp_108, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_6)   --->   "%qb_assign_1_6 = and i1 %tmp_95_1_6, %tmp_333" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_1_6)   --->   "%tmp_96_1_6 = zext i1 %qb_assign_1_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1411 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_1_6 = add i26 %tmp_96_1_6, %p_Val2_12_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node carry_4_1_6)   --->   "%tmp_98_1_6 = xor i1 %tmp_337, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1414 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_1_6 = and i1 %tmp_335, %tmp_98_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1415 [1/1] (0.42ns)   --->   "%tmp_100_1_6 = xor i1 %tmp_333, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_18)   --->   "%deleted_ones_1_6 = select i1 %carry_4_1_6, i1 %tmp_100_1_6, i1 %tmp_333" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_6)   --->   "%p_Result_27_1_6_no = xor i1 %tmp_335, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_6)   --->   "%tmp_101_1_6 = or i1 %tmp_337, %p_Result_27_1_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_6)   --->   "%p_not_i_1_6 = xor i1 %tmp_333, %carry_4_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_6)   --->   "%brmerge_i_1_6 = or i1 %tmp_337, %p_not_i_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_6)   --->   "%overflow_1_6 = and i1 %brmerge_i_1_6, %tmp_100_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1422 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_18 = and i1 %tmp_337, %deleted_ones_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node underflow_1_6)   --->   "%tmp27 = xor i1 %brmerge40_demorgan_i_18, %tmp_101_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1424 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_1_6 = and i1 %tmp27, %tmp_333" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_1_6)   --->   "%brmerge_i_i_1_6 = or i1 %underflow_1_6, %overflow_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_6)   --->   "%tmp28 = or i1 %brmerge40_demorgan_i_18, %tmp_100_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_6)   --->   "%underflow_not_1_6 = or i1 %tmp28, %carry_4_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1428 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_1_6 = select i1 %brmerge_i_i_1_6, i26 33554431, i26 %p_Val2_13_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1_6)   --->   "%p_Val2_13_1_6_80 = select i1 %underflow_1_6, i26 -33554432, i26 %p_Val2_13_1_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1430 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_1_6 = select i1 %underflow_not_1_6, i26 %p_Val2_13_mux_1_6, i26 %p_Val2_13_1_6_80" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1431 [1/2] (1.23ns)   --->   "%OFM_2_V_load = load i26* %OFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_103_2 = sext i26 %OFM_2_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_104_2 = sext i26 %p_Val2_15_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1434 [1/1] (0.95ns)   --->   "%p_Val2_16_2 = add i27 %tmp_104_2, %tmp_103_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1436 [1/1] (0.95ns)   --->   "%p_Val2_17_2 = add i26 %p_Val2_15_2, %OFM_2_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_83)   --->   "%tmp_108_2 = xor i1 %tmp_346, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_83)   --->   "%underflow_3_2 = and i1 %tmp_345, %tmp_108_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_1)   --->   "%brmerge_i_i3_2 = xor i1 %tmp_345, %tmp_346" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_1)   --->   "%isneg_not_2 = xor i1 %tmp_345, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_1)   --->   "%brmerge8_2 = or i1 %tmp_346, %isneg_not_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_1)   --->   "%p_Val2_17_mux_2 = select i1 %brmerge_i_i3_2, i26 33554431, i26 %p_Val2_17_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1444 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_83 = select i1 %underflow_3_2, i26 -33554432, i26 %p_Val2_17_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1445 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_1 = select i1 %brmerge8_2, i26 %p_Val2_17_mux_2, i26 %p_Val2_17_2_83" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_103_2_1 = sext i26 %p_Val2_14_2_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_104_2_1 = sext i26 %p_Val2_15_2_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1448 [1/1] (0.95ns)   --->   "%p_Val2_16_2_1 = add i27 %tmp_104_2_1, %tmp_103_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1450 [1/1] (0.95ns)   --->   "%p_Val2_17_2_1 = add i26 %p_Val2_14_2_1, %p_Val2_15_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_1_85)   --->   "%tmp_108_2_1 = xor i1 %tmp_353, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_1_85)   --->   "%underflow_3_2_1 = and i1 %tmp_352, %tmp_108_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_2)   --->   "%brmerge_i_i3_2_1 = xor i1 %tmp_352, %tmp_353" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_2)   --->   "%isneg_not_2_1 = xor i1 %tmp_352, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_2)   --->   "%brmerge8_2_1 = or i1 %tmp_353, %isneg_not_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_2)   --->   "%p_Val2_17_mux_2_1 = select i1 %brmerge_i_i3_2_1, i26 33554431, i26 %p_Val2_17_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1458 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_1_85 = select i1 %underflow_3_2_1, i26 -33554432, i26 %p_Val2_17_2_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1459 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_2 = select i1 %brmerge8_2_1, i26 %p_Val2_17_mux_2_1, i26 %p_Val2_17_2_1_85" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_103_2_2 = sext i26 %p_Val2_14_2_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_104_2_2 = sext i26 %p_Val2_15_2_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1462 [1/1] (0.95ns)   --->   "%p_Val2_16_2_2 = add i27 %tmp_104_2_2, %tmp_103_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1464 [1/1] (0.95ns)   --->   "%p_Val2_17_2_2 = add i26 %p_Val2_14_2_2, %p_Val2_15_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_2_87)   --->   "%tmp_108_2_2 = xor i1 %tmp_360, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_2_87)   --->   "%underflow_3_2_2 = and i1 %tmp_359, %tmp_108_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_3)   --->   "%brmerge_i_i3_2_2 = xor i1 %tmp_359, %tmp_360" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_3)   --->   "%isneg_not_2_2 = xor i1 %tmp_359, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_3)   --->   "%brmerge8_2_2 = or i1 %tmp_360, %isneg_not_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_3)   --->   "%p_Val2_17_mux_2_2 = select i1 %brmerge_i_i3_2_2, i26 33554431, i26 %p_Val2_17_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1472 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_2_87 = select i1 %underflow_3_2_2, i26 -33554432, i26 %p_Val2_17_2_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1473 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_3 = select i1 %brmerge8_2_2, i26 %p_Val2_17_mux_2_2, i26 %p_Val2_17_2_2_87" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1474 [1/2] (0.67ns)   --->   "%WEIGHT1_2_3_V_load = load i8* %WEIGHT1_2_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1475 [1/1] (0.00ns)   --->   "%OP1_V_2_3 = sext i8 %WEIGHT1_2_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1476 [1/1] (2.53ns)   --->   "%p_Val2_2_3 = mul nsw i34 %OP1_V_2_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_3)   --->   "%p_Val2_12_2_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_3)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_3)   --->   "%tmp_364 = trunc i34 %p_Val2_2_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_3)   --->   "%tmp_122 = or i1 %tmp_364, %tmp_362" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_3)   --->   "%tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_3)   --->   "%tmp_124 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_123, i1 %tmp_122)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1485 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_3 = icmp ne i6 %tmp_124, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_3)   --->   "%qb_assign_2_3 = and i1 %tmp_95_2_3, %tmp_361" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_3)   --->   "%tmp_96_2_3 = zext i1 %qb_assign_2_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1488 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_3 = add i26 %tmp_96_2_3, %p_Val2_12_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_3)   --->   "%tmp_98_2_3 = xor i1 %tmp_365, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1491 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_3 = and i1 %tmp_363, %tmp_98_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1492 [1/1] (0.42ns)   --->   "%tmp_100_2_3 = xor i1 %tmp_361, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_21)   --->   "%deleted_ones_2_3 = select i1 %carry_4_2_3, i1 %tmp_100_2_3, i1 %tmp_361" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_3)   --->   "%p_Result_27_2_3_no = xor i1 %tmp_363, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_3)   --->   "%tmp_101_2_3 = or i1 %tmp_365, %p_Result_27_2_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_3)   --->   "%p_not_i_2_3 = xor i1 %tmp_361, %carry_4_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_3)   --->   "%brmerge_i_2_3 = or i1 %tmp_365, %p_not_i_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_3)   --->   "%overflow_2_3 = and i1 %brmerge_i_2_3, %tmp_100_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1499 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_21 = and i1 %tmp_365, %deleted_ones_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_3)   --->   "%tmp35 = xor i1 %brmerge40_demorgan_i_21, %tmp_101_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1501 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_3 = and i1 %tmp35, %tmp_361" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_3)   --->   "%brmerge_i_i_2_3 = or i1 %underflow_2_3, %overflow_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_3)   --->   "%tmp36 = or i1 %brmerge40_demorgan_i_21, %tmp_100_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_3)   --->   "%underflow_not_2_3 = or i1 %tmp36, %carry_4_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1505 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_3 = select i1 %brmerge_i_i_2_3, i26 33554431, i26 %p_Val2_13_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_3)   --->   "%p_Val2_13_2_3_88 = select i1 %underflow_2_3, i26 -33554432, i26 %p_Val2_13_2_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1507 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_3 = select i1 %underflow_not_2_3, i26 %p_Val2_13_mux_2_3, i26 %p_Val2_13_2_3_88" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_103_2_3 = sext i26 %p_Val2_14_2_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_104_2_3 = sext i26 %p_Val2_15_2_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1510 [1/1] (0.95ns)   --->   "%p_Val2_16_2_3 = add i27 %tmp_104_2_3, %tmp_103_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1512 [1/1] (0.95ns)   --->   "%p_Val2_17_2_3 = add i26 %p_Val2_14_2_3, %p_Val2_15_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1514 [1/2] (0.67ns)   --->   "%WEIGHT1_2_4_V_load = load i8* %WEIGHT1_2_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1515 [1/1] (0.00ns)   --->   "%OP1_V_2_4 = sext i8 %WEIGHT1_2_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1516 [1/1] (2.53ns)   --->   "%p_Val2_2_4 = mul nsw i34 %OP1_V_2_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_4)   --->   "%p_Val2_12_2_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_4)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_4)   --->   "%tmp_371 = trunc i34 %p_Val2_2_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_4)   --->   "%tmp_126 = or i1 %tmp_371, %tmp_369" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_4)   --->   "%tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_4)   --->   "%tmp_128 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_127, i1 %tmp_126)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1525 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_4 = icmp ne i6 %tmp_128, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_4)   --->   "%qb_assign_2_4 = and i1 %tmp_95_2_4, %tmp_368" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_4)   --->   "%tmp_96_2_4 = zext i1 %qb_assign_2_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1528 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_4 = add i26 %tmp_96_2_4, %p_Val2_12_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_4)   --->   "%tmp_98_2_4 = xor i1 %tmp_372, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1531 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_4 = and i1 %tmp_370, %tmp_98_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1532 [1/1] (0.42ns)   --->   "%tmp_100_2_4 = xor i1 %tmp_368, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_22)   --->   "%deleted_ones_2_4 = select i1 %carry_4_2_4, i1 %tmp_100_2_4, i1 %tmp_368" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_4)   --->   "%p_Result_27_2_4_no = xor i1 %tmp_370, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_4)   --->   "%tmp_101_2_4 = or i1 %tmp_372, %p_Result_27_2_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_4)   --->   "%p_not_i_2_4 = xor i1 %tmp_368, %carry_4_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_4)   --->   "%brmerge_i_2_4 = or i1 %tmp_372, %p_not_i_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_4)   --->   "%overflow_2_4 = and i1 %brmerge_i_2_4, %tmp_100_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1539 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_22 = and i1 %tmp_372, %deleted_ones_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_4)   --->   "%tmp37 = xor i1 %brmerge40_demorgan_i_22, %tmp_101_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1541 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_4 = and i1 %tmp37, %tmp_368" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_4)   --->   "%brmerge_i_i_2_4 = or i1 %underflow_2_4, %overflow_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_4)   --->   "%tmp38 = or i1 %brmerge40_demorgan_i_22, %tmp_100_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_4)   --->   "%underflow_not_2_4 = or i1 %tmp38, %carry_4_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1545 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_4 = select i1 %brmerge_i_i_2_4, i26 33554431, i26 %p_Val2_13_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_4)   --->   "%p_Val2_13_2_4_90 = select i1 %underflow_2_4, i26 -33554432, i26 %p_Val2_13_2_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1547 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_4 = select i1 %underflow_not_2_4, i26 %p_Val2_13_mux_2_4, i26 %p_Val2_13_2_4_90" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1548 [1/2] (0.67ns)   --->   "%WEIGHT1_2_5_V_load = load i8* %WEIGHT1_2_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%OP1_V_2_5 = sext i8 %WEIGHT1_2_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1550 [1/1] (2.53ns)   --->   "%p_Val2_2_5 = mul nsw i34 %OP1_V_2_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_5)   --->   "%p_Val2_12_2_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_5)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_5)   --->   "%tmp_378 = trunc i34 %p_Val2_2_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_5)   --->   "%tmp_130 = or i1 %tmp_378, %tmp_376" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_5)   --->   "%tmp_131 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_5)   --->   "%tmp_132 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_131, i1 %tmp_130)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1559 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_5 = icmp ne i6 %tmp_132, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_5)   --->   "%qb_assign_2_5 = and i1 %tmp_95_2_5, %tmp_375" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_5)   --->   "%tmp_96_2_5 = zext i1 %qb_assign_2_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1562 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_5 = add i26 %tmp_96_2_5, %p_Val2_12_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_5)   --->   "%tmp_98_2_5 = xor i1 %tmp_379, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1565 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_5 = and i1 %tmp_377, %tmp_98_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1566 [1/1] (0.42ns)   --->   "%tmp_100_2_5 = xor i1 %tmp_375, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_23)   --->   "%deleted_ones_2_5 = select i1 %carry_4_2_5, i1 %tmp_100_2_5, i1 %tmp_375" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_5)   --->   "%p_Result_27_2_5_no = xor i1 %tmp_377, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_5)   --->   "%tmp_101_2_5 = or i1 %tmp_379, %p_Result_27_2_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_5)   --->   "%p_not_i_2_5 = xor i1 %tmp_375, %carry_4_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_5)   --->   "%brmerge_i_2_5 = or i1 %tmp_379, %p_not_i_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_5)   --->   "%overflow_2_5 = and i1 %brmerge_i_2_5, %tmp_100_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1573 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_23 = and i1 %tmp_379, %deleted_ones_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_5)   --->   "%tmp39 = xor i1 %brmerge40_demorgan_i_23, %tmp_101_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1575 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_5 = and i1 %tmp39, %tmp_375" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_5)   --->   "%brmerge_i_i_2_5 = or i1 %underflow_2_5, %overflow_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_5)   --->   "%tmp40 = or i1 %brmerge40_demorgan_i_23, %tmp_100_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_5)   --->   "%underflow_not_2_5 = or i1 %tmp40, %carry_4_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1579 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_5 = select i1 %brmerge_i_i_2_5, i26 33554431, i26 %p_Val2_13_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_5)   --->   "%p_Val2_13_2_5_92 = select i1 %underflow_2_5, i26 -33554432, i26 %p_Val2_13_2_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1581 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_5 = select i1 %underflow_not_2_5, i26 %p_Val2_13_mux_2_5, i26 %p_Val2_13_2_5_92" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1582 [1/2] (0.67ns)   --->   "%WEIGHT1_2_6_V_load = load i8* %WEIGHT1_2_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1583 [1/1] (0.00ns)   --->   "%OP1_V_2_6 = sext i8 %WEIGHT1_2_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1584 [1/1] (2.53ns)   --->   "%p_Val2_2_6 = mul nsw i34 %OP1_V_2_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_6)   --->   "%p_Val2_12_2_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_6)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_6)   --->   "%tmp_385 = trunc i34 %p_Val2_2_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_6)   --->   "%tmp_134 = or i1 %tmp_385, %tmp_383" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_6)   --->   "%tmp_135 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_2_6)   --->   "%tmp_136 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_135, i1 %tmp_134)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1593 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_2_6 = icmp ne i6 %tmp_136, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_6)   --->   "%qb_assign_2_6 = and i1 %tmp_95_2_6, %tmp_382" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_2_6)   --->   "%tmp_96_2_6 = zext i1 %qb_assign_2_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1596 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_2_6 = add i26 %tmp_96_2_6, %p_Val2_12_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node carry_4_2_6)   --->   "%tmp_98_2_6 = xor i1 %tmp_386, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1599 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_2_6 = and i1 %tmp_384, %tmp_98_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1600 [1/1] (0.42ns)   --->   "%tmp_100_2_6 = xor i1 %tmp_382, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_24)   --->   "%deleted_ones_2_6 = select i1 %carry_4_2_6, i1 %tmp_100_2_6, i1 %tmp_382" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_6)   --->   "%p_Result_27_2_6_no = xor i1 %tmp_384, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_6)   --->   "%tmp_101_2_6 = or i1 %tmp_386, %p_Result_27_2_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_6)   --->   "%p_not_i_2_6 = xor i1 %tmp_382, %carry_4_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_6)   --->   "%brmerge_i_2_6 = or i1 %tmp_386, %p_not_i_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_6)   --->   "%overflow_2_6 = and i1 %brmerge_i_2_6, %tmp_100_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1607 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_24 = and i1 %tmp_386, %deleted_ones_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node underflow_2_6)   --->   "%tmp41 = xor i1 %brmerge40_demorgan_i_24, %tmp_101_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1609 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2_6 = and i1 %tmp41, %tmp_382" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_2_6)   --->   "%brmerge_i_i_2_6 = or i1 %underflow_2_6, %overflow_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_6)   --->   "%tmp42 = or i1 %brmerge40_demorgan_i_24, %tmp_100_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_6)   --->   "%underflow_not_2_6 = or i1 %tmp42, %carry_4_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1613 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_2_6 = select i1 %brmerge_i_i_2_6, i26 33554431, i26 %p_Val2_13_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2_6)   --->   "%p_Val2_13_2_6_94 = select i1 %underflow_2_6, i26 -33554432, i26 %p_Val2_13_2_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1615 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_2_6 = select i1 %underflow_not_2_6, i26 %p_Val2_13_mux_2_6, i26 %p_Val2_13_2_6_94" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1616 [1/2] (1.23ns)   --->   "%OFM_3_V_load = load i26* %OFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_103_3 = sext i26 %OFM_3_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_104_3 = sext i26 %p_Val2_15_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1619 [1/1] (0.95ns)   --->   "%p_Val2_16_3 = add i27 %tmp_104_3, %tmp_103_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1621 [1/1] (0.95ns)   --->   "%p_Val2_17_3 = add i26 %p_Val2_15_3, %OFM_3_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_97)   --->   "%tmp_108_3 = xor i1 %tmp_395, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_97)   --->   "%underflow_3_3 = and i1 %tmp_394, %tmp_108_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_1)   --->   "%brmerge_i_i3_3 = xor i1 %tmp_394, %tmp_395" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_1)   --->   "%isneg_not_3 = xor i1 %tmp_394, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_1)   --->   "%brmerge8_3 = or i1 %tmp_395, %isneg_not_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_1)   --->   "%p_Val2_17_mux_3 = select i1 %brmerge_i_i3_3, i26 33554431, i26 %p_Val2_17_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1629 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_97 = select i1 %underflow_3_3, i26 -33554432, i26 %p_Val2_17_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1630 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_1 = select i1 %brmerge8_3, i26 %p_Val2_17_mux_3, i26 %p_Val2_17_3_97" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_103_3_1 = sext i26 %p_Val2_14_3_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_104_3_1 = sext i26 %p_Val2_15_3_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1633 [1/1] (0.95ns)   --->   "%p_Val2_16_3_1 = add i27 %tmp_104_3_1, %tmp_103_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1635 [1/1] (0.95ns)   --->   "%p_Val2_17_3_1 = add i26 %p_Val2_14_3_1, %p_Val2_15_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_1_99)   --->   "%tmp_108_3_1 = xor i1 %tmp_402, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_1_99)   --->   "%underflow_3_3_1 = and i1 %tmp_401, %tmp_108_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_2)   --->   "%brmerge_i_i3_3_1 = xor i1 %tmp_401, %tmp_402" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_2)   --->   "%isneg_not_3_1 = xor i1 %tmp_401, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_2)   --->   "%brmerge8_3_1 = or i1 %tmp_402, %isneg_not_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_2)   --->   "%p_Val2_17_mux_3_1 = select i1 %brmerge_i_i3_3_1, i26 33554431, i26 %p_Val2_17_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1643 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_1_99 = select i1 %underflow_3_3_1, i26 -33554432, i26 %p_Val2_17_3_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1644 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_2 = select i1 %brmerge8_3_1, i26 %p_Val2_17_mux_3_1, i26 %p_Val2_17_3_1_99" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_103_3_2 = sext i26 %p_Val2_14_3_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_104_3_2 = sext i26 %p_Val2_15_3_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1647 [1/1] (0.95ns)   --->   "%p_Val2_16_3_2 = add i27 %tmp_104_3_2, %tmp_103_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1649 [1/1] (0.95ns)   --->   "%p_Val2_17_3_2 = add i26 %p_Val2_14_3_2, %p_Val2_15_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_2_101)   --->   "%tmp_108_3_2 = xor i1 %tmp_409, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_2_101)   --->   "%underflow_3_3_2 = and i1 %tmp_408, %tmp_108_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_3)   --->   "%brmerge_i_i3_3_2 = xor i1 %tmp_408, %tmp_409" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_3)   --->   "%isneg_not_3_2 = xor i1 %tmp_408, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_3)   --->   "%brmerge8_3_2 = or i1 %tmp_409, %isneg_not_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_3)   --->   "%p_Val2_17_mux_3_2 = select i1 %brmerge_i_i3_3_2, i26 33554431, i26 %p_Val2_17_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1657 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_2_101 = select i1 %underflow_3_3_2, i26 -33554432, i26 %p_Val2_17_3_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1658 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_3 = select i1 %brmerge8_3_2, i26 %p_Val2_17_mux_3_2, i26 %p_Val2_17_3_2_101" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1659 [1/2] (0.67ns)   --->   "%WEIGHT1_3_3_V_load = load i8* %WEIGHT1_3_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1660 [1/1] (0.00ns)   --->   "%OP1_V_3_3 = sext i8 %WEIGHT1_3_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1661 [1/1] (2.53ns)   --->   "%p_Val2_3_3 = mul nsw i34 %OP1_V_3_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_3)   --->   "%p_Val2_12_3_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_3)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_3)   --->   "%tmp_413 = trunc i34 %p_Val2_3_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_3)   --->   "%tmp_150 = or i1 %tmp_413, %tmp_411" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_3)   --->   "%tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_3)   --->   "%tmp_152 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_151, i1 %tmp_150)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1670 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_3 = icmp ne i6 %tmp_152, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_3)   --->   "%qb_assign_3_3 = and i1 %tmp_95_3_3, %tmp_410" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_3)   --->   "%tmp_96_3_3 = zext i1 %qb_assign_3_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1673 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_3 = add i26 %tmp_96_3_3, %p_Val2_12_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_3)   --->   "%tmp_98_3_3 = xor i1 %tmp_414, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1676 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_3 = and i1 %tmp_412, %tmp_98_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1677 [1/1] (0.42ns)   --->   "%tmp_100_3_3 = xor i1 %tmp_410, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_27)   --->   "%deleted_ones_3_3 = select i1 %carry_4_3_3, i1 %tmp_100_3_3, i1 %tmp_410" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_3)   --->   "%p_Result_27_3_3_no = xor i1 %tmp_412, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_3)   --->   "%tmp_101_3_3 = or i1 %tmp_414, %p_Result_27_3_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_3)   --->   "%p_not_i_3_3 = xor i1 %tmp_410, %carry_4_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_3)   --->   "%brmerge_i_3_3 = or i1 %tmp_414, %p_not_i_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_3)   --->   "%overflow_314_3 = and i1 %brmerge_i_3_3, %tmp_100_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1684 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_27 = and i1 %tmp_414, %deleted_ones_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_3)   --->   "%tmp49 = xor i1 %brmerge40_demorgan_i_27, %tmp_101_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1686 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_3 = and i1 %tmp49, %tmp_410" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_3)   --->   "%brmerge_i_i_3_3 = or i1 %underflow_315_3, %overflow_314_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_3)   --->   "%tmp50 = or i1 %brmerge40_demorgan_i_27, %tmp_100_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_3)   --->   "%underflow_not_3_3 = or i1 %tmp50, %carry_4_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1690 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_3 = select i1 %brmerge_i_i_3_3, i26 33554431, i26 %p_Val2_13_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_3)   --->   "%p_Val2_13_3_3_102 = select i1 %underflow_315_3, i26 -33554432, i26 %p_Val2_13_3_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1692 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_3 = select i1 %underflow_not_3_3, i26 %p_Val2_13_mux_3_3, i26 %p_Val2_13_3_3_102" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_103_3_3 = sext i26 %p_Val2_14_3_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_104_3_3 = sext i26 %p_Val2_15_3_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1695 [1/1] (0.95ns)   --->   "%p_Val2_16_3_3 = add i27 %tmp_104_3_3, %tmp_103_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1697 [1/1] (0.95ns)   --->   "%p_Val2_17_3_3 = add i26 %p_Val2_14_3_3, %p_Val2_15_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1699 [1/2] (0.67ns)   --->   "%WEIGHT1_3_4_V_load = load i8* %WEIGHT1_3_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1700 [1/1] (0.00ns)   --->   "%OP1_V_3_4 = sext i8 %WEIGHT1_3_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1701 [1/1] (2.53ns)   --->   "%p_Val2_3_4 = mul nsw i34 %OP1_V_3_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_4)   --->   "%p_Val2_12_3_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_4)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_4)   --->   "%tmp_420 = trunc i34 %p_Val2_3_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_4)   --->   "%tmp_154 = or i1 %tmp_420, %tmp_418" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_4)   --->   "%tmp_155 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_4)   --->   "%tmp_156 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_155, i1 %tmp_154)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1710 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_4 = icmp ne i6 %tmp_156, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_4)   --->   "%qb_assign_3_4 = and i1 %tmp_95_3_4, %tmp_417" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_4)   --->   "%tmp_96_3_4 = zext i1 %qb_assign_3_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1713 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_4 = add i26 %tmp_96_3_4, %p_Val2_12_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_4)   --->   "%tmp_98_3_4 = xor i1 %tmp_421, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1716 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_4 = and i1 %tmp_419, %tmp_98_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1717 [1/1] (0.42ns)   --->   "%tmp_100_3_4 = xor i1 %tmp_417, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_28)   --->   "%deleted_ones_3_4 = select i1 %carry_4_3_4, i1 %tmp_100_3_4, i1 %tmp_417" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_4)   --->   "%p_Result_27_3_4_no = xor i1 %tmp_419, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_4)   --->   "%tmp_101_3_4 = or i1 %tmp_421, %p_Result_27_3_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_4)   --->   "%p_not_i_3_4 = xor i1 %tmp_417, %carry_4_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_4)   --->   "%brmerge_i_3_4 = or i1 %tmp_421, %p_not_i_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_4)   --->   "%overflow_314_4 = and i1 %brmerge_i_3_4, %tmp_100_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1724 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_28 = and i1 %tmp_421, %deleted_ones_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_4)   --->   "%tmp51 = xor i1 %brmerge40_demorgan_i_28, %tmp_101_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1726 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_4 = and i1 %tmp51, %tmp_417" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_4)   --->   "%brmerge_i_i_3_4 = or i1 %underflow_315_4, %overflow_314_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_4)   --->   "%tmp52 = or i1 %brmerge40_demorgan_i_28, %tmp_100_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_4)   --->   "%underflow_not_3_4 = or i1 %tmp52, %carry_4_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1730 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_4 = select i1 %brmerge_i_i_3_4, i26 33554431, i26 %p_Val2_13_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_4)   --->   "%p_Val2_13_3_4_104 = select i1 %underflow_315_4, i26 -33554432, i26 %p_Val2_13_3_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1732 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_4 = select i1 %underflow_not_3_4, i26 %p_Val2_13_mux_3_4, i26 %p_Val2_13_3_4_104" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1733 [1/2] (0.67ns)   --->   "%WEIGHT1_3_5_V_load = load i8* %WEIGHT1_3_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1734 [1/1] (0.00ns)   --->   "%OP1_V_3_5 = sext i8 %WEIGHT1_3_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1735 [1/1] (2.53ns)   --->   "%p_Val2_3_5 = mul nsw i34 %OP1_V_3_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_5)   --->   "%p_Val2_12_3_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_5)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_5)   --->   "%tmp_427 = trunc i34 %p_Val2_3_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_5)   --->   "%tmp_158 = or i1 %tmp_427, %tmp_425" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_5)   --->   "%tmp_159 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_5)   --->   "%tmp_160 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_159, i1 %tmp_158)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1744 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_5 = icmp ne i6 %tmp_160, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_5)   --->   "%qb_assign_3_5 = and i1 %tmp_95_3_5, %tmp_424" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_5)   --->   "%tmp_96_3_5 = zext i1 %qb_assign_3_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1747 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_5 = add i26 %tmp_96_3_5, %p_Val2_12_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_5)   --->   "%tmp_98_3_5 = xor i1 %tmp_428, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1750 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_5 = and i1 %tmp_426, %tmp_98_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1751 [1/1] (0.42ns)   --->   "%tmp_100_3_5 = xor i1 %tmp_424, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_29)   --->   "%deleted_ones_3_5 = select i1 %carry_4_3_5, i1 %tmp_100_3_5, i1 %tmp_424" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_5)   --->   "%p_Result_27_3_5_no = xor i1 %tmp_426, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_5)   --->   "%tmp_101_3_5 = or i1 %tmp_428, %p_Result_27_3_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_5)   --->   "%p_not_i_3_5 = xor i1 %tmp_424, %carry_4_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_5)   --->   "%brmerge_i_3_5 = or i1 %tmp_428, %p_not_i_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_5)   --->   "%overflow_314_5 = and i1 %brmerge_i_3_5, %tmp_100_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1758 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_29 = and i1 %tmp_428, %deleted_ones_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_5)   --->   "%tmp53 = xor i1 %brmerge40_demorgan_i_29, %tmp_101_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1760 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_5 = and i1 %tmp53, %tmp_424" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_5)   --->   "%brmerge_i_i_3_5 = or i1 %underflow_315_5, %overflow_314_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_5)   --->   "%tmp54 = or i1 %brmerge40_demorgan_i_29, %tmp_100_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_5)   --->   "%underflow_not_3_5 = or i1 %tmp54, %carry_4_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1764 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_5 = select i1 %brmerge_i_i_3_5, i26 33554431, i26 %p_Val2_13_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_5)   --->   "%p_Val2_13_3_5_106 = select i1 %underflow_315_5, i26 -33554432, i26 %p_Val2_13_3_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1766 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_5 = select i1 %underflow_not_3_5, i26 %p_Val2_13_mux_3_5, i26 %p_Val2_13_3_5_106" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1767 [1/2] (0.67ns)   --->   "%WEIGHT1_3_6_V_load = load i8* %WEIGHT1_3_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1768 [1/1] (0.00ns)   --->   "%OP1_V_3_6 = sext i8 %WEIGHT1_3_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1769 [1/1] (2.53ns)   --->   "%p_Val2_3_6 = mul nsw i34 %OP1_V_3_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_6)   --->   "%p_Val2_12_3_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_6)   --->   "%tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_6)   --->   "%tmp_434 = trunc i34 %p_Val2_3_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_6)   --->   "%tmp_162 = or i1 %tmp_434, %tmp_432" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_6)   --->   "%tmp_163 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_3_6)   --->   "%tmp_164 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_163, i1 %tmp_162)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1778 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_3_6 = icmp ne i6 %tmp_164, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_6)   --->   "%qb_assign_3_6 = and i1 %tmp_95_3_6, %tmp_431" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_3_6)   --->   "%tmp_96_3_6 = zext i1 %qb_assign_3_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1781 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_3_6 = add i26 %tmp_96_3_6, %p_Val2_12_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node carry_4_3_6)   --->   "%tmp_98_3_6 = xor i1 %tmp_435, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1784 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_3_6 = and i1 %tmp_433, %tmp_98_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1785 [1/1] (0.42ns)   --->   "%tmp_100_3_6 = xor i1 %tmp_431, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_30)   --->   "%deleted_ones_3_6 = select i1 %carry_4_3_6, i1 %tmp_100_3_6, i1 %tmp_431" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_6)   --->   "%p_Result_27_3_6_no = xor i1 %tmp_433, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_6)   --->   "%tmp_101_3_6 = or i1 %tmp_435, %p_Result_27_3_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_6)   --->   "%p_not_i_3_6 = xor i1 %tmp_431, %carry_4_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_6)   --->   "%brmerge_i_3_6 = or i1 %tmp_435, %p_not_i_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_6)   --->   "%overflow_314_6 = and i1 %brmerge_i_3_6, %tmp_100_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1792 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_30 = and i1 %tmp_435, %deleted_ones_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node underflow_315_6)   --->   "%tmp55 = xor i1 %brmerge40_demorgan_i_30, %tmp_101_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1794 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_315_6 = and i1 %tmp55, %tmp_431" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_3_6)   --->   "%brmerge_i_i_3_6 = or i1 %underflow_315_6, %overflow_314_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_6)   --->   "%tmp56 = or i1 %brmerge40_demorgan_i_30, %tmp_100_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_6)   --->   "%underflow_not_3_6 = or i1 %tmp56, %carry_4_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1798 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_3_6 = select i1 %brmerge_i_i_3_6, i26 33554431, i26 %p_Val2_13_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3_6)   --->   "%p_Val2_13_3_6_108 = select i1 %underflow_315_6, i26 -33554432, i26 %p_Val2_13_3_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1800 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_3_6 = select i1 %underflow_not_3_6, i26 %p_Val2_13_mux_3_6, i26 %p_Val2_13_3_6_108" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1801 [1/2] (1.23ns)   --->   "%OFM_4_V_load = load i26* %OFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_103_4 = sext i26 %OFM_4_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_104_4 = sext i26 %p_Val2_15_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1804 [1/1] (0.95ns)   --->   "%p_Val2_16_4 = add i27 %tmp_104_4, %tmp_103_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1806 [1/1] (0.95ns)   --->   "%p_Val2_17_4 = add i26 %p_Val2_15_4, %OFM_4_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_111)   --->   "%tmp_108_4 = xor i1 %tmp_444, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_111)   --->   "%underflow_3_4 = and i1 %tmp_443, %tmp_108_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_1)   --->   "%brmerge_i_i3_4 = xor i1 %tmp_443, %tmp_444" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_1)   --->   "%isneg_not_4 = xor i1 %tmp_443, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_1)   --->   "%brmerge8_4 = or i1 %tmp_444, %isneg_not_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_1)   --->   "%p_Val2_17_mux_4 = select i1 %brmerge_i_i3_4, i26 33554431, i26 %p_Val2_17_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1814 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_111 = select i1 %underflow_3_4, i26 -33554432, i26 %p_Val2_17_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1815 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_1 = select i1 %brmerge8_4, i26 %p_Val2_17_mux_4, i26 %p_Val2_17_4_111" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_103_4_1 = sext i26 %p_Val2_14_4_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_104_4_1 = sext i26 %p_Val2_15_4_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1818 [1/1] (0.95ns)   --->   "%p_Val2_16_4_1 = add i27 %tmp_104_4_1, %tmp_103_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1820 [1/1] (0.95ns)   --->   "%p_Val2_17_4_1 = add i26 %p_Val2_14_4_1, %p_Val2_15_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_1_113)   --->   "%tmp_108_4_1 = xor i1 %tmp_451, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_1_113)   --->   "%underflow_3_4_1 = and i1 %tmp_450, %tmp_108_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_2)   --->   "%brmerge_i_i3_4_1 = xor i1 %tmp_450, %tmp_451" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_2)   --->   "%isneg_not_4_1 = xor i1 %tmp_450, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_2)   --->   "%brmerge8_4_1 = or i1 %tmp_451, %isneg_not_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_2)   --->   "%p_Val2_17_mux_4_1 = select i1 %brmerge_i_i3_4_1, i26 33554431, i26 %p_Val2_17_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1828 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_1_113 = select i1 %underflow_3_4_1, i26 -33554432, i26 %p_Val2_17_4_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1829 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_2 = select i1 %brmerge8_4_1, i26 %p_Val2_17_mux_4_1, i26 %p_Val2_17_4_1_113" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_103_4_2 = sext i26 %p_Val2_14_4_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_104_4_2 = sext i26 %p_Val2_15_4_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1832 [1/1] (0.95ns)   --->   "%p_Val2_16_4_2 = add i27 %tmp_104_4_2, %tmp_103_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1834 [1/1] (0.95ns)   --->   "%p_Val2_17_4_2 = add i26 %p_Val2_14_4_2, %p_Val2_15_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_2_115)   --->   "%tmp_108_4_2 = xor i1 %tmp_458, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_2_115)   --->   "%underflow_3_4_2 = and i1 %tmp_457, %tmp_108_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_3)   --->   "%brmerge_i_i3_4_2 = xor i1 %tmp_457, %tmp_458" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_3)   --->   "%isneg_not_4_2 = xor i1 %tmp_457, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_3)   --->   "%brmerge8_4_2 = or i1 %tmp_458, %isneg_not_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_3)   --->   "%p_Val2_17_mux_4_2 = select i1 %brmerge_i_i3_4_2, i26 33554431, i26 %p_Val2_17_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1842 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_2_115 = select i1 %underflow_3_4_2, i26 -33554432, i26 %p_Val2_17_4_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1843 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_3 = select i1 %brmerge8_4_2, i26 %p_Val2_17_mux_4_2, i26 %p_Val2_17_4_2_115" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1844 [1/2] (0.67ns)   --->   "%WEIGHT1_4_3_V_load = load i8* %WEIGHT1_4_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1845 [1/1] (0.00ns)   --->   "%OP1_V_4_3 = sext i8 %WEIGHT1_4_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1846 [1/1] (2.53ns)   --->   "%p_Val2_4_3 = mul nsw i34 %OP1_V_4_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_3)   --->   "%p_Val2_12_4_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_3)   --->   "%tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_3)   --->   "%tmp_462 = trunc i34 %p_Val2_4_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_3)   --->   "%tmp_178 = or i1 %tmp_462, %tmp_460" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_3)   --->   "%tmp_179 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_3)   --->   "%tmp_180 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_179, i1 %tmp_178)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1855 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_3 = icmp ne i6 %tmp_180, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_3)   --->   "%qb_assign_4_3 = and i1 %tmp_95_4_3, %tmp_459" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_3)   --->   "%tmp_96_4_3 = zext i1 %qb_assign_4_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1858 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_3 = add i26 %tmp_96_4_3, %p_Val2_12_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_3)   --->   "%tmp_98_4_3 = xor i1 %tmp_463, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1861 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_3 = and i1 %tmp_461, %tmp_98_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1862 [1/1] (0.42ns)   --->   "%tmp_100_4_3 = xor i1 %tmp_459, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_33)   --->   "%deleted_ones_4_3 = select i1 %carry_4_4_3, i1 %tmp_100_4_3, i1 %tmp_459" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_3)   --->   "%p_Result_27_4_3_no = xor i1 %tmp_461, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_3)   --->   "%tmp_101_4_3 = or i1 %tmp_463, %p_Result_27_4_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_3)   --->   "%p_not_i_4_3 = xor i1 %tmp_459, %carry_4_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_3)   --->   "%brmerge_i_4_3 = or i1 %tmp_463, %p_not_i_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_3)   --->   "%overflow_4_3 = and i1 %brmerge_i_4_3, %tmp_100_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1869 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_33 = and i1 %tmp_463, %deleted_ones_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_3)   --->   "%tmp63 = xor i1 %brmerge40_demorgan_i_33, %tmp_101_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1871 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_3 = and i1 %tmp63, %tmp_459" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_3)   --->   "%brmerge_i_i_4_3 = or i1 %underflow_4_3, %overflow_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_3)   --->   "%tmp64 = or i1 %brmerge40_demorgan_i_33, %tmp_100_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_3)   --->   "%underflow_not_4_3 = or i1 %tmp64, %carry_4_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1875 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_3 = select i1 %brmerge_i_i_4_3, i26 33554431, i26 %p_Val2_13_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_3)   --->   "%p_Val2_13_4_3_116 = select i1 %underflow_4_3, i26 -33554432, i26 %p_Val2_13_4_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1877 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_3 = select i1 %underflow_not_4_3, i26 %p_Val2_13_mux_4_3, i26 %p_Val2_13_4_3_116" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_103_4_3 = sext i26 %p_Val2_14_4_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_104_4_3 = sext i26 %p_Val2_15_4_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1880 [1/1] (0.95ns)   --->   "%p_Val2_16_4_3 = add i27 %tmp_104_4_3, %tmp_103_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1882 [1/1] (0.95ns)   --->   "%p_Val2_17_4_3 = add i26 %p_Val2_14_4_3, %p_Val2_15_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1884 [1/2] (0.67ns)   --->   "%WEIGHT1_4_4_V_load = load i8* %WEIGHT1_4_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1885 [1/1] (0.00ns)   --->   "%OP1_V_4_4 = sext i8 %WEIGHT1_4_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1886 [1/1] (2.53ns)   --->   "%p_Val2_4_4 = mul nsw i34 %OP1_V_4_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_4)   --->   "%p_Val2_12_4_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_4)   --->   "%tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_4)   --->   "%tmp_469 = trunc i34 %p_Val2_4_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_4)   --->   "%tmp_182 = or i1 %tmp_469, %tmp_467" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_4)   --->   "%tmp_183 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_4)   --->   "%tmp_184 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_183, i1 %tmp_182)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1895 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_4 = icmp ne i6 %tmp_184, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_4)   --->   "%qb_assign_4_4 = and i1 %tmp_95_4_4, %tmp_466" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_4)   --->   "%tmp_96_4_4 = zext i1 %qb_assign_4_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1898 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_4 = add i26 %tmp_96_4_4, %p_Val2_12_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_4)   --->   "%tmp_98_4_4 = xor i1 %tmp_470, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1901 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_4 = and i1 %tmp_468, %tmp_98_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1902 [1/1] (0.42ns)   --->   "%tmp_100_4_4 = xor i1 %tmp_466, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_34)   --->   "%deleted_ones_4_4 = select i1 %carry_4_4_4, i1 %tmp_100_4_4, i1 %tmp_466" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_4)   --->   "%p_Result_27_4_4_no = xor i1 %tmp_468, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_4)   --->   "%tmp_101_4_4 = or i1 %tmp_470, %p_Result_27_4_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_4)   --->   "%p_not_i_4_4 = xor i1 %tmp_466, %carry_4_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_4)   --->   "%brmerge_i_4_4 = or i1 %tmp_470, %p_not_i_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_4)   --->   "%overflow_4_4 = and i1 %brmerge_i_4_4, %tmp_100_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1909 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_34 = and i1 %tmp_470, %deleted_ones_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_4)   --->   "%tmp65 = xor i1 %brmerge40_demorgan_i_34, %tmp_101_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1911 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_4 = and i1 %tmp65, %tmp_466" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_4)   --->   "%brmerge_i_i_4_4 = or i1 %underflow_4_4, %overflow_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_4)   --->   "%tmp66 = or i1 %brmerge40_demorgan_i_34, %tmp_100_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_4)   --->   "%underflow_not_4_4 = or i1 %tmp66, %carry_4_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1915 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_4 = select i1 %brmerge_i_i_4_4, i26 33554431, i26 %p_Val2_13_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_4)   --->   "%p_Val2_13_4_4_118 = select i1 %underflow_4_4, i26 -33554432, i26 %p_Val2_13_4_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1917 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_4 = select i1 %underflow_not_4_4, i26 %p_Val2_13_mux_4_4, i26 %p_Val2_13_4_4_118" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1918 [1/2] (0.67ns)   --->   "%WEIGHT1_4_5_V_load = load i8* %WEIGHT1_4_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1919 [1/1] (0.00ns)   --->   "%OP1_V_4_5 = sext i8 %WEIGHT1_4_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1920 [1/1] (2.53ns)   --->   "%p_Val2_4_5 = mul nsw i34 %OP1_V_4_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_5)   --->   "%p_Val2_12_4_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_5)   --->   "%tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_5)   --->   "%tmp_476 = trunc i34 %p_Val2_4_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_5)   --->   "%tmp_186 = or i1 %tmp_476, %tmp_474" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_5)   --->   "%tmp_187 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_5)   --->   "%tmp_188 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_187, i1 %tmp_186)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1929 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_5 = icmp ne i6 %tmp_188, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_5)   --->   "%qb_assign_4_5 = and i1 %tmp_95_4_5, %tmp_473" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_5)   --->   "%tmp_96_4_5 = zext i1 %qb_assign_4_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1932 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_5 = add i26 %tmp_96_4_5, %p_Val2_12_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_5)   --->   "%tmp_98_4_5 = xor i1 %tmp_477, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_5 = and i1 %tmp_475, %tmp_98_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1936 [1/1] (0.42ns)   --->   "%tmp_100_4_5 = xor i1 %tmp_473, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_35)   --->   "%deleted_ones_4_5 = select i1 %carry_4_4_5, i1 %tmp_100_4_5, i1 %tmp_473" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_5)   --->   "%p_Result_27_4_5_no = xor i1 %tmp_475, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_5)   --->   "%tmp_101_4_5 = or i1 %tmp_477, %p_Result_27_4_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_5)   --->   "%p_not_i_4_5 = xor i1 %tmp_473, %carry_4_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_5)   --->   "%brmerge_i_4_5 = or i1 %tmp_477, %p_not_i_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_5)   --->   "%overflow_4_5 = and i1 %brmerge_i_4_5, %tmp_100_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1943 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_35 = and i1 %tmp_477, %deleted_ones_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_5)   --->   "%tmp67 = xor i1 %brmerge40_demorgan_i_35, %tmp_101_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1945 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_5 = and i1 %tmp67, %tmp_473" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_5)   --->   "%brmerge_i_i_4_5 = or i1 %underflow_4_5, %overflow_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_5)   --->   "%tmp68 = or i1 %brmerge40_demorgan_i_35, %tmp_100_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_5)   --->   "%underflow_not_4_5 = or i1 %tmp68, %carry_4_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1949 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_5 = select i1 %brmerge_i_i_4_5, i26 33554431, i26 %p_Val2_13_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_5)   --->   "%p_Val2_13_4_5_120 = select i1 %underflow_4_5, i26 -33554432, i26 %p_Val2_13_4_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1951 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_5 = select i1 %underflow_not_4_5, i26 %p_Val2_13_mux_4_5, i26 %p_Val2_13_4_5_120" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1952 [1/2] (0.67ns)   --->   "%WEIGHT1_4_6_V_load = load i8* %WEIGHT1_4_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 1953 [1/1] (0.00ns)   --->   "%OP1_V_4_6 = sext i8 %WEIGHT1_4_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1954 [1/1] (2.53ns)   --->   "%p_Val2_4_6 = mul nsw i34 %OP1_V_4_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_6)   --->   "%p_Val2_12_4_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_6)   --->   "%tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_6)   --->   "%tmp_483 = trunc i34 %p_Val2_4_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_6)   --->   "%tmp_190 = or i1 %tmp_483, %tmp_481" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_6)   --->   "%tmp_191 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_4_6)   --->   "%tmp_192 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_191, i1 %tmp_190)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1963 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_4_6 = icmp ne i6 %tmp_192, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_6)   --->   "%qb_assign_4_6 = and i1 %tmp_95_4_6, %tmp_480" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_4_6)   --->   "%tmp_96_4_6 = zext i1 %qb_assign_4_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1966 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_4_6 = add i26 %tmp_96_4_6, %p_Val2_12_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node carry_4_4_6)   --->   "%tmp_98_4_6 = xor i1 %tmp_484, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1969 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_4_6 = and i1 %tmp_482, %tmp_98_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1970 [1/1] (0.42ns)   --->   "%tmp_100_4_6 = xor i1 %tmp_480, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_36)   --->   "%deleted_ones_4_6 = select i1 %carry_4_4_6, i1 %tmp_100_4_6, i1 %tmp_480" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_6)   --->   "%p_Result_27_4_6_no = xor i1 %tmp_482, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_6)   --->   "%tmp_101_4_6 = or i1 %tmp_484, %p_Result_27_4_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_6)   --->   "%p_not_i_4_6 = xor i1 %tmp_480, %carry_4_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_6)   --->   "%brmerge_i_4_6 = or i1 %tmp_484, %p_not_i_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_6)   --->   "%overflow_4_6 = and i1 %brmerge_i_4_6, %tmp_100_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1977 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_36 = and i1 %tmp_484, %deleted_ones_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node underflow_4_6)   --->   "%tmp69 = xor i1 %brmerge40_demorgan_i_36, %tmp_101_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1979 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_4_6 = and i1 %tmp69, %tmp_480" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_4_6)   --->   "%brmerge_i_i_4_6 = or i1 %underflow_4_6, %overflow_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_6)   --->   "%tmp70 = or i1 %brmerge40_demorgan_i_36, %tmp_100_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_6)   --->   "%underflow_not_4_6 = or i1 %tmp70, %carry_4_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1983 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_4_6 = select i1 %brmerge_i_i_4_6, i26 33554431, i26 %p_Val2_13_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4_6)   --->   "%p_Val2_13_4_6_122 = select i1 %underflow_4_6, i26 -33554432, i26 %p_Val2_13_4_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1985 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_4_6 = select i1 %underflow_not_4_6, i26 %p_Val2_13_mux_4_6, i26 %p_Val2_13_4_6_122" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1986 [1/2] (1.23ns)   --->   "%OFM_5_V_load = load i26* %OFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_103_5 = sext i26 %OFM_5_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_104_5 = sext i26 %p_Val2_15_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1989 [1/1] (0.95ns)   --->   "%p_Val2_16_5 = add i27 %tmp_104_5, %tmp_103_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1991 [1/1] (0.95ns)   --->   "%p_Val2_17_5 = add i26 %p_Val2_15_5, %OFM_5_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_125)   --->   "%tmp_108_5 = xor i1 %tmp_493, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_125)   --->   "%underflow_3_5 = and i1 %tmp_492, %tmp_108_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_1)   --->   "%brmerge_i_i3_5 = xor i1 %tmp_492, %tmp_493" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_1)   --->   "%isneg_not_5 = xor i1 %tmp_492, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_1)   --->   "%brmerge8_5 = or i1 %tmp_493, %isneg_not_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_1)   --->   "%p_Val2_17_mux_5 = select i1 %brmerge_i_i3_5, i26 33554431, i26 %p_Val2_17_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1999 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_125 = select i1 %underflow_3_5, i26 -33554432, i26 %p_Val2_17_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2000 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_1 = select i1 %brmerge8_5, i26 %p_Val2_17_mux_5, i26 %p_Val2_17_5_125" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_103_5_1 = sext i26 %p_Val2_14_5_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_104_5_1 = sext i26 %p_Val2_15_5_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2003 [1/1] (0.95ns)   --->   "%p_Val2_16_5_1 = add i27 %tmp_104_5_1, %tmp_103_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2004 [1/1] (0.00ns)   --->   "%tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2005 [1/1] (0.95ns)   --->   "%p_Val2_17_5_1 = add i26 %p_Val2_14_5_1, %p_Val2_15_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_1_127)   --->   "%tmp_108_5_1 = xor i1 %tmp_500, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_1_127)   --->   "%underflow_3_5_1 = and i1 %tmp_499, %tmp_108_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_2)   --->   "%brmerge_i_i3_5_1 = xor i1 %tmp_499, %tmp_500" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_2)   --->   "%isneg_not_5_1 = xor i1 %tmp_499, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_2)   --->   "%brmerge8_5_1 = or i1 %tmp_500, %isneg_not_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_2)   --->   "%p_Val2_17_mux_5_1 = select i1 %brmerge_i_i3_5_1, i26 33554431, i26 %p_Val2_17_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2013 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_1_127 = select i1 %underflow_3_5_1, i26 -33554432, i26 %p_Val2_17_5_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2014 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_2 = select i1 %brmerge8_5_1, i26 %p_Val2_17_mux_5_1, i26 %p_Val2_17_5_1_127" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_103_5_2 = sext i26 %p_Val2_14_5_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_104_5_2 = sext i26 %p_Val2_15_5_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2017 [1/1] (0.95ns)   --->   "%p_Val2_16_5_2 = add i27 %tmp_104_5_2, %tmp_103_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2019 [1/1] (0.95ns)   --->   "%p_Val2_17_5_2 = add i26 %p_Val2_14_5_2, %p_Val2_15_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_2_129)   --->   "%tmp_108_5_2 = xor i1 %tmp_507, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_2_129)   --->   "%underflow_3_5_2 = and i1 %tmp_506, %tmp_108_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_3)   --->   "%brmerge_i_i3_5_2 = xor i1 %tmp_506, %tmp_507" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_3)   --->   "%isneg_not_5_2 = xor i1 %tmp_506, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_3)   --->   "%brmerge8_5_2 = or i1 %tmp_507, %isneg_not_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_3)   --->   "%p_Val2_17_mux_5_2 = select i1 %brmerge_i_i3_5_2, i26 33554431, i26 %p_Val2_17_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2027 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_2_129 = select i1 %underflow_3_5_2, i26 -33554432, i26 %p_Val2_17_5_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2028 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_3 = select i1 %brmerge8_5_2, i26 %p_Val2_17_mux_5_2, i26 %p_Val2_17_5_2_129" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2029 [1/2] (0.67ns)   --->   "%WEIGHT1_5_3_V_load = load i8* %WEIGHT1_5_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2030 [1/1] (0.00ns)   --->   "%OP1_V_5_3 = sext i8 %WEIGHT1_5_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2031 [1/1] (2.53ns)   --->   "%p_Val2_5_3 = mul nsw i34 %OP1_V_5_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_3)   --->   "%p_Val2_12_5_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_3)   --->   "%tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_3)   --->   "%tmp_511 = trunc i34 %p_Val2_5_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_3)   --->   "%tmp_206 = or i1 %tmp_511, %tmp_509" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_3)   --->   "%tmp_207 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_3)   --->   "%tmp_208 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_207, i1 %tmp_206)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2040 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_3 = icmp ne i6 %tmp_208, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_3)   --->   "%qb_assign_5_3 = and i1 %tmp_95_5_3, %tmp_508" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_3)   --->   "%tmp_96_5_3 = zext i1 %qb_assign_5_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2043 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_3 = add i26 %tmp_96_5_3, %p_Val2_12_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_3)   --->   "%tmp_98_5_3 = xor i1 %tmp_512, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2046 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_3 = and i1 %tmp_510, %tmp_98_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2047 [1/1] (0.42ns)   --->   "%tmp_100_5_3 = xor i1 %tmp_508, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_39)   --->   "%deleted_ones_5_3 = select i1 %carry_4_5_3, i1 %tmp_100_5_3, i1 %tmp_508" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_3)   --->   "%p_Result_27_5_3_no = xor i1 %tmp_510, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_3)   --->   "%tmp_101_5_3 = or i1 %tmp_512, %p_Result_27_5_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_3)   --->   "%p_not_i_5_3 = xor i1 %tmp_508, %carry_4_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_3)   --->   "%brmerge_i_5_3 = or i1 %tmp_512, %p_not_i_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_3)   --->   "%overflow_5_3 = and i1 %brmerge_i_5_3, %tmp_100_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2054 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_39 = and i1 %tmp_512, %deleted_ones_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_3)   --->   "%tmp77 = xor i1 %brmerge40_demorgan_i_39, %tmp_101_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2056 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_3 = and i1 %tmp77, %tmp_508" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_3)   --->   "%brmerge_i_i_5_3 = or i1 %underflow_5_3, %overflow_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_3)   --->   "%tmp78 = or i1 %brmerge40_demorgan_i_39, %tmp_100_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_3)   --->   "%underflow_not_5_3 = or i1 %tmp78, %carry_4_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2060 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_3 = select i1 %brmerge_i_i_5_3, i26 33554431, i26 %p_Val2_13_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_3)   --->   "%p_Val2_13_5_3_130 = select i1 %underflow_5_3, i26 -33554432, i26 %p_Val2_13_5_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2062 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_3 = select i1 %underflow_not_5_3, i26 %p_Val2_13_mux_5_3, i26 %p_Val2_13_5_3_130" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_103_5_3 = sext i26 %p_Val2_14_5_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_104_5_3 = sext i26 %p_Val2_15_5_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2065 [1/1] (0.95ns)   --->   "%p_Val2_16_5_3 = add i27 %tmp_104_5_3, %tmp_103_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2067 [1/1] (0.95ns)   --->   "%p_Val2_17_5_3 = add i26 %p_Val2_14_5_3, %p_Val2_15_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2069 [1/2] (0.67ns)   --->   "%WEIGHT1_5_4_V_load = load i8* %WEIGHT1_5_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2070 [1/1] (0.00ns)   --->   "%OP1_V_5_4 = sext i8 %WEIGHT1_5_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2071 [1/1] (2.53ns)   --->   "%p_Val2_5_4 = mul nsw i34 %OP1_V_5_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_4)   --->   "%p_Val2_12_5_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_4)   --->   "%tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_4)   --->   "%tmp_518 = trunc i34 %p_Val2_5_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_4)   --->   "%tmp_210 = or i1 %tmp_518, %tmp_516" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_4)   --->   "%tmp_211 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_4)   --->   "%tmp_212 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_211, i1 %tmp_210)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2080 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_4 = icmp ne i6 %tmp_212, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_4)   --->   "%qb_assign_5_4 = and i1 %tmp_95_5_4, %tmp_515" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_4)   --->   "%tmp_96_5_4 = zext i1 %qb_assign_5_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2083 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_4 = add i26 %tmp_96_5_4, %p_Val2_12_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_4)   --->   "%tmp_98_5_4 = xor i1 %tmp_519, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2086 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_4 = and i1 %tmp_517, %tmp_98_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2087 [1/1] (0.42ns)   --->   "%tmp_100_5_4 = xor i1 %tmp_515, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_40)   --->   "%deleted_ones_5_4 = select i1 %carry_4_5_4, i1 %tmp_100_5_4, i1 %tmp_515" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_4)   --->   "%p_Result_27_5_4_no = xor i1 %tmp_517, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_4)   --->   "%tmp_101_5_4 = or i1 %tmp_519, %p_Result_27_5_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_4)   --->   "%p_not_i_5_4 = xor i1 %tmp_515, %carry_4_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_4)   --->   "%brmerge_i_5_4 = or i1 %tmp_519, %p_not_i_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_4)   --->   "%overflow_5_4 = and i1 %brmerge_i_5_4, %tmp_100_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2094 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_40 = and i1 %tmp_519, %deleted_ones_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_4)   --->   "%tmp79 = xor i1 %brmerge40_demorgan_i_40, %tmp_101_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2096 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_4 = and i1 %tmp79, %tmp_515" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_4)   --->   "%brmerge_i_i_5_4 = or i1 %underflow_5_4, %overflow_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_4)   --->   "%tmp80 = or i1 %brmerge40_demorgan_i_40, %tmp_100_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_4)   --->   "%underflow_not_5_4 = or i1 %tmp80, %carry_4_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2100 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_4 = select i1 %brmerge_i_i_5_4, i26 33554431, i26 %p_Val2_13_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_4)   --->   "%p_Val2_13_5_4_132 = select i1 %underflow_5_4, i26 -33554432, i26 %p_Val2_13_5_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2102 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_4 = select i1 %underflow_not_5_4, i26 %p_Val2_13_mux_5_4, i26 %p_Val2_13_5_4_132" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2103 [1/2] (0.67ns)   --->   "%WEIGHT1_5_5_V_load = load i8* %WEIGHT1_5_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2104 [1/1] (0.00ns)   --->   "%OP1_V_5_5 = sext i8 %WEIGHT1_5_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2105 [1/1] (2.53ns)   --->   "%p_Val2_5_5 = mul nsw i34 %OP1_V_5_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_5)   --->   "%p_Val2_12_5_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_5)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_5)   --->   "%tmp_525 = trunc i34 %p_Val2_5_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_5)   --->   "%tmp_214 = or i1 %tmp_525, %tmp_523" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_5)   --->   "%tmp_215 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_5)   --->   "%tmp_216 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_215, i1 %tmp_214)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2114 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_5 = icmp ne i6 %tmp_216, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_5)   --->   "%qb_assign_5_5 = and i1 %tmp_95_5_5, %tmp_522" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_5)   --->   "%tmp_96_5_5 = zext i1 %qb_assign_5_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2117 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_5 = add i26 %tmp_96_5_5, %p_Val2_12_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_5)   --->   "%tmp_98_5_5 = xor i1 %tmp_526, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2120 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_5 = and i1 %tmp_524, %tmp_98_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2121 [1/1] (0.42ns)   --->   "%tmp_100_5_5 = xor i1 %tmp_522, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_41)   --->   "%deleted_ones_5_5 = select i1 %carry_4_5_5, i1 %tmp_100_5_5, i1 %tmp_522" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_5)   --->   "%p_Result_27_5_5_no = xor i1 %tmp_524, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_5)   --->   "%tmp_101_5_5 = or i1 %tmp_526, %p_Result_27_5_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_5)   --->   "%p_not_i_5_5 = xor i1 %tmp_522, %carry_4_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_5)   --->   "%brmerge_i_5_5 = or i1 %tmp_526, %p_not_i_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_5)   --->   "%overflow_5_5 = and i1 %brmerge_i_5_5, %tmp_100_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2128 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_41 = and i1 %tmp_526, %deleted_ones_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_5)   --->   "%tmp81 = xor i1 %brmerge40_demorgan_i_41, %tmp_101_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2130 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_5 = and i1 %tmp81, %tmp_522" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_5)   --->   "%brmerge_i_i_5_5 = or i1 %underflow_5_5, %overflow_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_5)   --->   "%tmp82 = or i1 %brmerge40_demorgan_i_41, %tmp_100_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_5)   --->   "%underflow_not_5_5 = or i1 %tmp82, %carry_4_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2134 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_5 = select i1 %brmerge_i_i_5_5, i26 33554431, i26 %p_Val2_13_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_5)   --->   "%p_Val2_13_5_5_134 = select i1 %underflow_5_5, i26 -33554432, i26 %p_Val2_13_5_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2136 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_5 = select i1 %underflow_not_5_5, i26 %p_Val2_13_mux_5_5, i26 %p_Val2_13_5_5_134" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2137 [1/2] (0.67ns)   --->   "%WEIGHT1_5_6_V_load = load i8* %WEIGHT1_5_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2138 [1/1] (0.00ns)   --->   "%OP1_V_5_6 = sext i8 %WEIGHT1_5_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2139 [1/1] (2.53ns)   --->   "%p_Val2_5_6 = mul nsw i34 %OP1_V_5_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_6)   --->   "%p_Val2_12_5_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_6)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_6)   --->   "%tmp_532 = trunc i34 %p_Val2_5_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_6)   --->   "%tmp_218 = or i1 %tmp_532, %tmp_530" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_6)   --->   "%tmp_219 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_5_6)   --->   "%tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_219, i1 %tmp_218)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2148 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_5_6 = icmp ne i6 %tmp_220, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_6)   --->   "%qb_assign_5_6 = and i1 %tmp_95_5_6, %tmp_529" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_5_6)   --->   "%tmp_96_5_6 = zext i1 %qb_assign_5_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2151 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_5_6 = add i26 %tmp_96_5_6, %p_Val2_12_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node carry_4_5_6)   --->   "%tmp_98_5_6 = xor i1 %tmp_533, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2154 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_5_6 = and i1 %tmp_531, %tmp_98_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2155 [1/1] (0.42ns)   --->   "%tmp_100_5_6 = xor i1 %tmp_529, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_42)   --->   "%deleted_ones_5_6 = select i1 %carry_4_5_6, i1 %tmp_100_5_6, i1 %tmp_529" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_6)   --->   "%p_Result_27_5_6_no = xor i1 %tmp_531, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_6)   --->   "%tmp_101_5_6 = or i1 %tmp_533, %p_Result_27_5_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_6)   --->   "%p_not_i_5_6 = xor i1 %tmp_529, %carry_4_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_6)   --->   "%brmerge_i_5_6 = or i1 %tmp_533, %p_not_i_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_6)   --->   "%overflow_5_6 = and i1 %brmerge_i_5_6, %tmp_100_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2162 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_42 = and i1 %tmp_533, %deleted_ones_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node underflow_5_6)   --->   "%tmp83 = xor i1 %brmerge40_demorgan_i_42, %tmp_101_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2164 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_5_6 = and i1 %tmp83, %tmp_529" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_5_6)   --->   "%brmerge_i_i_5_6 = or i1 %underflow_5_6, %overflow_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_6)   --->   "%tmp84 = or i1 %brmerge40_demorgan_i_42, %tmp_100_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_6)   --->   "%underflow_not_5_6 = or i1 %tmp84, %carry_4_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2168 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_5_6 = select i1 %brmerge_i_i_5_6, i26 33554431, i26 %p_Val2_13_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5_6)   --->   "%p_Val2_13_5_6_136 = select i1 %underflow_5_6, i26 -33554432, i26 %p_Val2_13_5_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2170 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_5_6 = select i1 %underflow_not_5_6, i26 %p_Val2_13_mux_5_6, i26 %p_Val2_13_5_6_136" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2171 [1/2] (1.23ns)   --->   "%OFM_6_V_load = load i26* %OFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_103_6 = sext i26 %OFM_6_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_104_6 = sext i26 %p_Val2_15_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2174 [1/1] (0.95ns)   --->   "%p_Val2_16_6 = add i27 %tmp_104_6, %tmp_103_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2176 [1/1] (0.95ns)   --->   "%p_Val2_17_6 = add i26 %p_Val2_15_6, %OFM_6_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_139)   --->   "%tmp_108_6 = xor i1 %tmp_542, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_139)   --->   "%underflow_3_6 = and i1 %tmp_541, %tmp_108_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_1)   --->   "%brmerge_i_i3_6 = xor i1 %tmp_541, %tmp_542" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_1)   --->   "%isneg_not_6 = xor i1 %tmp_541, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_1)   --->   "%brmerge8_6 = or i1 %tmp_542, %isneg_not_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_1)   --->   "%p_Val2_17_mux_6 = select i1 %brmerge_i_i3_6, i26 33554431, i26 %p_Val2_17_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2184 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_139 = select i1 %underflow_3_6, i26 -33554432, i26 %p_Val2_17_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2185 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_1 = select i1 %brmerge8_6, i26 %p_Val2_17_mux_6, i26 %p_Val2_17_6_139" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_103_6_1 = sext i26 %p_Val2_14_6_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_104_6_1 = sext i26 %p_Val2_15_6_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2188 [1/1] (0.95ns)   --->   "%p_Val2_16_6_1 = add i27 %tmp_104_6_1, %tmp_103_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2190 [1/1] (0.95ns)   --->   "%p_Val2_17_6_1 = add i26 %p_Val2_14_6_1, %p_Val2_15_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_1_141)   --->   "%tmp_108_6_1 = xor i1 %tmp_549, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_1_141)   --->   "%underflow_3_6_1 = and i1 %tmp_548, %tmp_108_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_2)   --->   "%brmerge_i_i3_6_1 = xor i1 %tmp_548, %tmp_549" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_2)   --->   "%isneg_not_6_1 = xor i1 %tmp_548, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_2)   --->   "%brmerge8_6_1 = or i1 %tmp_549, %isneg_not_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_2)   --->   "%p_Val2_17_mux_6_1 = select i1 %brmerge_i_i3_6_1, i26 33554431, i26 %p_Val2_17_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2198 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_1_141 = select i1 %underflow_3_6_1, i26 -33554432, i26 %p_Val2_17_6_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2199 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_2 = select i1 %brmerge8_6_1, i26 %p_Val2_17_mux_6_1, i26 %p_Val2_17_6_1_141" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_103_6_2 = sext i26 %p_Val2_14_6_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_104_6_2 = sext i26 %p_Val2_15_6_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2202 [1/1] (0.95ns)   --->   "%p_Val2_16_6_2 = add i27 %tmp_104_6_2, %tmp_103_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2204 [1/1] (0.95ns)   --->   "%p_Val2_17_6_2 = add i26 %p_Val2_14_6_2, %p_Val2_15_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_2_143)   --->   "%tmp_108_6_2 = xor i1 %tmp_556, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_2_143)   --->   "%underflow_3_6_2 = and i1 %tmp_555, %tmp_108_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_3)   --->   "%brmerge_i_i3_6_2 = xor i1 %tmp_555, %tmp_556" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_3)   --->   "%isneg_not_6_2 = xor i1 %tmp_555, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_3)   --->   "%brmerge8_6_2 = or i1 %tmp_556, %isneg_not_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_3)   --->   "%p_Val2_17_mux_6_2 = select i1 %brmerge_i_i3_6_2, i26 33554431, i26 %p_Val2_17_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2212 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_2_143 = select i1 %underflow_3_6_2, i26 -33554432, i26 %p_Val2_17_6_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2213 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_3 = select i1 %brmerge8_6_2, i26 %p_Val2_17_mux_6_2, i26 %p_Val2_17_6_2_143" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2214 [1/2] (0.67ns)   --->   "%WEIGHT1_6_3_V_load = load i8* %WEIGHT1_6_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2215 [1/1] (0.00ns)   --->   "%OP1_V_6_3 = sext i8 %WEIGHT1_6_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2216 [1/1] (2.53ns)   --->   "%p_Val2_6_3 = mul nsw i34 %OP1_V_6_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_3)   --->   "%p_Val2_12_6_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_3)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_3)   --->   "%tmp_560 = trunc i34 %p_Val2_6_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_3)   --->   "%tmp_234 = or i1 %tmp_560, %tmp_558" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_3)   --->   "%tmp_235 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_3)   --->   "%tmp_236 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_235, i1 %tmp_234)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2225 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_3 = icmp ne i6 %tmp_236, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_3)   --->   "%qb_assign_6_3 = and i1 %tmp_95_6_3, %tmp_557" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_3)   --->   "%tmp_96_6_3 = zext i1 %qb_assign_6_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2228 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_3 = add i26 %tmp_96_6_3, %p_Val2_12_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_3)   --->   "%tmp_98_6_3 = xor i1 %tmp_561, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2231 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_3 = and i1 %tmp_559, %tmp_98_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2232 [1/1] (0.42ns)   --->   "%tmp_100_6_3 = xor i1 %tmp_557, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_45)   --->   "%deleted_ones_6_3 = select i1 %carry_4_6_3, i1 %tmp_100_6_3, i1 %tmp_557" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_3)   --->   "%p_Result_27_6_3_no = xor i1 %tmp_559, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_3)   --->   "%tmp_101_6_3 = or i1 %tmp_561, %p_Result_27_6_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_3)   --->   "%p_not_i_6_3 = xor i1 %tmp_557, %carry_4_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_3)   --->   "%brmerge_i_6_3 = or i1 %tmp_561, %p_not_i_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_3)   --->   "%overflow_6_3 = and i1 %brmerge_i_6_3, %tmp_100_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2239 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_45 = and i1 %tmp_561, %deleted_ones_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_3)   --->   "%tmp91 = xor i1 %brmerge40_demorgan_i_45, %tmp_101_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2241 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_3 = and i1 %tmp91, %tmp_557" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_3)   --->   "%brmerge_i_i_6_3 = or i1 %underflow_6_3, %overflow_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_3)   --->   "%tmp92 = or i1 %brmerge40_demorgan_i_45, %tmp_100_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_3)   --->   "%underflow_not_6_3 = or i1 %tmp92, %carry_4_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2245 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_3 = select i1 %brmerge_i_i_6_3, i26 33554431, i26 %p_Val2_13_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_3)   --->   "%p_Val2_13_6_3_144 = select i1 %underflow_6_3, i26 -33554432, i26 %p_Val2_13_6_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2247 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_3 = select i1 %underflow_not_6_3, i26 %p_Val2_13_mux_6_3, i26 %p_Val2_13_6_3_144" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_103_6_3 = sext i26 %p_Val2_14_6_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_104_6_3 = sext i26 %p_Val2_15_6_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2250 [1/1] (0.95ns)   --->   "%p_Val2_16_6_3 = add i27 %tmp_104_6_3, %tmp_103_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2252 [1/1] (0.95ns)   --->   "%p_Val2_17_6_3 = add i26 %p_Val2_14_6_3, %p_Val2_15_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2254 [1/2] (0.67ns)   --->   "%WEIGHT1_6_4_V_load = load i8* %WEIGHT1_6_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2255 [1/1] (0.00ns)   --->   "%OP1_V_6_4 = sext i8 %WEIGHT1_6_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2256 [1/1] (2.53ns)   --->   "%p_Val2_6_4 = mul nsw i34 %OP1_V_6_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_4)   --->   "%p_Val2_12_6_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_4)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_4)   --->   "%tmp_567 = trunc i34 %p_Val2_6_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_4)   --->   "%tmp_238 = or i1 %tmp_567, %tmp_565" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_4)   --->   "%tmp_239 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_4)   --->   "%tmp_240 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_239, i1 %tmp_238)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2265 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_4 = icmp ne i6 %tmp_240, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_4)   --->   "%qb_assign_6_4 = and i1 %tmp_95_6_4, %tmp_564" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_4)   --->   "%tmp_96_6_4 = zext i1 %qb_assign_6_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2268 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_4 = add i26 %tmp_96_6_4, %p_Val2_12_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_4)   --->   "%tmp_98_6_4 = xor i1 %tmp_568, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2271 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_4 = and i1 %tmp_566, %tmp_98_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2272 [1/1] (0.42ns)   --->   "%tmp_100_6_4 = xor i1 %tmp_564, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_46)   --->   "%deleted_ones_6_4 = select i1 %carry_4_6_4, i1 %tmp_100_6_4, i1 %tmp_564" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_4)   --->   "%p_Result_27_6_4_no = xor i1 %tmp_566, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_4)   --->   "%tmp_101_6_4 = or i1 %tmp_568, %p_Result_27_6_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_4)   --->   "%p_not_i_6_4 = xor i1 %tmp_564, %carry_4_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_4)   --->   "%brmerge_i_6_4 = or i1 %tmp_568, %p_not_i_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_4)   --->   "%overflow_6_4 = and i1 %brmerge_i_6_4, %tmp_100_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2279 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_46 = and i1 %tmp_568, %deleted_ones_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_4)   --->   "%tmp93 = xor i1 %brmerge40_demorgan_i_46, %tmp_101_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2281 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_4 = and i1 %tmp93, %tmp_564" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_4)   --->   "%brmerge_i_i_6_4 = or i1 %underflow_6_4, %overflow_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_4)   --->   "%tmp94 = or i1 %brmerge40_demorgan_i_46, %tmp_100_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_4)   --->   "%underflow_not_6_4 = or i1 %tmp94, %carry_4_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2285 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_4 = select i1 %brmerge_i_i_6_4, i26 33554431, i26 %p_Val2_13_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_4)   --->   "%p_Val2_13_6_4_146 = select i1 %underflow_6_4, i26 -33554432, i26 %p_Val2_13_6_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2287 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_4 = select i1 %underflow_not_6_4, i26 %p_Val2_13_mux_6_4, i26 %p_Val2_13_6_4_146" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2288 [1/2] (0.67ns)   --->   "%WEIGHT1_6_5_V_load = load i8* %WEIGHT1_6_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2289 [1/1] (0.00ns)   --->   "%OP1_V_6_5 = sext i8 %WEIGHT1_6_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2290 [1/1] (2.53ns)   --->   "%p_Val2_6_5 = mul nsw i34 %OP1_V_6_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_5)   --->   "%p_Val2_12_6_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_5)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_5)   --->   "%tmp_574 = trunc i34 %p_Val2_6_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_5)   --->   "%tmp_242 = or i1 %tmp_574, %tmp_572" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_5)   --->   "%tmp_243 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_5)   --->   "%tmp_244 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_243, i1 %tmp_242)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2299 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_5 = icmp ne i6 %tmp_244, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_5)   --->   "%qb_assign_6_5 = and i1 %tmp_95_6_5, %tmp_571" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_5)   --->   "%tmp_96_6_5 = zext i1 %qb_assign_6_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2302 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_5 = add i26 %tmp_96_6_5, %p_Val2_12_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_5)   --->   "%tmp_98_6_5 = xor i1 %tmp_575, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2305 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_5 = and i1 %tmp_573, %tmp_98_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2306 [1/1] (0.42ns)   --->   "%tmp_100_6_5 = xor i1 %tmp_571, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_47)   --->   "%deleted_ones_6_5 = select i1 %carry_4_6_5, i1 %tmp_100_6_5, i1 %tmp_571" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_5)   --->   "%p_Result_27_6_5_no = xor i1 %tmp_573, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_5)   --->   "%tmp_101_6_5 = or i1 %tmp_575, %p_Result_27_6_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_5)   --->   "%p_not_i_6_5 = xor i1 %tmp_571, %carry_4_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_5)   --->   "%brmerge_i_6_5 = or i1 %tmp_575, %p_not_i_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_5)   --->   "%overflow_6_5 = and i1 %brmerge_i_6_5, %tmp_100_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2313 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_47 = and i1 %tmp_575, %deleted_ones_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_5)   --->   "%tmp95 = xor i1 %brmerge40_demorgan_i_47, %tmp_101_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2315 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_5 = and i1 %tmp95, %tmp_571" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_5)   --->   "%brmerge_i_i_6_5 = or i1 %underflow_6_5, %overflow_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_5)   --->   "%tmp96 = or i1 %brmerge40_demorgan_i_47, %tmp_100_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_5)   --->   "%underflow_not_6_5 = or i1 %tmp96, %carry_4_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2319 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_5 = select i1 %brmerge_i_i_6_5, i26 33554431, i26 %p_Val2_13_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_5)   --->   "%p_Val2_13_6_5_148 = select i1 %underflow_6_5, i26 -33554432, i26 %p_Val2_13_6_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2321 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_5 = select i1 %underflow_not_6_5, i26 %p_Val2_13_mux_6_5, i26 %p_Val2_13_6_5_148" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2322 [1/2] (0.67ns)   --->   "%WEIGHT1_6_6_V_load = load i8* %WEIGHT1_6_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2323 [1/1] (0.00ns)   --->   "%OP1_V_6_6 = sext i8 %WEIGHT1_6_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2324 [1/1] (2.53ns)   --->   "%p_Val2_6_6 = mul nsw i34 %OP1_V_6_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_6)   --->   "%p_Val2_12_6_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_6)   --->   "%tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_6)   --->   "%tmp_581 = trunc i34 %p_Val2_6_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_6)   --->   "%tmp_246 = or i1 %tmp_581, %tmp_579" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_6)   --->   "%tmp_247 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_6_6)   --->   "%tmp_248 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_247, i1 %tmp_246)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2333 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_6_6 = icmp ne i6 %tmp_248, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_6)   --->   "%qb_assign_6_6 = and i1 %tmp_95_6_6, %tmp_578" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_6_6)   --->   "%tmp_96_6_6 = zext i1 %qb_assign_6_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2336 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_6_6 = add i26 %tmp_96_6_6, %p_Val2_12_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node carry_4_6_6)   --->   "%tmp_98_6_6 = xor i1 %tmp_582, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2339 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_6_6 = and i1 %tmp_580, %tmp_98_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2340 [1/1] (0.42ns)   --->   "%tmp_100_6_6 = xor i1 %tmp_578, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_48)   --->   "%deleted_ones_6_6 = select i1 %carry_4_6_6, i1 %tmp_100_6_6, i1 %tmp_578" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_6)   --->   "%p_Result_27_6_6_no = xor i1 %tmp_580, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_6)   --->   "%tmp_101_6_6 = or i1 %tmp_582, %p_Result_27_6_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_6)   --->   "%p_not_i_6_6 = xor i1 %tmp_578, %carry_4_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_6)   --->   "%brmerge_i_6_6 = or i1 %tmp_582, %p_not_i_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_6)   --->   "%overflow_6_6 = and i1 %brmerge_i_6_6, %tmp_100_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2347 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_48 = and i1 %tmp_582, %deleted_ones_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node underflow_6_6)   --->   "%tmp97 = xor i1 %brmerge40_demorgan_i_48, %tmp_101_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2349 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_6_6 = and i1 %tmp97, %tmp_578" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_6_6)   --->   "%brmerge_i_i_6_6 = or i1 %underflow_6_6, %overflow_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_6)   --->   "%tmp98 = or i1 %brmerge40_demorgan_i_48, %tmp_100_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_6)   --->   "%underflow_not_6_6 = or i1 %tmp98, %carry_4_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2353 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_6_6 = select i1 %brmerge_i_i_6_6, i26 33554431, i26 %p_Val2_13_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_6_6)   --->   "%p_Val2_13_6_6_150 = select i1 %underflow_6_6, i26 -33554432, i26 %p_Val2_13_6_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2355 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_6_6 = select i1 %underflow_not_6_6, i26 %p_Val2_13_mux_6_6, i26 %p_Val2_13_6_6_150" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2356 [1/2] (1.23ns)   --->   "%OFM_7_V_load = load i26* %OFM_7_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_6 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_103_7 = sext i26 %OFM_7_V_load to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_104_7 = sext i26 %p_Val2_15_7 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2359 [1/1] (0.95ns)   --->   "%p_Val2_16_7 = add i27 %tmp_104_7, %tmp_103_7" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2361 [1/1] (0.95ns)   --->   "%p_Val2_17_7 = add i26 %p_Val2_15_7, %OFM_7_V_load" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_153)   --->   "%tmp_108_7 = xor i1 %tmp_591, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_153)   --->   "%underflow_3_7 = and i1 %tmp_590, %tmp_108_7" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_1)   --->   "%brmerge_i_i3_7 = xor i1 %tmp_590, %tmp_591" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_1)   --->   "%isneg_not_7 = xor i1 %tmp_590, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_1)   --->   "%brmerge8_7 = or i1 %tmp_591, %isneg_not_7" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_1)   --->   "%p_Val2_17_mux_7 = select i1 %brmerge_i_i3_7, i26 33554431, i26 %p_Val2_17_7" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2369 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_153 = select i1 %underflow_3_7, i26 -33554432, i26 %p_Val2_17_7" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2370 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_1 = select i1 %brmerge8_7, i26 %p_Val2_17_mux_7, i26 %p_Val2_17_7_153" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_103_7_1 = sext i26 %p_Val2_14_7_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_104_7_1 = sext i26 %p_Val2_15_7_1 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2373 [1/1] (0.95ns)   --->   "%p_Val2_16_7_1 = add i27 %tmp_104_7_1, %tmp_103_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_1, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2375 [1/1] (0.95ns)   --->   "%p_Val2_17_7_1 = add i26 %p_Val2_14_7_1, %p_Val2_15_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2376 [1/1] (0.00ns)   --->   "%tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_1, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_1_155)   --->   "%tmp_108_7_1 = xor i1 %tmp_598, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_1_155)   --->   "%underflow_3_7_1 = and i1 %tmp_597, %tmp_108_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_2)   --->   "%brmerge_i_i3_7_1 = xor i1 %tmp_597, %tmp_598" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_2)   --->   "%isneg_not_7_1 = xor i1 %tmp_597, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_2)   --->   "%brmerge8_7_1 = or i1 %tmp_598, %isneg_not_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_2)   --->   "%p_Val2_17_mux_7_1 = select i1 %brmerge_i_i3_7_1, i26 33554431, i26 %p_Val2_17_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2383 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_1_155 = select i1 %underflow_3_7_1, i26 -33554432, i26 %p_Val2_17_7_1" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2384 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_2 = select i1 %brmerge8_7_1, i26 %p_Val2_17_mux_7_1, i26 %p_Val2_17_7_1_155" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_103_7_2 = sext i26 %p_Val2_14_7_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_104_7_2 = sext i26 %p_Val2_15_7_2 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2387 [1/1] (0.95ns)   --->   "%p_Val2_16_7_2 = add i27 %tmp_104_7_2, %tmp_103_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2388 [1/1] (0.00ns)   --->   "%tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_2, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2389 [1/1] (0.95ns)   --->   "%p_Val2_17_7_2 = add i26 %p_Val2_14_7_2, %p_Val2_15_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_2, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_2_157)   --->   "%tmp_108_7_2 = xor i1 %tmp_605, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_2_157)   --->   "%underflow_3_7_2 = and i1 %tmp_604, %tmp_108_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_3)   --->   "%brmerge_i_i3_7_2 = xor i1 %tmp_604, %tmp_605" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_3)   --->   "%isneg_not_7_2 = xor i1 %tmp_604, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_3)   --->   "%brmerge8_7_2 = or i1 %tmp_605, %isneg_not_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_3)   --->   "%p_Val2_17_mux_7_2 = select i1 %brmerge_i_i3_7_2, i26 33554431, i26 %p_Val2_17_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2397 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_2_157 = select i1 %underflow_3_7_2, i26 -33554432, i26 %p_Val2_17_7_2" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2398 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_3 = select i1 %brmerge8_7_2, i26 %p_Val2_17_mux_7_2, i26 %p_Val2_17_7_2_157" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2399 [1/2] (0.67ns)   --->   "%WEIGHT1_7_3_V_load = load i8* %WEIGHT1_7_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2400 [1/1] (0.00ns)   --->   "%OP1_V_7_3 = sext i8 %WEIGHT1_7_3_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2401 [1/1] (2.53ns)   --->   "%p_Val2_7_3 = mul nsw i34 %OP1_V_7_3, %OP2_V_0_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_3)   --->   "%p_Val2_12_7_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_3, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_3)   --->   "%tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_3)   --->   "%tmp_609 = trunc i34 %p_Val2_7_3 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_3)   --->   "%tmp_262 = or i1 %tmp_609, %tmp_607" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_3)   --->   "%tmp_263 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_3, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_3)   --->   "%tmp_264 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_263, i1 %tmp_262)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2410 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_3 = icmp ne i6 %tmp_264, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_3)   --->   "%qb_assign_7_3 = and i1 %tmp_95_7_3, %tmp_606" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_3)   --->   "%tmp_96_7_3 = zext i1 %qb_assign_7_3 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2413 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_3 = add i26 %tmp_96_7_3, %p_Val2_12_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_3, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_3)   --->   "%tmp_98_7_3 = xor i1 %tmp_610, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2416 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_3 = and i1 %tmp_608, %tmp_98_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2417 [1/1] (0.42ns)   --->   "%tmp_100_7_3 = xor i1 %tmp_606, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_51)   --->   "%deleted_ones_7_3 = select i1 %carry_4_7_3, i1 %tmp_100_7_3, i1 %tmp_606" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_3)   --->   "%p_Result_27_7_3_no = xor i1 %tmp_608, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_3)   --->   "%tmp_101_7_3 = or i1 %tmp_610, %p_Result_27_7_3_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_3)   --->   "%p_not_i_7_3 = xor i1 %tmp_606, %carry_4_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_3)   --->   "%brmerge_i_7_3 = or i1 %tmp_610, %p_not_i_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_3)   --->   "%overflow_7_3 = and i1 %brmerge_i_7_3, %tmp_100_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2424 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_51 = and i1 %tmp_610, %deleted_ones_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_3)   --->   "%tmp105 = xor i1 %brmerge40_demorgan_i_51, %tmp_101_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2426 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_3 = and i1 %tmp105, %tmp_606" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_3)   --->   "%brmerge_i_i_7_3 = or i1 %underflow_7_3, %overflow_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_3)   --->   "%tmp106 = or i1 %brmerge40_demorgan_i_51, %tmp_100_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_3)   --->   "%underflow_not_7_3 = or i1 %tmp106, %carry_4_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2430 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_3 = select i1 %brmerge_i_i_7_3, i26 33554431, i26 %p_Val2_13_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_3)   --->   "%p_Val2_13_7_3_158 = select i1 %underflow_7_3, i26 -33554432, i26 %p_Val2_13_7_3" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2432 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_3 = select i1 %underflow_not_7_3, i26 %p_Val2_13_mux_7_3, i26 %p_Val2_13_7_3_158" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2433 [1/1] (0.00ns)   --->   "%tmp_103_7_3 = sext i26 %p_Val2_14_7_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_104_7_3 = sext i26 %p_Val2_15_7_3 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2435 [1/1] (0.95ns)   --->   "%p_Val2_16_7_3 = add i27 %tmp_104_7_3, %tmp_103_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_3, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2437 [1/1] (0.95ns)   --->   "%p_Val2_17_7_3 = add i26 %p_Val2_14_7_3, %p_Val2_15_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_3, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_6 : Operation 2439 [1/2] (0.67ns)   --->   "%WEIGHT1_7_4_V_load = load i8* %WEIGHT1_7_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2440 [1/1] (0.00ns)   --->   "%OP1_V_7_4 = sext i8 %WEIGHT1_7_4_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2441 [1/1] (2.53ns)   --->   "%p_Val2_7_4 = mul nsw i34 %OP1_V_7_4, %OP2_V_0_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_4)   --->   "%p_Val2_12_7_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_4, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_4)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_4)   --->   "%tmp_616 = trunc i34 %p_Val2_7_4 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_4)   --->   "%tmp_266 = or i1 %tmp_616, %tmp_614" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_4)   --->   "%tmp_267 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_4, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_4)   --->   "%tmp_268 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_267, i1 %tmp_266)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2450 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_4 = icmp ne i6 %tmp_268, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_4)   --->   "%qb_assign_7_4 = and i1 %tmp_95_7_4, %tmp_613" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_4)   --->   "%tmp_96_7_4 = zext i1 %qb_assign_7_4 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2453 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_4 = add i26 %tmp_96_7_4, %p_Val2_12_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_4, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_4)   --->   "%tmp_98_7_4 = xor i1 %tmp_617, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2456 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_4 = and i1 %tmp_615, %tmp_98_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2457 [1/1] (0.42ns)   --->   "%tmp_100_7_4 = xor i1 %tmp_613, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_52)   --->   "%deleted_ones_7_4 = select i1 %carry_4_7_4, i1 %tmp_100_7_4, i1 %tmp_613" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_4)   --->   "%p_Result_27_7_4_no = xor i1 %tmp_615, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_4)   --->   "%tmp_101_7_4 = or i1 %tmp_617, %p_Result_27_7_4_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_4)   --->   "%p_not_i_7_4 = xor i1 %tmp_613, %carry_4_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_4)   --->   "%brmerge_i_7_4 = or i1 %tmp_617, %p_not_i_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_4)   --->   "%overflow_7_4 = and i1 %brmerge_i_7_4, %tmp_100_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2464 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_52 = and i1 %tmp_617, %deleted_ones_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_4)   --->   "%tmp107 = xor i1 %brmerge40_demorgan_i_52, %tmp_101_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2466 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_4 = and i1 %tmp107, %tmp_613" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_4)   --->   "%brmerge_i_i_7_4 = or i1 %underflow_7_4, %overflow_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_4)   --->   "%tmp108 = or i1 %brmerge40_demorgan_i_52, %tmp_100_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_4)   --->   "%underflow_not_7_4 = or i1 %tmp108, %carry_4_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2470 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_4 = select i1 %brmerge_i_i_7_4, i26 33554431, i26 %p_Val2_13_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_4)   --->   "%p_Val2_13_7_4_160 = select i1 %underflow_7_4, i26 -33554432, i26 %p_Val2_13_7_4" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2472 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_4 = select i1 %underflow_not_7_4, i26 %p_Val2_13_mux_7_4, i26 %p_Val2_13_7_4_160" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2473 [1/2] (0.67ns)   --->   "%WEIGHT1_7_5_V_load = load i8* %WEIGHT1_7_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2474 [1/1] (0.00ns)   --->   "%OP1_V_7_5 = sext i8 %WEIGHT1_7_5_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2475 [1/1] (2.53ns)   --->   "%p_Val2_7_5 = mul nsw i34 %OP1_V_7_5, %OP2_V_0_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_5)   --->   "%p_Val2_12_7_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_5, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_5)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_5)   --->   "%tmp_623 = trunc i34 %p_Val2_7_5 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_5)   --->   "%tmp_270 = or i1 %tmp_623, %tmp_621" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_5)   --->   "%tmp_271 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_5, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_5)   --->   "%tmp_272 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_271, i1 %tmp_270)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2484 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_5 = icmp ne i6 %tmp_272, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_5)   --->   "%qb_assign_7_5 = and i1 %tmp_95_7_5, %tmp_620" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_5)   --->   "%tmp_96_7_5 = zext i1 %qb_assign_7_5 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2487 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_5 = add i26 %tmp_96_7_5, %p_Val2_12_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_5, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_5)   --->   "%tmp_98_7_5 = xor i1 %tmp_624, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2490 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_5 = and i1 %tmp_622, %tmp_98_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2491 [1/1] (0.42ns)   --->   "%tmp_100_7_5 = xor i1 %tmp_620, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_53)   --->   "%deleted_ones_7_5 = select i1 %carry_4_7_5, i1 %tmp_100_7_5, i1 %tmp_620" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_5)   --->   "%p_Result_27_7_5_no = xor i1 %tmp_622, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_5)   --->   "%tmp_101_7_5 = or i1 %tmp_624, %p_Result_27_7_5_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_5)   --->   "%p_not_i_7_5 = xor i1 %tmp_620, %carry_4_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_5)   --->   "%brmerge_i_7_5 = or i1 %tmp_624, %p_not_i_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_5)   --->   "%overflow_7_5 = and i1 %brmerge_i_7_5, %tmp_100_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2498 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_53 = and i1 %tmp_624, %deleted_ones_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_5)   --->   "%tmp109 = xor i1 %brmerge40_demorgan_i_53, %tmp_101_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2500 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_5 = and i1 %tmp109, %tmp_620" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_5)   --->   "%brmerge_i_i_7_5 = or i1 %underflow_7_5, %overflow_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_5)   --->   "%tmp110 = or i1 %brmerge40_demorgan_i_53, %tmp_100_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_5)   --->   "%underflow_not_7_5 = or i1 %tmp110, %carry_4_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2504 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_5 = select i1 %brmerge_i_i_7_5, i26 33554431, i26 %p_Val2_13_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_5)   --->   "%p_Val2_13_7_5_162 = select i1 %underflow_7_5, i26 -33554432, i26 %p_Val2_13_7_5" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2506 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_5 = select i1 %underflow_not_7_5, i26 %p_Val2_13_mux_7_5, i26 %p_Val2_13_7_5_162" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2507 [1/2] (0.67ns)   --->   "%WEIGHT1_7_6_V_load = load i8* %WEIGHT1_7_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_6 : Operation 2508 [1/1] (0.00ns)   --->   "%OP1_V_7_6 = sext i8 %WEIGHT1_7_6_V_load to i34" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2509 [1/1] (2.53ns)   --->   "%p_Val2_7_6 = mul nsw i34 %OP1_V_7_6, %OP2_V_0_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 33)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_6)   --->   "%p_Val2_12_7_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_6, i32 7, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_6)   --->   "%tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 6)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 32)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_6)   --->   "%tmp_630 = trunc i34 %p_Val2_7_6 to i1" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_6)   --->   "%tmp_274 = or i1 %tmp_630, %tmp_628" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_6)   --->   "%tmp_275 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_6, i32 1, i32 5)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node tmp_95_7_6)   --->   "%tmp_276 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_275, i1 %tmp_274)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2518 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp_95_7_6 = icmp ne i6 %tmp_276, 0" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_6)   --->   "%qb_assign_7_6 = and i1 %tmp_95_7_6, %tmp_627" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_7_6)   --->   "%tmp_96_7_6 = zext i1 %qb_assign_7_6 to i26" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2521 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_13_7_6 = add i26 %tmp_96_7_6, %p_Val2_12_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_6, i32 25)" [LURAM-Test/TEST_REF.cpp:83]
ST_6 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node carry_4_7_6)   --->   "%tmp_98_7_6 = xor i1 %tmp_631, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2524 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_4_7_6 = and i1 %tmp_629, %tmp_98_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2525 [1/1] (0.42ns)   --->   "%tmp_100_7_6 = xor i1 %tmp_627, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_54)   --->   "%deleted_ones_7_6 = select i1 %carry_4_7_6, i1 %tmp_100_7_6, i1 %tmp_627" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_6)   --->   "%p_Result_27_7_6_no = xor i1 %tmp_629, true" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_6)   --->   "%tmp_101_7_6 = or i1 %tmp_631, %p_Result_27_7_6_no" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_6)   --->   "%p_not_i_7_6 = xor i1 %tmp_627, %carry_4_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_6)   --->   "%brmerge_i_7_6 = or i1 %tmp_631, %p_not_i_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_6)   --->   "%overflow_7_6 = and i1 %brmerge_i_7_6, %tmp_100_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2532 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_54 = and i1 %tmp_631, %deleted_ones_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_6)   --->   "%tmp111 = xor i1 %brmerge40_demorgan_i_54, %tmp_101_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2534 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_7_6 = and i1 %tmp111, %tmp_627" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13_mux_7_6)   --->   "%brmerge_i_i_7_6 = or i1 %underflow_7_6, %overflow_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_6)   --->   "%tmp112 = or i1 %brmerge40_demorgan_i_54, %tmp_100_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_6)   --->   "%underflow_not_7_6 = or i1 %tmp112, %carry_4_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2538 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_13_mux_7_6 = select i1 %brmerge_i_i_7_6, i26 33554431, i26 %p_Val2_13_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_7_6)   --->   "%p_Val2_13_7_6_164 = select i1 %underflow_7_6, i26 -33554432, i26 %p_Val2_13_7_6" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2540 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_15_7_6 = select i1 %underflow_not_7_6, i26 %p_Val2_13_mux_7_6, i26 %p_Val2_13_7_6_164" [LURAM-Test/TEST_REF.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 7> : 7.94ns
ST_7 : Operation 2541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1521, i64 1521, i64 1521)"
ST_7 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [LURAM-Test/TEST_REF.cpp:74]
ST_7 : Operation 2543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:76]
ST_7 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_3_60)   --->   "%tmp_108_0_3 = xor i1 %tmp_245, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_3_60)   --->   "%underflow_3_0_3 = and i1 %tmp_241, %tmp_108_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_4)   --->   "%brmerge_i_i3_0_3 = xor i1 %tmp_241, %tmp_245" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_4)   --->   "%isneg_not_0_3 = xor i1 %tmp_241, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_4)   --->   "%brmerge8_0_3 = or i1 %tmp_245, %isneg_not_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_4)   --->   "%p_Val2_17_mux_0_3 = select i1 %brmerge_i_i3_0_3, i26 33554431, i26 %p_Val2_17_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2550 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_3_60 = select i1 %underflow_3_0_3, i26 -33554432, i26 %p_Val2_17_0_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2551 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_4 = select i1 %brmerge8_0_3, i26 %p_Val2_17_mux_0_3, i26 %p_Val2_17_0_3_60" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_103_0_4 = sext i26 %p_Val2_14_0_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_104_0_4 = sext i26 %p_Val2_15_0_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2554 [1/1] (0.95ns)   --->   "%p_Val2_16_0_4 = add i27 %tmp_104_0_4, %tmp_103_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2556 [1/1] (0.95ns)   --->   "%p_Val2_17_0_4 = add i26 %p_Val2_14_0_4, %p_Val2_15_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_4_62)   --->   "%tmp_108_0_4 = xor i1 %tmp_273, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_4_62)   --->   "%underflow_3_0_4 = and i1 %tmp_269, %tmp_108_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_5)   --->   "%brmerge_i_i3_0_4 = xor i1 %tmp_269, %tmp_273" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_5)   --->   "%isneg_not_0_4 = xor i1 %tmp_269, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_5)   --->   "%brmerge8_0_4 = or i1 %tmp_273, %isneg_not_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_5)   --->   "%p_Val2_17_mux_0_4 = select i1 %brmerge_i_i3_0_4, i26 33554431, i26 %p_Val2_17_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2564 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_4_62 = select i1 %underflow_3_0_4, i26 -33554432, i26 %p_Val2_17_0_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2565 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_5 = select i1 %brmerge8_0_4, i26 %p_Val2_17_mux_0_4, i26 %p_Val2_17_0_4_62" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_103_0_5 = sext i26 %p_Val2_14_0_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_104_0_5 = sext i26 %p_Val2_15_0_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2568 [1/1] (0.95ns)   --->   "%p_Val2_16_0_5 = add i27 %tmp_104_0_5, %tmp_103_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2570 [1/1] (0.95ns)   --->   "%p_Val2_17_0_5 = add i26 %p_Val2_14_0_5, %p_Val2_15_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2571 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_5_64)   --->   "%tmp_108_0_5 = xor i1 %tmp_283, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_5_64)   --->   "%underflow_3_0_5 = and i1 %tmp_282, %tmp_108_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_6)   --->   "%brmerge_i_i3_0_5 = xor i1 %tmp_282, %tmp_283" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_6)   --->   "%isneg_not_0_5 = xor i1 %tmp_282, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_6)   --->   "%brmerge8_0_5 = or i1 %tmp_283, %isneg_not_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_0_6)   --->   "%p_Val2_17_mux_0_5 = select i1 %brmerge_i_i3_0_5, i26 33554431, i26 %p_Val2_17_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2578 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_5_64 = select i1 %underflow_3_0_5, i26 -33554432, i26 %p_Val2_17_0_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2579 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_0_6 = select i1 %brmerge8_0_5, i26 %p_Val2_17_mux_0_5, i26 %p_Val2_17_0_5_64" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_103_0_6 = sext i26 %p_Val2_14_0_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_104_0_6 = sext i26 %p_Val2_15_0_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2582 [1/1] (0.95ns)   --->   "%p_Val2_16_0_6 = add i27 %tmp_104_0_6, %tmp_103_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2584 [1/1] (0.95ns)   --->   "%p_Val2_17_0_6 = add i26 %p_Val2_14_0_6, %p_Val2_15_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_6_66)   --->   "%tmp_108_0_6 = xor i1 %tmp_290, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_0_6_66)   --->   "%underflow_3_0_6 = and i1 %tmp_289, %tmp_108_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_0_6)   --->   "%brmerge_i_i3_0_6 = xor i1 %tmp_289, %tmp_290" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_0_6)   --->   "%isneg_not_0_6 = xor i1 %tmp_289, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_0_6)   --->   "%brmerge8_0_6 = or i1 %tmp_290, %isneg_not_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_0_6)   --->   "%p_Val2_17_mux_0_6 = select i1 %brmerge_i_i3_0_6, i26 33554431, i26 %p_Val2_17_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2592 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_0_6_66 = select i1 %underflow_3_0_6, i26 -33554432, i26 %p_Val2_17_0_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2593 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_0_6 = select i1 %brmerge8_0_6, i26 %p_Val2_17_mux_0_6, i26 %p_Val2_17_0_6_66" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2594 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_0_6, i26* %OFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_3_75)   --->   "%tmp_108_1_3 = xor i1 %tmp_318, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_3_75)   --->   "%underflow_3_1_3 = and i1 %tmp_317, %tmp_108_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_4)   --->   "%brmerge_i_i3_1_3 = xor i1 %tmp_317, %tmp_318" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_4)   --->   "%isneg_not_1_3 = xor i1 %tmp_317, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_4)   --->   "%brmerge8_1_3 = or i1 %tmp_318, %isneg_not_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_4)   --->   "%p_Val2_17_mux_1_3 = select i1 %brmerge_i_i3_1_3, i26 33554431, i26 %p_Val2_17_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2601 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_3_75 = select i1 %underflow_3_1_3, i26 -33554432, i26 %p_Val2_17_1_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2602 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_4 = select i1 %brmerge8_1_3, i26 %p_Val2_17_mux_1_3, i26 %p_Val2_17_1_3_75" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_103_1_4 = sext i26 %p_Val2_14_1_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_104_1_4 = sext i26 %p_Val2_15_1_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2605 [1/1] (0.95ns)   --->   "%p_Val2_16_1_4 = add i27 %tmp_104_1_4, %tmp_103_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2607 [1/1] (0.95ns)   --->   "%p_Val2_17_1_4 = add i26 %p_Val2_14_1_4, %p_Val2_15_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_4_77)   --->   "%tmp_108_1_4 = xor i1 %tmp_325, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_4_77)   --->   "%underflow_3_1_4 = and i1 %tmp_324, %tmp_108_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_5)   --->   "%brmerge_i_i3_1_4 = xor i1 %tmp_324, %tmp_325" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_5)   --->   "%isneg_not_1_4 = xor i1 %tmp_324, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_5)   --->   "%brmerge8_1_4 = or i1 %tmp_325, %isneg_not_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_5)   --->   "%p_Val2_17_mux_1_4 = select i1 %brmerge_i_i3_1_4, i26 33554431, i26 %p_Val2_17_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2615 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_4_77 = select i1 %underflow_3_1_4, i26 -33554432, i26 %p_Val2_17_1_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2616 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_5 = select i1 %brmerge8_1_4, i26 %p_Val2_17_mux_1_4, i26 %p_Val2_17_1_4_77" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2617 [1/1] (0.00ns)   --->   "%tmp_103_1_5 = sext i26 %p_Val2_14_1_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_104_1_5 = sext i26 %p_Val2_15_1_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2619 [1/1] (0.95ns)   --->   "%p_Val2_16_1_5 = add i27 %tmp_104_1_5, %tmp_103_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2620 [1/1] (0.00ns)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2621 [1/1] (0.95ns)   --->   "%p_Val2_17_1_5 = add i26 %p_Val2_14_1_5, %p_Val2_15_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2622 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_5_79)   --->   "%tmp_108_1_5 = xor i1 %tmp_332, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_5_79)   --->   "%underflow_3_1_5 = and i1 %tmp_331, %tmp_108_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_6)   --->   "%brmerge_i_i3_1_5 = xor i1 %tmp_331, %tmp_332" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_6)   --->   "%isneg_not_1_5 = xor i1 %tmp_331, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_6)   --->   "%brmerge8_1_5 = or i1 %tmp_332, %isneg_not_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1_6)   --->   "%p_Val2_17_mux_1_5 = select i1 %brmerge_i_i3_1_5, i26 33554431, i26 %p_Val2_17_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2629 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_5_79 = select i1 %underflow_3_1_5, i26 -33554432, i26 %p_Val2_17_1_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2630 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_1_6 = select i1 %brmerge8_1_5, i26 %p_Val2_17_mux_1_5, i26 %p_Val2_17_1_5_79" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_103_1_6 = sext i26 %p_Val2_14_1_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2632 [1/1] (0.00ns)   --->   "%tmp_104_1_6 = sext i26 %p_Val2_15_1_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2633 [1/1] (0.95ns)   --->   "%p_Val2_16_1_6 = add i27 %tmp_104_1_6, %tmp_103_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2635 [1/1] (0.95ns)   --->   "%p_Val2_17_1_6 = add i26 %p_Val2_14_1_6, %p_Val2_15_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_6_81)   --->   "%tmp_108_1_6 = xor i1 %tmp_339, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_1_6_81)   --->   "%underflow_3_1_6 = and i1 %tmp_338, %tmp_108_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_1_6)   --->   "%brmerge_i_i3_1_6 = xor i1 %tmp_338, %tmp_339" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_1_6)   --->   "%isneg_not_1_6 = xor i1 %tmp_338, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_1_6)   --->   "%brmerge8_1_6 = or i1 %tmp_339, %isneg_not_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_1_6)   --->   "%p_Val2_17_mux_1_6 = select i1 %brmerge_i_i3_1_6, i26 33554431, i26 %p_Val2_17_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2643 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_1_6_81 = select i1 %underflow_3_1_6, i26 -33554432, i26 %p_Val2_17_1_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2644 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_1_6 = select i1 %brmerge8_1_6, i26 %p_Val2_17_mux_1_6, i26 %p_Val2_17_1_6_81" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2645 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_1_6, i26* %OFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_3_89)   --->   "%tmp_108_2_3 = xor i1 %tmp_367, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_3_89)   --->   "%underflow_3_2_3 = and i1 %tmp_366, %tmp_108_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_4)   --->   "%brmerge_i_i3_2_3 = xor i1 %tmp_366, %tmp_367" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_4)   --->   "%isneg_not_2_3 = xor i1 %tmp_366, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_4)   --->   "%brmerge8_2_3 = or i1 %tmp_367, %isneg_not_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_4)   --->   "%p_Val2_17_mux_2_3 = select i1 %brmerge_i_i3_2_3, i26 33554431, i26 %p_Val2_17_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2652 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_3_89 = select i1 %underflow_3_2_3, i26 -33554432, i26 %p_Val2_17_2_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2653 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_4 = select i1 %brmerge8_2_3, i26 %p_Val2_17_mux_2_3, i26 %p_Val2_17_2_3_89" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_103_2_4 = sext i26 %p_Val2_14_2_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_104_2_4 = sext i26 %p_Val2_15_2_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2656 [1/1] (0.95ns)   --->   "%p_Val2_16_2_4 = add i27 %tmp_104_2_4, %tmp_103_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2658 [1/1] (0.95ns)   --->   "%p_Val2_17_2_4 = add i26 %p_Val2_14_2_4, %p_Val2_15_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_4_91)   --->   "%tmp_108_2_4 = xor i1 %tmp_374, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_4_91)   --->   "%underflow_3_2_4 = and i1 %tmp_373, %tmp_108_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_5)   --->   "%brmerge_i_i3_2_4 = xor i1 %tmp_373, %tmp_374" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_5)   --->   "%isneg_not_2_4 = xor i1 %tmp_373, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_5)   --->   "%brmerge8_2_4 = or i1 %tmp_374, %isneg_not_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_5)   --->   "%p_Val2_17_mux_2_4 = select i1 %brmerge_i_i3_2_4, i26 33554431, i26 %p_Val2_17_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2666 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_4_91 = select i1 %underflow_3_2_4, i26 -33554432, i26 %p_Val2_17_2_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2667 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_5 = select i1 %brmerge8_2_4, i26 %p_Val2_17_mux_2_4, i26 %p_Val2_17_2_4_91" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_103_2_5 = sext i26 %p_Val2_14_2_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_104_2_5 = sext i26 %p_Val2_15_2_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2670 [1/1] (0.95ns)   --->   "%p_Val2_16_2_5 = add i27 %tmp_104_2_5, %tmp_103_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2672 [1/1] (0.95ns)   --->   "%p_Val2_17_2_5 = add i26 %p_Val2_14_2_5, %p_Val2_15_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_5_93)   --->   "%tmp_108_2_5 = xor i1 %tmp_381, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_5_93)   --->   "%underflow_3_2_5 = and i1 %tmp_380, %tmp_108_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_6)   --->   "%brmerge_i_i3_2_5 = xor i1 %tmp_380, %tmp_381" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_6)   --->   "%isneg_not_2_5 = xor i1 %tmp_380, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_6)   --->   "%brmerge8_2_5 = or i1 %tmp_381, %isneg_not_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2_6)   --->   "%p_Val2_17_mux_2_5 = select i1 %brmerge_i_i3_2_5, i26 33554431, i26 %p_Val2_17_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2680 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_5_93 = select i1 %underflow_3_2_5, i26 -33554432, i26 %p_Val2_17_2_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2681 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_2_6 = select i1 %brmerge8_2_5, i26 %p_Val2_17_mux_2_5, i26 %p_Val2_17_2_5_93" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_103_2_6 = sext i26 %p_Val2_14_2_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_104_2_6 = sext i26 %p_Val2_15_2_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2684 [1/1] (0.95ns)   --->   "%p_Val2_16_2_6 = add i27 %tmp_104_2_6, %tmp_103_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2686 [1/1] (0.95ns)   --->   "%p_Val2_17_2_6 = add i26 %p_Val2_14_2_6, %p_Val2_15_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_6_95)   --->   "%tmp_108_2_6 = xor i1 %tmp_388, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_2_6_95)   --->   "%underflow_3_2_6 = and i1 %tmp_387, %tmp_108_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_2_6)   --->   "%brmerge_i_i3_2_6 = xor i1 %tmp_387, %tmp_388" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_2_6)   --->   "%isneg_not_2_6 = xor i1 %tmp_387, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_2_6)   --->   "%brmerge8_2_6 = or i1 %tmp_388, %isneg_not_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_2_6)   --->   "%p_Val2_17_mux_2_6 = select i1 %brmerge_i_i3_2_6, i26 33554431, i26 %p_Val2_17_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2694 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_2_6_95 = select i1 %underflow_3_2_6, i26 -33554432, i26 %p_Val2_17_2_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2695 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_2_6 = select i1 %brmerge8_2_6, i26 %p_Val2_17_mux_2_6, i26 %p_Val2_17_2_6_95" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2696 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_2_6, i26* %OFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_3_103)   --->   "%tmp_108_3_3 = xor i1 %tmp_416, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_3_103)   --->   "%underflow_3_3_3 = and i1 %tmp_415, %tmp_108_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_4)   --->   "%brmerge_i_i3_3_3 = xor i1 %tmp_415, %tmp_416" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_4)   --->   "%isneg_not_3_3 = xor i1 %tmp_415, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_4)   --->   "%brmerge8_3_3 = or i1 %tmp_416, %isneg_not_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_4)   --->   "%p_Val2_17_mux_3_3 = select i1 %brmerge_i_i3_3_3, i26 33554431, i26 %p_Val2_17_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2703 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_3_103 = select i1 %underflow_3_3_3, i26 -33554432, i26 %p_Val2_17_3_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2704 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_4 = select i1 %brmerge8_3_3, i26 %p_Val2_17_mux_3_3, i26 %p_Val2_17_3_3_103" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_103_3_4 = sext i26 %p_Val2_14_3_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2706 [1/1] (0.00ns)   --->   "%tmp_104_3_4 = sext i26 %p_Val2_15_3_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2707 [1/1] (0.95ns)   --->   "%p_Val2_16_3_4 = add i27 %tmp_104_3_4, %tmp_103_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2709 [1/1] (0.95ns)   --->   "%p_Val2_17_3_4 = add i26 %p_Val2_14_3_4, %p_Val2_15_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_4_105)   --->   "%tmp_108_3_4 = xor i1 %tmp_423, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_4_105)   --->   "%underflow_3_3_4 = and i1 %tmp_422, %tmp_108_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_5)   --->   "%brmerge_i_i3_3_4 = xor i1 %tmp_422, %tmp_423" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_5)   --->   "%isneg_not_3_4 = xor i1 %tmp_422, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_5)   --->   "%brmerge8_3_4 = or i1 %tmp_423, %isneg_not_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_5)   --->   "%p_Val2_17_mux_3_4 = select i1 %brmerge_i_i3_3_4, i26 33554431, i26 %p_Val2_17_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2717 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_4_105 = select i1 %underflow_3_3_4, i26 -33554432, i26 %p_Val2_17_3_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2718 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_5 = select i1 %brmerge8_3_4, i26 %p_Val2_17_mux_3_4, i26 %p_Val2_17_3_4_105" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_103_3_5 = sext i26 %p_Val2_14_3_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2720 [1/1] (0.00ns)   --->   "%tmp_104_3_5 = sext i26 %p_Val2_15_3_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2721 [1/1] (0.95ns)   --->   "%p_Val2_16_3_5 = add i27 %tmp_104_3_5, %tmp_103_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2723 [1/1] (0.95ns)   --->   "%p_Val2_17_3_5 = add i26 %p_Val2_14_3_5, %p_Val2_15_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_5_107)   --->   "%tmp_108_3_5 = xor i1 %tmp_430, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_5_107)   --->   "%underflow_3_3_5 = and i1 %tmp_429, %tmp_108_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_6)   --->   "%brmerge_i_i3_3_5 = xor i1 %tmp_429, %tmp_430" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_6)   --->   "%isneg_not_3_5 = xor i1 %tmp_429, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_6)   --->   "%brmerge8_3_5 = or i1 %tmp_430, %isneg_not_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3_6)   --->   "%p_Val2_17_mux_3_5 = select i1 %brmerge_i_i3_3_5, i26 33554431, i26 %p_Val2_17_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2731 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_5_107 = select i1 %underflow_3_3_5, i26 -33554432, i26 %p_Val2_17_3_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2732 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_3_6 = select i1 %brmerge8_3_5, i26 %p_Val2_17_mux_3_5, i26 %p_Val2_17_3_5_107" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp_103_3_6 = sext i26 %p_Val2_14_3_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_104_3_6 = sext i26 %p_Val2_15_3_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2735 [1/1] (0.95ns)   --->   "%p_Val2_16_3_6 = add i27 %tmp_104_3_6, %tmp_103_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2737 [1/1] (0.95ns)   --->   "%p_Val2_17_3_6 = add i26 %p_Val2_14_3_6, %p_Val2_15_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2738 [1/1] (0.00ns)   --->   "%tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_6_109)   --->   "%tmp_108_3_6 = xor i1 %tmp_437, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_3_6_109)   --->   "%underflow_3_3_6 = and i1 %tmp_436, %tmp_108_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_3_6)   --->   "%brmerge_i_i3_3_6 = xor i1 %tmp_436, %tmp_437" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_3_6)   --->   "%isneg_not_3_6 = xor i1 %tmp_436, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_3_6)   --->   "%brmerge8_3_6 = or i1 %tmp_437, %isneg_not_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_3_6)   --->   "%p_Val2_17_mux_3_6 = select i1 %brmerge_i_i3_3_6, i26 33554431, i26 %p_Val2_17_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2745 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_3_6_109 = select i1 %underflow_3_3_6, i26 -33554432, i26 %p_Val2_17_3_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2746 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_3_6 = select i1 %brmerge8_3_6, i26 %p_Val2_17_mux_3_6, i26 %p_Val2_17_3_6_109" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2747 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_3_6, i26* %OFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_3_117)   --->   "%tmp_108_4_3 = xor i1 %tmp_465, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_3_117)   --->   "%underflow_3_4_3 = and i1 %tmp_464, %tmp_108_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_4)   --->   "%brmerge_i_i3_4_3 = xor i1 %tmp_464, %tmp_465" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_4)   --->   "%isneg_not_4_3 = xor i1 %tmp_464, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_4)   --->   "%brmerge8_4_3 = or i1 %tmp_465, %isneg_not_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_4)   --->   "%p_Val2_17_mux_4_3 = select i1 %brmerge_i_i3_4_3, i26 33554431, i26 %p_Val2_17_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2754 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_3_117 = select i1 %underflow_3_4_3, i26 -33554432, i26 %p_Val2_17_4_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2755 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_4 = select i1 %brmerge8_4_3, i26 %p_Val2_17_mux_4_3, i26 %p_Val2_17_4_3_117" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2756 [1/1] (0.00ns)   --->   "%tmp_103_4_4 = sext i26 %p_Val2_14_4_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_104_4_4 = sext i26 %p_Val2_15_4_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2758 [1/1] (0.95ns)   --->   "%p_Val2_16_4_4 = add i27 %tmp_104_4_4, %tmp_103_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2760 [1/1] (0.95ns)   --->   "%p_Val2_17_4_4 = add i26 %p_Val2_14_4_4, %p_Val2_15_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_4_119)   --->   "%tmp_108_4_4 = xor i1 %tmp_472, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_4_119)   --->   "%underflow_3_4_4 = and i1 %tmp_471, %tmp_108_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_5)   --->   "%brmerge_i_i3_4_4 = xor i1 %tmp_471, %tmp_472" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_5)   --->   "%isneg_not_4_4 = xor i1 %tmp_471, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_5)   --->   "%brmerge8_4_4 = or i1 %tmp_472, %isneg_not_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_5)   --->   "%p_Val2_17_mux_4_4 = select i1 %brmerge_i_i3_4_4, i26 33554431, i26 %p_Val2_17_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2768 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_4_119 = select i1 %underflow_3_4_4, i26 -33554432, i26 %p_Val2_17_4_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2769 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_5 = select i1 %brmerge8_4_4, i26 %p_Val2_17_mux_4_4, i26 %p_Val2_17_4_4_119" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_103_4_5 = sext i26 %p_Val2_14_4_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_104_4_5 = sext i26 %p_Val2_15_4_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2772 [1/1] (0.95ns)   --->   "%p_Val2_16_4_5 = add i27 %tmp_104_4_5, %tmp_103_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2773 [1/1] (0.00ns)   --->   "%tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2774 [1/1] (0.95ns)   --->   "%p_Val2_17_4_5 = add i26 %p_Val2_14_4_5, %p_Val2_15_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2775 [1/1] (0.00ns)   --->   "%tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_5_121)   --->   "%tmp_108_4_5 = xor i1 %tmp_479, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_5_121)   --->   "%underflow_3_4_5 = and i1 %tmp_478, %tmp_108_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_6)   --->   "%brmerge_i_i3_4_5 = xor i1 %tmp_478, %tmp_479" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_6)   --->   "%isneg_not_4_5 = xor i1 %tmp_478, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_6)   --->   "%brmerge8_4_5 = or i1 %tmp_479, %isneg_not_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4_6)   --->   "%p_Val2_17_mux_4_5 = select i1 %brmerge_i_i3_4_5, i26 33554431, i26 %p_Val2_17_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2782 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_5_121 = select i1 %underflow_3_4_5, i26 -33554432, i26 %p_Val2_17_4_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2783 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_4_6 = select i1 %brmerge8_4_5, i26 %p_Val2_17_mux_4_5, i26 %p_Val2_17_4_5_121" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2784 [1/1] (0.00ns)   --->   "%tmp_103_4_6 = sext i26 %p_Val2_14_4_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2785 [1/1] (0.00ns)   --->   "%tmp_104_4_6 = sext i26 %p_Val2_15_4_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2786 [1/1] (0.95ns)   --->   "%p_Val2_16_4_6 = add i27 %tmp_104_4_6, %tmp_103_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2787 [1/1] (0.00ns)   --->   "%tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2788 [1/1] (0.95ns)   --->   "%p_Val2_17_4_6 = add i26 %p_Val2_14_4_6, %p_Val2_15_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2789 [1/1] (0.00ns)   --->   "%tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_6_123)   --->   "%tmp_108_4_6 = xor i1 %tmp_486, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_4_6_123)   --->   "%underflow_3_4_6 = and i1 %tmp_485, %tmp_108_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_4_6)   --->   "%brmerge_i_i3_4_6 = xor i1 %tmp_485, %tmp_486" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_4_6)   --->   "%isneg_not_4_6 = xor i1 %tmp_485, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_4_6)   --->   "%brmerge8_4_6 = or i1 %tmp_486, %isneg_not_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_4_6)   --->   "%p_Val2_17_mux_4_6 = select i1 %brmerge_i_i3_4_6, i26 33554431, i26 %p_Val2_17_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2796 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_4_6_123 = select i1 %underflow_3_4_6, i26 -33554432, i26 %p_Val2_17_4_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2797 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_4_6 = select i1 %brmerge8_4_6, i26 %p_Val2_17_mux_4_6, i26 %p_Val2_17_4_6_123" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2798 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_4_6, i26* %OFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_3_131)   --->   "%tmp_108_5_3 = xor i1 %tmp_514, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_3_131)   --->   "%underflow_3_5_3 = and i1 %tmp_513, %tmp_108_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_4)   --->   "%brmerge_i_i3_5_3 = xor i1 %tmp_513, %tmp_514" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_4)   --->   "%isneg_not_5_3 = xor i1 %tmp_513, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_4)   --->   "%brmerge8_5_3 = or i1 %tmp_514, %isneg_not_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_4)   --->   "%p_Val2_17_mux_5_3 = select i1 %brmerge_i_i3_5_3, i26 33554431, i26 %p_Val2_17_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2805 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_3_131 = select i1 %underflow_3_5_3, i26 -33554432, i26 %p_Val2_17_5_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2806 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_4 = select i1 %brmerge8_5_3, i26 %p_Val2_17_mux_5_3, i26 %p_Val2_17_5_3_131" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_103_5_4 = sext i26 %p_Val2_14_5_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp_104_5_4 = sext i26 %p_Val2_15_5_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2809 [1/1] (0.95ns)   --->   "%p_Val2_16_5_4 = add i27 %tmp_104_5_4, %tmp_103_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2811 [1/1] (0.95ns)   --->   "%p_Val2_17_5_4 = add i26 %p_Val2_14_5_4, %p_Val2_15_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_4_133)   --->   "%tmp_108_5_4 = xor i1 %tmp_521, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_4_133)   --->   "%underflow_3_5_4 = and i1 %tmp_520, %tmp_108_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_5)   --->   "%brmerge_i_i3_5_4 = xor i1 %tmp_520, %tmp_521" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_5)   --->   "%isneg_not_5_4 = xor i1 %tmp_520, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_5)   --->   "%brmerge8_5_4 = or i1 %tmp_521, %isneg_not_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_5)   --->   "%p_Val2_17_mux_5_4 = select i1 %brmerge_i_i3_5_4, i26 33554431, i26 %p_Val2_17_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2819 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_4_133 = select i1 %underflow_3_5_4, i26 -33554432, i26 %p_Val2_17_5_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2820 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_5 = select i1 %brmerge8_5_4, i26 %p_Val2_17_mux_5_4, i26 %p_Val2_17_5_4_133" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp_103_5_5 = sext i26 %p_Val2_14_5_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_104_5_5 = sext i26 %p_Val2_15_5_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2823 [1/1] (0.95ns)   --->   "%p_Val2_16_5_5 = add i27 %tmp_104_5_5, %tmp_103_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2824 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2825 [1/1] (0.95ns)   --->   "%p_Val2_17_5_5 = add i26 %p_Val2_14_5_5, %p_Val2_15_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_5_135)   --->   "%tmp_108_5_5 = xor i1 %tmp_528, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_5_135)   --->   "%underflow_3_5_5 = and i1 %tmp_527, %tmp_108_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_6)   --->   "%brmerge_i_i3_5_5 = xor i1 %tmp_527, %tmp_528" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_6)   --->   "%isneg_not_5_5 = xor i1 %tmp_527, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_6)   --->   "%brmerge8_5_5 = or i1 %tmp_528, %isneg_not_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5_6)   --->   "%p_Val2_17_mux_5_5 = select i1 %brmerge_i_i3_5_5, i26 33554431, i26 %p_Val2_17_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2833 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_5_135 = select i1 %underflow_3_5_5, i26 -33554432, i26 %p_Val2_17_5_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2834 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_5_6 = select i1 %brmerge8_5_5, i26 %p_Val2_17_mux_5_5, i26 %p_Val2_17_5_5_135" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_103_5_6 = sext i26 %p_Val2_14_5_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_104_5_6 = sext i26 %p_Val2_15_5_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2837 [1/1] (0.95ns)   --->   "%p_Val2_16_5_6 = add i27 %tmp_104_5_6, %tmp_103_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2839 [1/1] (0.95ns)   --->   "%p_Val2_17_5_6 = add i26 %p_Val2_14_5_6, %p_Val2_15_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_6_137)   --->   "%tmp_108_5_6 = xor i1 %tmp_535, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_5_6_137)   --->   "%underflow_3_5_6 = and i1 %tmp_534, %tmp_108_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_5_6)   --->   "%brmerge_i_i3_5_6 = xor i1 %tmp_534, %tmp_535" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_5_6)   --->   "%isneg_not_5_6 = xor i1 %tmp_534, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_5_6)   --->   "%brmerge8_5_6 = or i1 %tmp_535, %isneg_not_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_5_6)   --->   "%p_Val2_17_mux_5_6 = select i1 %brmerge_i_i3_5_6, i26 33554431, i26 %p_Val2_17_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2847 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_5_6_137 = select i1 %underflow_3_5_6, i26 -33554432, i26 %p_Val2_17_5_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2848 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_5_6 = select i1 %brmerge8_5_6, i26 %p_Val2_17_mux_5_6, i26 %p_Val2_17_5_6_137" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2849 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_5_6, i26* %OFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_3_145)   --->   "%tmp_108_6_3 = xor i1 %tmp_563, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_3_145)   --->   "%underflow_3_6_3 = and i1 %tmp_562, %tmp_108_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_4)   --->   "%brmerge_i_i3_6_3 = xor i1 %tmp_562, %tmp_563" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_4)   --->   "%isneg_not_6_3 = xor i1 %tmp_562, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_4)   --->   "%brmerge8_6_3 = or i1 %tmp_563, %isneg_not_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_4)   --->   "%p_Val2_17_mux_6_3 = select i1 %brmerge_i_i3_6_3, i26 33554431, i26 %p_Val2_17_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2856 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_3_145 = select i1 %underflow_3_6_3, i26 -33554432, i26 %p_Val2_17_6_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2857 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_4 = select i1 %brmerge8_6_3, i26 %p_Val2_17_mux_6_3, i26 %p_Val2_17_6_3_145" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_103_6_4 = sext i26 %p_Val2_14_6_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2859 [1/1] (0.00ns)   --->   "%tmp_104_6_4 = sext i26 %p_Val2_15_6_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2860 [1/1] (0.95ns)   --->   "%p_Val2_16_6_4 = add i27 %tmp_104_6_4, %tmp_103_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2862 [1/1] (0.95ns)   --->   "%p_Val2_17_6_4 = add i26 %p_Val2_14_6_4, %p_Val2_15_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_4_147)   --->   "%tmp_108_6_4 = xor i1 %tmp_570, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_4_147)   --->   "%underflow_3_6_4 = and i1 %tmp_569, %tmp_108_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_5)   --->   "%brmerge_i_i3_6_4 = xor i1 %tmp_569, %tmp_570" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_5)   --->   "%isneg_not_6_4 = xor i1 %tmp_569, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_5)   --->   "%brmerge8_6_4 = or i1 %tmp_570, %isneg_not_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_5)   --->   "%p_Val2_17_mux_6_4 = select i1 %brmerge_i_i3_6_4, i26 33554431, i26 %p_Val2_17_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2870 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_4_147 = select i1 %underflow_3_6_4, i26 -33554432, i26 %p_Val2_17_6_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2871 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_5 = select i1 %brmerge8_6_4, i26 %p_Val2_17_mux_6_4, i26 %p_Val2_17_6_4_147" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2872 [1/1] (0.00ns)   --->   "%tmp_103_6_5 = sext i26 %p_Val2_14_6_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2873 [1/1] (0.00ns)   --->   "%tmp_104_6_5 = sext i26 %p_Val2_15_6_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2874 [1/1] (0.95ns)   --->   "%p_Val2_16_6_5 = add i27 %tmp_104_6_5, %tmp_103_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2875 [1/1] (0.00ns)   --->   "%tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2876 [1/1] (0.95ns)   --->   "%p_Val2_17_6_5 = add i26 %p_Val2_14_6_5, %p_Val2_15_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_5_149)   --->   "%tmp_108_6_5 = xor i1 %tmp_577, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_5_149)   --->   "%underflow_3_6_5 = and i1 %tmp_576, %tmp_108_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_6)   --->   "%brmerge_i_i3_6_5 = xor i1 %tmp_576, %tmp_577" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_6)   --->   "%isneg_not_6_5 = xor i1 %tmp_576, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_6)   --->   "%brmerge8_6_5 = or i1 %tmp_577, %isneg_not_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_6_6)   --->   "%p_Val2_17_mux_6_5 = select i1 %brmerge_i_i3_6_5, i26 33554431, i26 %p_Val2_17_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2884 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_5_149 = select i1 %underflow_3_6_5, i26 -33554432, i26 %p_Val2_17_6_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2885 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_6_6 = select i1 %brmerge8_6_5, i26 %p_Val2_17_mux_6_5, i26 %p_Val2_17_6_5_149" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_103_6_6 = sext i26 %p_Val2_14_6_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_104_6_6 = sext i26 %p_Val2_15_6_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2888 [1/1] (0.95ns)   --->   "%p_Val2_16_6_6 = add i27 %tmp_104_6_6, %tmp_103_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2890 [1/1] (0.95ns)   --->   "%p_Val2_17_6_6 = add i26 %p_Val2_14_6_6, %p_Val2_15_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_6_151)   --->   "%tmp_108_6_6 = xor i1 %tmp_584, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_6_6_151)   --->   "%underflow_3_6_6 = and i1 %tmp_583, %tmp_108_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_6_6)   --->   "%brmerge_i_i3_6_6 = xor i1 %tmp_583, %tmp_584" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_6_6)   --->   "%isneg_not_6_6 = xor i1 %tmp_583, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_6_6)   --->   "%brmerge8_6_6 = or i1 %tmp_584, %isneg_not_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_6_6)   --->   "%p_Val2_17_mux_6_6 = select i1 %brmerge_i_i3_6_6, i26 33554431, i26 %p_Val2_17_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2898 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_6_6_151 = select i1 %underflow_3_6_6, i26 -33554432, i26 %p_Val2_17_6_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2899 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_6_6 = select i1 %brmerge8_6_6, i26 %p_Val2_17_mux_6_6, i26 %p_Val2_17_6_6_151" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2900 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_6_6, i26* %OFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_3_159)   --->   "%tmp_108_7_3 = xor i1 %tmp_612, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_3_159)   --->   "%underflow_3_7_3 = and i1 %tmp_611, %tmp_108_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_4)   --->   "%brmerge_i_i3_7_3 = xor i1 %tmp_611, %tmp_612" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_4)   --->   "%isneg_not_7_3 = xor i1 %tmp_611, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_4)   --->   "%brmerge8_7_3 = or i1 %tmp_612, %isneg_not_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_4)   --->   "%p_Val2_17_mux_7_3 = select i1 %brmerge_i_i3_7_3, i26 33554431, i26 %p_Val2_17_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2907 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_3_159 = select i1 %underflow_3_7_3, i26 -33554432, i26 %p_Val2_17_7_3" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2908 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_4 = select i1 %brmerge8_7_3, i26 %p_Val2_17_mux_7_3, i26 %p_Val2_17_7_3_159" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_103_7_4 = sext i26 %p_Val2_14_7_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2910 [1/1] (0.00ns)   --->   "%tmp_104_7_4 = sext i26 %p_Val2_15_7_4 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2911 [1/1] (0.95ns)   --->   "%p_Val2_16_7_4 = add i27 %tmp_104_7_4, %tmp_103_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_4, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2913 [1/1] (0.95ns)   --->   "%p_Val2_17_7_4 = add i26 %p_Val2_14_7_4, %p_Val2_15_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_4, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_4_161)   --->   "%tmp_108_7_4 = xor i1 %tmp_619, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_4_161)   --->   "%underflow_3_7_4 = and i1 %tmp_618, %tmp_108_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_5)   --->   "%brmerge_i_i3_7_4 = xor i1 %tmp_618, %tmp_619" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_5)   --->   "%isneg_not_7_4 = xor i1 %tmp_618, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_5)   --->   "%brmerge8_7_4 = or i1 %tmp_619, %isneg_not_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_5)   --->   "%p_Val2_17_mux_7_4 = select i1 %brmerge_i_i3_7_4, i26 33554431, i26 %p_Val2_17_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2921 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_4_161 = select i1 %underflow_3_7_4, i26 -33554432, i26 %p_Val2_17_7_4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2922 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_5 = select i1 %brmerge8_7_4, i26 %p_Val2_17_mux_7_4, i26 %p_Val2_17_7_4_161" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_103_7_5 = sext i26 %p_Val2_14_7_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_104_7_5 = sext i26 %p_Val2_15_7_5 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2925 [1/1] (0.95ns)   --->   "%p_Val2_16_7_5 = add i27 %tmp_104_7_5, %tmp_103_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_5, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2927 [1/1] (0.95ns)   --->   "%p_Val2_17_7_5 = add i26 %p_Val2_14_7_5, %p_Val2_15_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_5, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_5_163)   --->   "%tmp_108_7_5 = xor i1 %tmp_626, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_5_163)   --->   "%underflow_3_7_5 = and i1 %tmp_625, %tmp_108_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_6)   --->   "%brmerge_i_i3_7_5 = xor i1 %tmp_625, %tmp_626" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_6)   --->   "%isneg_not_7_5 = xor i1 %tmp_625, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_6)   --->   "%brmerge8_7_5 = or i1 %tmp_626, %isneg_not_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_7_6)   --->   "%p_Val2_17_mux_7_5 = select i1 %brmerge_i_i3_7_5, i26 33554431, i26 %p_Val2_17_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2935 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_5_163 = select i1 %underflow_3_7_5, i26 -33554432, i26 %p_Val2_17_7_5" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2936 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_14_7_6 = select i1 %brmerge8_7_5, i26 %p_Val2_17_mux_7_5, i26 %p_Val2_17_7_5_163" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_103_7_6 = sext i26 %p_Val2_14_7_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_104_7_6 = sext i26 %p_Val2_15_7_6 to i27" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2939 [1/1] (0.95ns)   --->   "%p_Val2_16_7_6 = add i27 %tmp_104_7_6, %tmp_103_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_6, i32 26)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2941 [1/1] (0.95ns)   --->   "%p_Val2_17_7_6 = add i26 %p_Val2_14_7_6, %p_Val2_15_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_6, i32 25)" [LURAM-Test/TEST_REF.cpp:84]
ST_7 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_6_165)   --->   "%tmp_108_7_6 = xor i1 %tmp_633, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17_7_6_165)   --->   "%underflow_3_7_6 = and i1 %tmp_632, %tmp_108_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_7_6)   --->   "%brmerge_i_i3_7_6 = xor i1 %tmp_632, %tmp_633" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_7_6)   --->   "%isneg_not_7_6 = xor i1 %tmp_632, true" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_7_6)   --->   "%brmerge8_7_6 = or i1 %tmp_633, %isneg_not_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node this_assign_5_1_7_6)   --->   "%p_Val2_17_mux_7_6 = select i1 %brmerge_i_i3_7_6, i26 33554431, i26 %p_Val2_17_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2949 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_17_7_6_165 = select i1 %underflow_3_7_6, i26 -33554432, i26 %p_Val2_17_7_6" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2950 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_5_1_7_6 = select i1 %brmerge8_7_6, i26 %p_Val2_17_mux_7_6, i26 %p_Val2_17_7_6_165" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2951 [1/1] (1.23ns)   --->   "store i26 %this_assign_5_1_7_6, i26* %OFM_7_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:84]   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 169> <RAM>
ST_7 : Operation 2952 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)" [LURAM-Test/TEST_REF.cpp:87]
ST_7 : Operation 2953 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:74]

 <State 8> : 0.00ns
ST_8 : Operation 2954 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:91]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.02ns
The critical path consists of the following:
	wire read on port 'custom_Tc' [79]  (0 ns)
	'add' operation ('tmp_s', LURAM-Test/TEST_REF.cpp:74) [84]  (1.02 ns)
	'icmp' operation ('tmp_49', LURAM-Test/TEST_REF.cpp:74) [89]  (0.991 ns)
	'select' operation ('smax3', LURAM-Test/TEST_REF.cpp:74) [90]  (0 ns)
	'sub' operation ('tmp_50', LURAM-Test/TEST_REF.cpp:68) [91]  (1.02 ns)

 <State 2>: 7.95ns
The critical path consists of the following:
	'mul' operation ('bound', LURAM-Test/TEST_REF.cpp:68) [94]  (3.42 ns)
	'mul' operation ('bound2', LURAM-Test/TEST_REF.cpp:68) [97]  (4.53 ns)

 <State 3>: 5.45ns
The critical path consists of the following:
	'mul' operation ('bound3', LURAM-Test/TEST_REF.cpp:68) [100]  (5.45 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', LURAM-Test/TEST_REF.cpp:68) with incoming values : ('indvar_flatten_next6', LURAM-Test/TEST_REF.cpp:68) [107]  (0 ns)
	'icmp' operation ('exitcond_flatten', LURAM-Test/TEST_REF.cpp:68) [119]  (1.22 ns)
	'select' operation ('exitcond_flatten_mid_4', LURAM-Test/TEST_REF.cpp:68) [129]  (0.48 ns)
	'select' operation ('trr_mid1', LURAM-Test/TEST_REF.cpp:68) [131]  (0.48 ns)
	'add' operation ('trr_1', LURAM-Test/TEST_REF.cpp:72) [198]  (1.02 ns)
	'sub' operation ('tmp_52_mid1', LURAM-Test/TEST_REF.cpp:83) [200]  (1.02 ns)
	'select' operation ('tmp_101', LURAM-Test/TEST_REF.cpp:83) [204]  (0.48 ns)
	'mul' operation ('tmp_57', LURAM-Test/TEST_REF.cpp:83) [205]  (0.494 ns)
	'add' operation ('tmp_61', LURAM-Test/TEST_REF.cpp:83) [211]  (2.04 ns)
	'getelementptr' operation ('IFM_0_V_addr', LURAM-Test/TEST_REF.cpp:83) [213]  (0 ns)
	'load' operation ('IFM_0_V_load', LURAM-Test/TEST_REF.cpp:83) on array 'IFM_0_V' [230]  (1.24 ns)

 <State 5>: 7.79ns
The critical path consists of the following:
	'load' operation ('IFM_0_V_load', LURAM-Test/TEST_REF.cpp:83) on array 'IFM_0_V' [230]  (1.24 ns)
	'mul' operation ('p_Val2_1_67', LURAM-Test/TEST_REF.cpp:83) [582]  (2.53 ns)
	'or' operation ('tmp_82', LURAM-Test/TEST_REF.cpp:83) [588]  (0 ns)
	'icmp' operation ('tmp_95_1', LURAM-Test/TEST_REF.cpp:83) [591]  (0.785 ns)
	'and' operation ('qb_assign_1', LURAM-Test/TEST_REF.cpp:83) [592]  (0 ns)
	'add' operation ('p_Val2_13_1', LURAM-Test/TEST_REF.cpp:83) [594]  (0.955 ns)
	'xor' operation ('tmp_98_1', LURAM-Test/TEST_REF.cpp:83) [596]  (0 ns)
	'and' operation ('carry_4_1', LURAM-Test/TEST_REF.cpp:83) [597]  (0.422 ns)
	'select' operation ('deleted_ones_1', LURAM-Test/TEST_REF.cpp:83) [599]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_1', LURAM-Test/TEST_REF.cpp:83) [605]  (0.48 ns)
	'xor' operation ('tmp15', LURAM-Test/TEST_REF.cpp:83) [606]  (0 ns)
	'and' operation ('underflow_1', LURAM-Test/TEST_REF.cpp:83) [607]  (0.422 ns)
	'or' operation ('brmerge_i_i_1', LURAM-Test/TEST_REF.cpp:83) [608]  (0 ns)
	'select' operation ('p_Val2_13_mux_1', LURAM-Test/TEST_REF.cpp:83) [611]  (0.48 ns)
	'select' operation ('p_Val2_15_1', LURAM-Test/TEST_REF.cpp:83) [613]  (0.48 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	'load' operation ('IFM_3_V_load', LURAM-Test/TEST_REF.cpp:83) on array 'IFM_3_V' [381]  (1.24 ns)
	'mul' operation ('p_Val2_0_3', LURAM-Test/TEST_REF.cpp:83) [383]  (2.53 ns)
	'or' operation ('tmp_66', LURAM-Test/TEST_REF.cpp:83) [389]  (0 ns)
	'icmp' operation ('tmp_95_0_3', LURAM-Test/TEST_REF.cpp:83) [392]  (0.785 ns)
	'and' operation ('qb_assign_0_3', LURAM-Test/TEST_REF.cpp:83) [393]  (0 ns)
	'add' operation ('p_Val2_13_0_3', LURAM-Test/TEST_REF.cpp:83) [395]  (0.955 ns)
	'xor' operation ('tmp_98_0_3', LURAM-Test/TEST_REF.cpp:83) [397]  (0 ns)
	'and' operation ('carry_4_0_3', LURAM-Test/TEST_REF.cpp:83) [398]  (0.422 ns)
	'select' operation ('deleted_ones_0_3', LURAM-Test/TEST_REF.cpp:83) [400]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_55', LURAM-Test/TEST_REF.cpp:83) [406]  (0.48 ns)
	'xor' operation ('tmp7', LURAM-Test/TEST_REF.cpp:83) [407]  (0 ns)
	'and' operation ('underflow_0_3', LURAM-Test/TEST_REF.cpp:83) [408]  (0.422 ns)
	'or' operation ('brmerge_i_i_0_3', LURAM-Test/TEST_REF.cpp:83) [409]  (0 ns)
	'select' operation ('p_Val2_13_mux_0_3', LURAM-Test/TEST_REF.cpp:83) [412]  (0.48 ns)
	'select' operation ('p_Val2_15_0_3', LURAM-Test/TEST_REF.cpp:83) [414]  (0.48 ns)
	'add' operation ('p_Val2_16_0_3', LURAM-Test/TEST_REF.cpp:84) [417]  (0.955 ns)

 <State 7>: 7.94ns
The critical path consists of the following:
	'xor' operation ('tmp_108_0_3', LURAM-Test/TEST_REF.cpp:84) [421]  (0 ns)
	'and' operation ('underflow_3_0_3', LURAM-Test/TEST_REF.cpp:84) [422]  (0 ns)
	'select' operation ('p_Val2_17_0_3_60', LURAM-Test/TEST_REF.cpp:84) [427]  (0.48 ns)
	'select' operation ('p_Val2_14_0_4', LURAM-Test/TEST_REF.cpp:84) [428]  (0.48 ns)
	'add' operation ('p_Val2_16_0_4', LURAM-Test/TEST_REF.cpp:84) [467]  (0.955 ns)
	'and' operation ('underflow_3_0_4', LURAM-Test/TEST_REF.cpp:84) [472]  (0 ns)
	'select' operation ('p_Val2_17_0_4_62', LURAM-Test/TEST_REF.cpp:84) [477]  (0.48 ns)
	'select' operation ('p_Val2_14_0_5', LURAM-Test/TEST_REF.cpp:84) [478]  (0.48 ns)
	'add' operation ('p_Val2_17_0_5', LURAM-Test/TEST_REF.cpp:84) [519]  (0.955 ns)
	'select' operation ('p_Val2_17_0_5_64', LURAM-Test/TEST_REF.cpp:84) [527]  (0.48 ns)
	'select' operation ('p_Val2_14_0_6', LURAM-Test/TEST_REF.cpp:84) [528]  (0.48 ns)
	'add' operation ('p_Val2_17_0_6', LURAM-Test/TEST_REF.cpp:84) [569]  (0.955 ns)
	'select' operation ('p_Val2_17_0_6_66', LURAM-Test/TEST_REF.cpp:84) [577]  (0.48 ns)
	'select' operation ('this_assign_5_1_0_6', LURAM-Test/TEST_REF.cpp:84) [578]  (0.48 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:84) of variable 'this_assign_5_1_0_6', LURAM-Test/TEST_REF.cpp:84 on array 'OFM_0_V' [579]  (1.24 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
