
---------- Begin Simulation Statistics ----------
final_tick                               259070588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110430                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653712                       # Number of bytes of host memory used
host_op_rate                                   203433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   905.55                       # Real time elapsed on the host
host_tick_rate                              286091924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.259071                       # Number of seconds simulated
sim_ticks                                259070588500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.181412                       # CPI: cycles per instruction
system.cpu.discardedOps                          4405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       300387329                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.192998                       # IPC: instructions per cycle
system.cpu.numCycles                        518141177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       217753848                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1314055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2630336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1332902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2666122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            246                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658328                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650053                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650238                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648837                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986845                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2721                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83731811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83731811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83731865                       # number of overall hits
system.cpu.dcache.overall_hits::total        83731865                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2648307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2648307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2648324                       # number of overall misses
system.cpu.dcache.overall_misses::total       2648324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 321834648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321834648500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 321834648500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321834648500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030659                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121524.675387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121524.675387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121523.895301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121523.895301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1326065                       # number of writebacks
system.cpu.dcache.writebacks::total           1326065                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315436                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1332871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1332871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1332879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1332879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157452227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157452227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157453006500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157453006500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 118130.131873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118130.131873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 118130.007675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118130.007675                       # average overall mshr miss latency
system.cpu.dcache.replacements                1332751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    150481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    150481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17336.520737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17336.520737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    139188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    139188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004221                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16135.868305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16135.868305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81696967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81696967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2639627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2639627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 321684167500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 321684167500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121867.281817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121867.281817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1324245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1324245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157313039000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157313039000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 118794.512345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 118794.512345                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           54                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            54                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.239437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.239437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       779500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       779500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.980771                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85064812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1332879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.820356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.980771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87713136                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87713136                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071298                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086504                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169204                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32004615                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32004615                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32004615                       # number of overall hits
system.cpu.icache.overall_hits::total        32004615                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.icache.overall_misses::total           341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29142000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29142000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29142000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29142000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32004956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32004956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32004956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32004956                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85460.410557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85460.410557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85460.410557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85460.410557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.icache.writebacks::total               151                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28801000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28801000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28801000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84460.410557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84460.410557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84460.410557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84460.410557                       # average overall mshr miss latency
system.cpu.icache.replacements                    151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32004615                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32004615                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29142000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29142000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32004956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32004956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85460.410557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85460.410557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28801000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28801000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84460.410557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84460.410557                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           170.944221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32004956                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          93856.175953                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   170.944221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32005297                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32005297                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 259070588500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16847                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16918                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data               16847                       # number of overall hits
system.l2.overall_hits::total                   16918                       # number of overall hits
system.l2.demand_misses::.cpu.inst                270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316032                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               270                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316032                       # number of overall misses
system.l2.overall_misses::total               1316302                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 155246383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155273742000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27359000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 155246383000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155273742000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1332879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1333220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1332879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1333220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.791789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987310                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.791789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987310                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101329.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117965.507678                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117962.095325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101329.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117965.507678                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117962.095325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1313847                       # number of writebacks
system.l2.writebacks::total                   1313847                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24498500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 142085476500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142109975000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24498500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 142085476500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 142109975000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.788856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.788856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91072.490706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107965.718330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107962.266000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91072.490706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107965.718330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107962.266000                       # average overall mshr miss latency
system.l2.replacements                        1314287                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1326065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1326065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1326065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1326065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          149                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              149                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          149                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          149                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8370                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 155228220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155228220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1324245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1324245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117965.779424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117965.779424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 142069470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 142069470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107965.779424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107965.779424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27359000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27359000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.791789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.791789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101329.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101329.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24498500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24498500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.788856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91072.490706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91072.490706                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18163000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18163000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115687.898089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115687.898089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 107426.174497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107426.174497                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2031.999099                       # Cycle average of tags in use
system.l2.tags.total_refs                     2665207                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.049389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.253005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2029.696705                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1534                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6646771                       # Number of tag accesses
system.l2.tags.data_accesses                  6646771                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000297646750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       287402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       287403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7695840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4985254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1313847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255388                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265172                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255388                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 162661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 164033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 282917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 282994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 286428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 287578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 287580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 287407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 288555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 288560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 288558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 288558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 287413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 287409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 287411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 287408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 167379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 167300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       287403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.319823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.173117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.896721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        287396    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        287403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       287402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.285722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.269822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3312      1.15%      1.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.00%      1.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           240060     83.53%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1336      0.46%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            41182     14.33%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1313      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              184      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        287402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336344832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1300.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1298.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  259070539000                       # Total gap between requests
system.mem_ctrls.avgGap                      98500.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336343104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265811.724899833673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1300426057.433377981186                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1298268189.945459604263                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255388                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45436000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 314115518000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6141220178250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     42226.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     59671.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1168556.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336344832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316024                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1313847                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1313847                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1300426057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1300691869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1298274860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1298274860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1298274860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1300426057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2598966729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255361                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328440                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            215438979000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       314160954000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40917.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59667.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4774880                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4676627                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1069024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   629.839255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   459.058555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   400.471987                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15091      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       230246     21.54%     22.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       210415     19.68%     42.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24371      2.28%     44.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16558      1.55%     46.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2061      0.19%     46.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        67631      6.33%     52.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        13755      1.29%     54.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       488896     45.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1069024                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336343104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1300.691869                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1298.268190                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3816986880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2028769050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799591440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13719036960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20450302080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  62678207760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46701457440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  168194351610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   649.222100                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 118444888000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8650720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 131974980500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3815858760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2028177030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793736640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713921360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20450302080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  62687508450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  46693625280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  168183129600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   649.178784                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 118424538000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8650720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 131995330500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1313847                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315875                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3946629                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3946629                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673315840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673315840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316293                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23674126000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22740610750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              8975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2639912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          151                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1324245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1324245                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          833                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3998509                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3999342                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    680689664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              680815616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1314287                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336344832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2647507                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000434                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020837                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2646357     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1150      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2647507                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 259070588500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6637925000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1534999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5997959492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
