
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 866.059 ; gain = 234.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:50]
INFO: [Synth 8-226] default block is never used [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:45]
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/soc_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (2#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv:9]
INFO: [Synth 8-6157] synthesizing module 'SRAMTop' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MyCore' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Freg' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/fetch/Freg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Freg' (3#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/fetch/Freg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dreg' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:50]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:78]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:79]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:81]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:86]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:87]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:89]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:95]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:100]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'Dreg' (4#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/decode/Dreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Ereg' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:83]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'Ereg' (5#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/execute/Ereg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Mreg' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:36]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:46]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'Mreg' (6#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/memory/Mreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Wreg' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/writeback/Wreg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Wreg' (7#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/writeback/Wreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:5]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (8#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/utility/regfile.sv:5]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:121]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:146]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'MyCore' (9#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'IBusToSRAMx' [D:/Download/Github/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DBusToSRAMx' [D:/Download/Github/ICS-2021Spring-FDU/source/util/DBusToSRAMx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'DBusToSRAMx' (10#1) [D:/Download/Github/ICS-2021Spring-FDU/source/util/DBusToSRAMx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'IBusToSRAMx' (11#1) [D:/Download/Github/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTop' (12#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (13#1) [D:/Download/Github/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv:9]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (14#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (16) of module 'inst_ram' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/soc_lite_top.v:168]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (15#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (16#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-25604-LAPTOP-GR080SCJ/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (17#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (18#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/soc_lite_top.v:65]
WARNING: [Synth 8-7023] instance 'soc_lite_top_inst' of module 'soc_lite_top' has 11 connections declared, but only 7 given [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/nexys4ddr_top.sv:1]
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 1
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design DBusToSRAMx has unconnected port dreq[size][2]
WARNING: [Synth 8-3331] design DBusToSRAMx has unconnected port dreq[size][1]
WARNING: [Synth 8-3331] design DBusToSRAMx has unconnected port dreq[size][0]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[5]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[4]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[3]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[2]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[1]
WARNING: [Synth 8-3331] design SRAMTop has unconnected port ext_int[0]
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 941.773 ; gain = 310.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 941.773 ; gain = 310.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 941.773 ; gain = 310.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 941.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'soc_lite_top_inst/pll.clk_pll'
Finished Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'soc_lite_top_inst/pll.clk_pll'
Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'soc_lite_top_inst/data_ram'
Finished Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'soc_lite_top_inst/data_ram'
Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'soc_lite_top_inst/inst_ram'
Finished Parsing XDC File [d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'soc_lite_top_inst/inst_ram'
Parsing XDC File [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'M_CLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'M_DATA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'M_LRSEL'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'AUD_PWM'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'AUD_SD'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc:232]
Finished Parsing XDC File [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1065.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1065.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.555 ; gain = 434.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.555 ; gain = 434.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for soc_lite_top_inst/\pll.clk_pll . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_lite_top_inst/data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for soc_lite_top_inst/inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1065.555 ; gain = 434.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1065.555 ; gain = 434.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   8 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Freg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
Module Dreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module Ereg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module Mreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
Module Wreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module Regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
Module MyCore 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module DBusToSRAMx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port LED[0] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/FSM_onehot_state_reg[4]' (FDRE) to 'soc_lite_top_inst/confreg/FSM_onehot_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/FSM_onehot_state_reg[3]' (FDRE) to 'soc_lite_top_inst/confreg/FSM_onehot_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_lite_top_inst/\confreg/FSM_onehot_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[0]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[0]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[1]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[1]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[2]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[2]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[3]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[3]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[4]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_lite_top_inst/\confreg/btn_key_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[5]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[5]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[6]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[6]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[7]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[7]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[8]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[8]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[9]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[9]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[10]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[10]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[11]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[11]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[12]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[12]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[13]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_lite_top_inst/\confreg/btn_key_r_reg[13] )
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[14]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/btn_key_r_reg[14]' (FDRE) to 'soc_lite_top_inst/confreg/btn_key_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[15]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_lite_top_inst/\confreg/btn_key_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[16]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[17]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[18]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[19]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[20]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[21]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[22]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[23]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[24]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[25]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[26]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[27]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[28]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[29]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'soc_lite_top_inst/confreg/simu_flag_reg[30]' (FDRE) to 'soc_lite_top_inst/confreg/simu_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_lite_top_inst/\confreg/simu_flag_reg[31] )
WARNING: [Synth 8-3332] Sequential element (confreg/FSM_onehot_state_reg[5]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (confreg/FSM_onehot_state_reg[2]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (confreg/FSM_onehot_state_reg[1]) is unused and will be removed from module soc_lite_top.
WARNING: [Synth 8-3332] Sequential element (confreg/FSM_onehot_state_reg[0]) is unused and will be removed from module soc_lite_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1102.289 ; gain = 470.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 1102.289 ; gain = 470.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1102.289 ; gain = 470.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1147.211 ; gain = 515.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |CARRY4   |    69|
|5     |LUT1     |    20|
|6     |LUT2     |   198|
|7     |LUT3     |   121|
|8     |LUT4     |   249|
|9     |LUT5     |   349|
|10    |LUT6     |  1345|
|11    |MUXF7    |   279|
|12    |MUXF8    |   128|
|13    |FDRE     |  2071|
|14    |FDSE     |    13|
|15    |IBUF     |     9|
|16    |OBUF     |    20|
|17    |OBUFT    |    15|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  4952|
|2     |  soc_lite_top_inst |soc_lite_top  |  4812|
|3     |    bridge_1x2      |bridge_1x2    |    34|
|4     |    confreg         |confreg       |   932|
|5     |    cpu             |mycpu_top     |  3779|
|6     |      top           |SRAMTop       |  3779|
|7     |        core        |MyCore        |  3405|
|8     |          dreg      |Dreg          |    47|
|9     |          ereg      |Ereg          |  1076|
|10    |          freg      |Freg          |    80|
|11    |          mreg      |Mreg          |   125|
|12    |          regfile   |Regfile       |  1994|
|13    |          wreg      |Wreg          |    80|
|14    |        dcvt        |DBusToSRAMx   |     1|
|15    |        icvt        |IBusToSRAMx   |   373|
|16    |          inst      |DBusToSRAMx_0 |   373|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.715 ; gain = 527.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:51 . Memory (MB): peak = 1158.715 ; gain = 403.461
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1158.715 ; gain = 527.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1165.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1165.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 1165.340 ; gain = 823.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1165.340 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Download/Github/ICS-2021Spring-FDU/vivado/test1_naive/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 16:55:00 2021...
