
--
-- RoboChart generator version 3.0.0.202209090727
-- Automatically generated on 23-10-2022 17:42:06
--
-- Iterated compression status: true
-- Assertions compression status: false
--

-- compileSelfContainedOperation
module OP_pkg515_main_normal_STM_S0_during
exports
	transparent diamond
	transparent sbisim
	transparent dbisim
	transparent chase

	-- Transition identifiers
	-- declaring identifiers of transitions
	datatype NIDS = 
	              NID_i|
	              NID_f|
	              NID_t_j_2_6|
	              NID_t_initialJunction_|
	              NID_t_thenJ_|
	              NID_t_elseJ_
	
	channel internal__ : NIDS
	
	-- Flow channels		
	channel interrupt
	channel exited
	channel exit
	channel terminate
	
	-- Variable channels
	channel get_x, set_x, setL_x, setR_x: core_nat
	
	-- Shared variable channels
	channel set_EXT_x: core_nat
	
	-- Local variable channels for defined operations that are required by the state machine
	
	-- Declaring state machine events
	
	-- Declaring call and ret events for undefined operations
	channel normal_STM_S0_during_t_elseJ__t_elseTA__opCall
	channel normal_STM_S0_during_t_thenJ__t_thenTA__opCall
	channel normal_STM_S0_during_t_j_2_6_t_t_2_6_opCall
	
	enterSS = {|
	i::enter,
	f::enter,
	t_j_2_6::enter,
	t_initialJunction_::enter,
	t_thenJ_::enter,
	t_elseJ_::enter
	|}
	
	enteredSS = 	{|
	f::entered
	|}
	
	internal_events = union(enteredSS,union(enterSS,{|interrupt,exited|}))
	
	shared_variable_events = {|
		set_EXT_x
	|}
	
	-- channel set with all visible events
	sem__events = {|
		terminate
	,	set_EXT_x, set_x
	,	normal_STM_S0_during_t_elseJ__t_elseTA__opCall,
		normal_STM_S0_during_t_thenJ__t_thenTA__opCall,
		normal_STM_S0_during_t_j_2_6_t_t_2_6_opCall
		, share__
		|}
	datatype ClockSet = 
		CLID_C
	
	channel clockReset, clockResetL, clockResetR : ClockSet
	
	localClockResets = {||}
	
	
	channel get_CLID_C : core_clock_type 
	channel get_CLID_f : core_clock_type 
	--channel increment__
	
	CLID_C_clock_type(id__) = 
		let
			max = (clock_type_max(Union({
	{}
	}))+1)
		ctype = {0..max}
	within
		if member(max,core_clock_type) then ctype else error("core_clock_type is not wide enough")
	
	CLID_f_clock_type(id__) = 
		let
			max = (clock_type_max(Union({
	{}
	}))+1)
		ctype = {0..max}
	within
		if member(max,core_clock_type) then ctype else error("core_clock_type is not wide enough")
	
	
	
		-- Nodes --
		-- declaring all nodes
		
		----------------------------------------------------------------------
		-- Initial: i
		module i
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Termination = terminate -> SKIP
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
				
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Final state: f
		module f
		
		exports
		
			channel enter, entered, interrupt
			channel enteredL, enteredR
			
			Timed(OneStep) {
				--	Rule: behaviours(Node)
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Entering
						
						Entering 	= entered -> SKIP ; Active
						Active		= share__choice(terminate -> SKIP [] interrupt -> SKIP) ; Interrupted
						Interrupted	= share__choice(exit -> exited -> Inactive)
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Junction: t_j_2_6
		module t_j_2_6
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Junction: t_initialJunction_
		module t_initialJunction_
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Junction: t_thenJ_
		module t_thenJ_
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		
		----------------------------------------------------------------------
		-- Junction: t_elseJ_
		module t_elseJ_
		exports
		
			channel enter, interrupt
			
			Timed(OneStep) {
				D__(id__) = 
					dbisim(let
						Inactive 	= share__choice(enter -> SKIP [] terminate -> SKIP) ; Active
						
						Active 		= share__choice(interrupt -> SKIP) ; Inactive
					within
						Inactive [| {terminate} |> SKIP)
					
				VS_O__(id__) = D__(id__)
			}
		
		endmodule
		----------------------------------------------------------------------
		
		-- END of Nodes --
		
		Timed(OneStep) {
		-- Operation calls --
		-- Only the undefined operations are declared here.
		-- If the state machine is in isolation, all required operations will be undefined.
		-- If it is in the context of a controller, the required operations not provided by the
		-- controller will be declared here, and the defined operations will be defined in the
		-- context of the Controller module, and therefore within scope of the state machine module.
		CALL__normal_STM_S0_during_t_elseJ__t_elseTA__op(id__) = EDeadline(normal_STM_S0_during_t_elseJ__t_elseTA__opCall,0)
		CALL__normal_STM_S0_during_t_thenJ__t_thenTA__op(id__) = EDeadline(normal_STM_S0_during_t_thenJ__t_thenTA__opCall,0)
		CALL__normal_STM_S0_during_t_j_2_6_t_t_2_6_op(id__) = EDeadline(normal_STM_S0_during_t_j_2_6_t_t_2_6_opCall,0)
		
		-- END of Operation calls --
	
		-- STM processes
		STM(id__) = -- RULE: [[stm:OperationDef]]_STM^nops : CSPProcess
		Stateful(id__) \ {terminate}
		
		STM_VS_O(id__) = -- RULE: [[stm:OperationDef]]_STM^nops : CSPProcess
		Stateful(id__) \ {terminate}
		
		-- Transitions
		Transitions(id__) = ((let
			Trans = share__choice(get_x?x -> TimeOut_1(
				 (share__ -> SKIP
				 [] dbisim((true)&(internal__!NID_t_j_2_6 -> SKIP ;  ((true&CALL__normal_STM_S0_during_t_j_2_6_t_t_2_6_op(
				 			id__
				 		) ; f::enter -> SKIP))))
				 [] dbisim((true)&(internal__!NID_i -> SKIP ;  ((SKIP ; t_initialJunction_::enter -> SKIP))))
				 [] dbisim(((not ((x==1))))&(internal__!NID_t_initialJunction_ -> SKIP ;  ((SKIP ; t_elseJ_::enter -> SKIP))))
				 [] dbisim(((x==1))&(internal__!NID_t_initialJunction_ -> SKIP ;  ((SKIP ; t_thenJ_::enter -> SKIP))))
				 [] dbisim((true)&(internal__!NID_t_thenJ_ -> SKIP ;  ((true&CALL__normal_STM_S0_during_t_thenJ__t_thenTA__op(
				 			id__
				 		) ; t_j_2_6::enter -> SKIP))))
				 [] dbisim((true)&(internal__!NID_t_elseJ_ -> SKIP ;  ((true&CALL__normal_STM_S0_during_t_elseJ__t_elseTA__op(
				 			id__
				 		) ; t_j_2_6::enter -> SKIP))))
				 []
				 (interrupt -> share__choice(exit -> SKIP) ; share__choice(exited -> terminate -> SKIP))
				 []
				 terminate -> SKIP
				 )
			,SKIP);Trans
			)
		within
			Trans [|{terminate}|> SKIP
		)
		)
		
		-- Stateful
		-- RULE: Stateful(stm:StateMachineBody) : CSPProcess
		
		-- Named process definitions
		MachineBody(id__) = 
			dbisim((
			let
				finalNodesEntered = {|f::entered|}
			within
				(dbisim((dbisim((let
					-- IMPLEMENTATION NOTE:
					-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
					-- modules for defining the semantics of each node.
					enterSS = {|
					i::enter,
					f::enter,
					t_j_2_6::enter,
					t_initialJunction_::enter,
					t_thenJ_::enter,
					t_elseJ_::enter
					|}
					hideSet = union(enterSS,{|exit,exited,internal__|})
				within 
					((let
						-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
						-- because CSPM modules are used for the semantics of Node.
						flowevts = union(enterSS,{|exit,exited,interrupt|})
						transSync = {|internal__.NID_t_j_2_6,internal__.NID_i,internal__.NID_t_initialJunction_,internal__.NID_t_initialJunction_,internal__.NID_t_thenJ_,internal__.NID_t_elseJ_|}
					within
						((
						 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
						   i::D__(id__)
						   [| { share__, terminate } |] (
						   f::D__(id__)
						   [| { share__, terminate } |] (
						   t_j_2_6::D__(id__)
						   [| { share__, terminate } |] (
						   t_initialJunction_::D__(id__)
						   [| { share__, terminate } |] (
						   t_thenJ_::D__(id__)
						   [| { share__, terminate } |] (
						   t_elseJ_::D__(id__)
						   )
						   )
						   )
						   )
						   )
						 )
						 [[f::interrupt <- x__ | x__ <- {|interrupt|}]]
						 [[i::interrupt <- x__ | x__ <- {|internal__.NID_i|}]]
						 [[t_j_2_6::interrupt <- x__ | x__ <- {|internal__.NID_t_j_2_6|}]]
						 [[t_initialJunction_::interrupt <- x__ | x__ <- {|internal__.NID_t_initialJunction_,internal__.NID_t_initialJunction_|}]]
						 [[t_thenJ_::interrupt <- x__ | x__ <- {|internal__.NID_t_thenJ_|}]]
						 [[t_elseJ_::interrupt <- x__ | x__ <- {|internal__.NID_t_elseJ_|}]]
						 )
						  [[ share__ <- x__ | x__ <- {| share__ |} ]] 
						  [[set_x <- setL_x]]
						 )
						 [| union(union(union(flowevts,transSync),{terminate}),{|share__
						 			,setL_x
						|}) |]
						 ((i::enter -> Transitions(id__))
						  [[ share__ <- x__ | x__ <- {| share__,setL_x |} ]]
						 )
						)[[setL_x <- set_x]]
						)
					)
					 \ hideSet)
				)
				)
				 [| union(stateClockSync,{terminate}) |]
				 StateClocks(id__)
				)\diff(stateClockSync,enteredSS))
				 [| {| interrupt |} |] SKIP)
			)
			)
		
		Behaviour(id__) = 
			dbisim((let
				stateClockSync = {||}
			 within
				(MachineBody(id__) [| union(stateClockSync,{terminate}) |] StateClocks(id__)) \ union(stateClockSync,enteredSS)
			)
			)
		
		
		Stateful(id__) = 
			((let
				getsetLocalChannels = {||}
				clockSync = {||}
			within
				(Behaviour(id__) 
				 [| union(union(getsetLocalChannels,clockSync),{terminate}) |] 
				 (varMemory(id__) [| {terminate} |] Clocks(id__))
			 	)\union(getsetLocalChannels,clockSync)
			)
			)
		
		
		-- Visible counterparts
		MachineBody_VS_O(id__) = 
			dbisim((
			let
				finalNodesEntered = {|f::entered|}
			within
				(dbisim((dbisim((let
					-- IMPLEMENTATION NOTE:
					-- Here the 'enter' channel set is calculated explicitly because of the use of CSPM 
					-- modules for defining the semantics of each node.
					enterSS = {|
					i::enter,
					f::enter,
					t_j_2_6::enter,
					t_initialJunction_::enter,
					t_thenJ_::enter,
					t_elseJ_::enter
					|}
					hideSet = union(enterSS,{|exit,exited,internal__|})
				within 
					((let
						-- IMPLEMENTATION NOTE: the channel set 'enter' is calculated explicitly
						-- because CSPM modules are used for the semantics of Node.
						flowevts = union(enterSS,{|exit,exited,interrupt|})
						transSync = {|internal__.NID_t_j_2_6,internal__.NID_i,internal__.NID_t_initialJunction_,internal__.NID_t_initialJunction_,internal__.NID_t_thenJ_,internal__.NID_t_elseJ_|}
					within
						((
						 (((-- RULE composeNodes(nc:NodeContainer)^nops : CSPProcess
						   i::VS_O__(id__)
						   [| { share__, terminate } |] (
						   f::VS_O__(id__)
						   [| { share__, terminate } |] (
						   t_j_2_6::VS_O__(id__)
						   [| { share__, terminate } |] (
						   t_initialJunction_::VS_O__(id__)
						   [| { share__, terminate } |] (
						   t_thenJ_::VS_O__(id__)
						   [| { share__, terminate } |] (
						   t_elseJ_::VS_O__(id__)
						   )
						   )
						   )
						   )
						   )
						 )
						 [[f::interrupt <- x__ | x__ <- {|interrupt|}]]
						 [[i::interrupt <- x__ | x__ <- {|internal__.NID_i|}]]
						 [[t_j_2_6::interrupt <- x__ | x__ <- {|internal__.NID_t_j_2_6|}]]
						 [[t_initialJunction_::interrupt <- x__ | x__ <- {|internal__.NID_t_initialJunction_,internal__.NID_t_initialJunction_|}]]
						 [[t_thenJ_::interrupt <- x__ | x__ <- {|internal__.NID_t_thenJ_|}]]
						 [[t_elseJ_::interrupt <- x__ | x__ <- {|internal__.NID_t_elseJ_|}]]
						 )
						  [[ share__ <- x__ | x__ <- {| share__ |} ]] 
						  [[set_x <- setL_x]]
						 )
						 [| union(union(union(flowevts,transSync),{terminate}),{|share__
						 			,setL_x
						|}) |]
						 ((i::enter -> Transitions(id__))
						  [[ share__ <- x__ | x__ <- {| share__,setL_x |} ]]
						 )
						)[[setL_x <- set_x]]
						)
					)
					 \ hideSet)
				)
				)
				 [| union(stateClockSync,{terminate}) |]
				 StateClocks(id__)
				)\diff(stateClockSync,enteredSS))
				 [| {| interrupt |} |] SKIP)
			)
			)
		
		Behaviour_VS_O(id__) = 
			dbisim((let
				stateClockSync = {||}
			 within
				(MachineBody_VS_O(id__) [| union(stateClockSync,{terminate}) |] StateClocks(id__)) \ diff(union(stateClockSync,enteredSS),enteredSS)
			)
			)
		
		
		Stateful_VS_O(id__) = 
			dbisim((let
				getsetLocalChannels = {||}
				clockSync = {||}
			within
				(Behaviour_VS_O(id__) 
				 [| union(union(getsetLocalChannels,clockSync),{terminate}) |] 
				 (varMemory(id__) [| {terminate} |] Clocks(id__))
			 	)\union(getsetLocalChannels,clockSync)
			)
			)
		
		
		-- END
		
		-- Memory
		-- Memory variables
		
		-- varMemory process
		varMemory(id__) = terminate -> SKIP
		
		getsetLocalChannels = {||}
		
		-- Definition of the behaviour of state machines (default, optimised, visible, visible and optimised)
		FVS__(id__) = STM_VS_O(id__) \ localClockResets
		D__(id__) = timed_priority(STM(id__) \ union(internal_events,localClockResets))
		O__(id__) = dbisim(D__(id__))
		VS__(id__) = FVS__(id__)
		VS_O__(id__) = dbisim(FVS__(id__))
		HEXT__(id__) = O__(id__) [|shared_variable_events|] SKIP
		FVS_C__(id__) = dbisim(timed_priority(STM(id__) \ internal_events))
		HUP__(id__) = timed_priority(O__(id__) [|{share__}|] SKIP)
		
		-- Clocks
		
		Clocks(id__) = terminate -> SKIP
		
		clockSync = {||}
		
		
		StateClocks(id__) = terminate -> SKIP
		
		stateClockSync = {||}
		}
			endmodule
