/*
 * Copyright (c) 2009-2018 ARM Limited. All rights reserved.
 * 
 * SPDX-License-Identifier: Apache-2.0
 * 
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 * 
 * http://www.apache.org/licenses/LICENSE-2.0
 * 
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * @file     MDR1923VK014.h
 * @brief    CMSIS HeaderFile
 * @version  2.0
 * @date     21. August 2019
 * @note     Generated by SVDConv V3.3.18 on Wednesday, 21.08.2019 13:45:01
 *           from File '../_src/MDR1923VK014.svd',
 *           last modified on Wednesday, 21.08.2019 10:44:54
 */



/** @addtogroup Milandr
  * @{
  */


/** @addtogroup MDR1923VK014
  * @{
  */


#ifndef MDR1923VK014_H
#define MDR1923VK014_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M0 Specific Interrupt Numbers  ======================================== */
  Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
  NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
  HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
  SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
  PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
  SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
/* ========================================  MDR1923VK014 Specific Interrupt Numbers  ======================================== */
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M0 Processor and Core Peripherals  =========================== */
#define __CM0_REV                 0x0000U       /*!< CM0 Core Revision                                                         */
#define __NVIC_PRIO_BITS               3        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm0.h"                           /*!< ARM Cortex-M0 processor and core peripherals                              */
#include "system_MDR1923VK014.h"                /*!< MDR1923VK014 System                                                       */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* ========================================  Start of section using anonymous unions  ======================================== */
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                       MDR_RST_CLOCK                                       ================ */
/* =========================================================================================================================== */


/**
  * @brief CLock Control (MDR_RST_CLOCK)
  */

typedef struct {                                /*!< (@ 0x40000000) MDR_RST_CLOCK Structure                                    */
  
  union {
    __IOM uint32_t KEY;                         /*!< (@ 0x00000000) Clock Unlock Register                                      */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Reg value                                                         */
    } KEY_b;
  } ;
  
  union {
    __IOM uint32_t MAX_CLK;                     /*!< (@ 0x00000004) MAX_CLK Select Register                                    */
    
    struct {
      __IOM uint32_t Select     : 4;            /*!< [3..0] Select MAX_CLOCK source                                            */
    } MAX_CLK_b;
  } ;
  
  union {
    __IOM uint32_t CPU_CLK;                     /*!< (@ 0x00000008) CPU_CLK Register                                           */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] CPU_CLock div from MAX_CLOCK                                      */
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
    } CPU_CLK_b;
  } ;
  
  union {
    __IOM uint32_t PER0_CLK;                    /*!< (@ 0x0000000C) Periph0 Clock Enable Register                              */
    
    struct {
      __IOM uint32_t RST_CLK_EN : 1;            /*!< [0..0] RST Clock Enable                                                   */
      __IOM uint32_t BKP_CLK_EN : 1;            /*!< [1..1] BKP Clock Enable                                                   */
      __IOM uint32_t PWR_CLK_EN : 1;            /*!< [2..2] Power Clock Enable                                                 */
      __IOM uint32_t FTCNTR_CLK_EN : 1;         /*!< [3..3] FT_CNTR Clock Enable                                               */
      __IOM uint32_t WDT_CLK_EN : 1;            /*!< [4..4] WDT Clock Enable                                                   */
      __IM  uint32_t            : 6;
      __IOM uint32_t DMA_CLK_EN : 1;            /*!< [11..11] DMA Clock Enable                                                 */
      __IM  uint32_t            : 1;
      __IOM uint32_t PortA_CLK_EN : 1;          /*!< [13..13] GPIO Port Clock Enable                                           */
      __IOM uint32_t PortB_CLK_EN : 1;          /*!< [14..14] GPIO Port Clock Enable                                           */
      __IOM uint32_t PortC_CLK_EN : 1;          /*!< [15..15] GPIO Port Clock Enable                                           */
      __IOM uint32_t PortD_CLK_EN : 1;          /*!< [16..16] GPIO Port Clock Enable                                           */
      __IOM uint32_t PortE_CLK_EN : 1;          /*!< [17..17] GPIO Port Clock Enable                                           */
      __IM  uint32_t            : 3;
      __IOM uint32_t SPW1_CLK_EN : 1;           /*!< [21..21] SPW1 Clock Enable                                                */
      __IOM uint32_t SPW2_CLK_EN : 1;           /*!< [22..22] SPW2 Clock Enable                                                */
      __IOM uint32_t TIM1_CLK_EN : 1;           /*!< [23..23] TIM1 Clock Enable                                                */
      __IOM uint32_t TIM2_CLK_EN : 1;           /*!< [24..24] TIM2 Clock Enable                                                */
      __IOM uint32_t TIM3_CLK_EN : 1;           /*!< [25..25] TIM3 Clock Enable                                                */
      __IOM uint32_t TIM4_CLK_EN : 1;           /*!< [26..26] TIM4 Clock Enable                                                */
      __IM  uint32_t            : 2;
      __IOM uint32_t CAN1_CLK_EN : 1;           /*!< [29..29] CAN1 Clock Enable                                                */
      __IOM uint32_t CAN2_CLK_EN : 1;           /*!< [30..30] CAN2 Clock Enable                                                */
    } PER0_CLK_b;
  } ;
  
  union {
    __IOM uint32_t PER1_CLK;                    /*!< (@ 0x00000010) Periph1 Clock Enable Register                              */
    
    struct {
      __IM  uint32_t            : 2;
      __IOM uint32_t SSP1_CLK_EN : 1;           /*!< [2..2] SSP1 Clock Enable                                                  */
      __IOM uint32_t SSP2_CLK_EN : 1;           /*!< [3..3] SSP2 Clock Enable                                                  */
      __IOM uint32_t SSP3_CLK_EN : 1;           /*!< [4..4] SSP3 Clock Enable                                                  */
      __IOM uint32_t SSP4_CLK_EN : 1;           /*!< [5..5] SSP4 Clock Enable                                                  */
      __IOM uint32_t UART1_CLK_EN : 1;          /*!< [6..6] UART1 Clock Enable                                                 */
      __IOM uint32_t UART2_CLK_EN : 1;          /*!< [7..7] UART2 Clock Enable                                                 */
      __IM  uint32_t            : 11;
      __IOM uint32_t MIL1_CLK_EN : 1;           /*!< [19..19] MIL1 Clock Enable                                                */
      __IM  uint32_t            : 1;
      __IOM uint32_t MIL2_CLK_EN : 1;           /*!< [21..21] MIL2 Clock Enable                                                */
      __IM  uint32_t            : 3;
      __IOM uint32_t MIL3_CLK_EN : 1;           /*!< [25..25] MIL3 Clock Enable                                                */
      __IM  uint32_t            : 2;
      __IOM uint32_t CRC_CLK_EN : 1;            /*!< [28..28] CRC Clock Enable                                                 */
      __IOM uint32_t ECC_CLK_EN : 1;            /*!< [29..29] ECC Clock Enable                                                 */
      __IOM uint32_t SSP5_CLK_EN : 1;           /*!< [30..30] SSP5 Clock Enable                                                */
      __IOM uint32_t SSP6_CLK_EN : 1;           /*!< [31..31] SSP6 Clock Enable                                                */
    } PER1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t CPU_CHK0;                    /*!< (@ 0x00000014) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } CPU_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t CPU_CHK1;                    /*!< (@ 0x00000018) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } CPU_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t CPU_CHK2;                    /*!< (@ 0x0000001C) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } CPU_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t CPU_STAT;                    /*!< (@ 0x00000020) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
    } CPU_STAT_b;
  } ;
  
  union {
    __IOM uint32_t LSI_CLK;                     /*!< (@ 0x00000024) Clock Contorl Register                                     */
    
    struct {
      __IM  uint32_t            : 16;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
    } LSI_CLK_b;
  } ;
  
  union {
    __IOM uint32_t LSI_CHK0;                    /*!< (@ 0x00000028) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } LSI_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t LSI_CHK1;                    /*!< (@ 0x0000002C) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } LSI_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t LSI_CHK2;                    /*!< (@ 0x00000030) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } LSI_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t LSI_STAT;                    /*!< (@ 0x00000034) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
      __IOM uint32_t Error      : 1;            /*!< [21..21] Clock Ready Error                                                */
    } LSI_STAT_b;
  } ;
  
  union {
    __IOM uint32_t HSI_STAT;                    /*!< (@ 0x00000038) HSI Status Register                                        */
    
    struct {
      __IM  uint32_t            : 20;
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
      __IOM uint32_t Error      : 1;            /*!< [21..21] Clock Ready Error                                                */
    } HSI_STAT_b;
  } ;
  
  union {
    __IOM uint32_t LSE_CLK;                     /*!< (@ 0x0000003C) Clock Contorl Register                                     */
    
    struct {
      __IM  uint32_t            : 16;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
    } LSE_CLK_b;
  } ;
  
  union {
    __IOM uint32_t LSE_CHK0;                    /*!< (@ 0x00000040) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } LSE_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t LSE_CHK1;                    /*!< (@ 0x00000044) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } LSE_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t LSE_CHK2;                    /*!< (@ 0x00000048) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } LSE_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t LSE_STAT;                    /*!< (@ 0x0000004C) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } LSE_STAT_b;
  } ;
  
  union {
    __IOM uint32_t HSE0_CLK;                    /*!< (@ 0x00000050) Clock Contorl Register                                     */
    
    struct {
      __IM  uint32_t            : 16;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
      __IOM uint32_t HSE_ON     : 1;            /*!< [27..27] Generator Enable                                                 */
      __IOM uint32_t HSE_BYP    : 1;            /*!< [28..28] ByPass Mode                                                      */
      __IOM uint32_t FILTER_EN  : 1;            /*!< [29..29] Filter Enable                                                    */
    } HSE0_CLK_b;
  } ;
  
  union {
    __IOM uint32_t HSE0_CHK0;                   /*!< (@ 0x00000054) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } HSE0_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t HSE0_CHK1;                   /*!< (@ 0x00000058) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } HSE0_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t HSE0_CHK2;                   /*!< (@ 0x0000005C) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } HSE0_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t HSE0_STAT;                   /*!< (@ 0x00000060) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } HSE0_STAT_b;
  } ;
  
  union {
    __IOM uint32_t HSE1_CLK;                    /*!< (@ 0x00000064) Clock Contorl Register                                     */
    
    struct {
      __IM  uint32_t            : 16;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
      __IOM uint32_t HSE_ON     : 1;            /*!< [27..27] Generator Enable                                                 */
      __IOM uint32_t HSE_BYP    : 1;            /*!< [28..28] ByPass Mode                                                      */
      __IOM uint32_t FILTER_EN  : 1;            /*!< [29..29] Filter Enable                                                    */
    } HSE1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t HSE1_CHK0;                   /*!< (@ 0x00000068) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } HSE1_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t HSE1_CHK1;                   /*!< (@ 0x0000006C) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } HSE1_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t HSE1_CHK2;                   /*!< (@ 0x00000070) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } HSE1_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t HSE1_STAT;                   /*!< (@ 0x00000074) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } HSE1_STAT_b;
  } ;
  
  union {
    __IOM uint32_t PLL0_CLK;                    /*!< (@ 0x00000078) PLL0 Control                                               */
    
    struct {
      __IOM uint32_t PLL_Q      : 4;            /*!< [3..0] PLL Freq divider                                                   */
      __IOM uint32_t DV         : 1;            /*!< [4..4] PLL Output Divider                                                 */
      __IM  uint32_t            : 3;
      __IOM uint32_t PLL_N      : 7;            /*!< [14..8] PLL Freq multiplier                                               */
      __IM  uint32_t            : 1;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
      __IOM uint32_t PLL_ON     : 1;            /*!< [27..27] PLL Enable                                                       */
      __IOM uint32_t PLL_RLD    : 1;            /*!< [28..28] PLL Reload                                                       */
      __IOM uint32_t SELECT     : 3;            /*!< [31..29] Select PLL Input                                                 */
    } PLL0_CLK_b;
  } ;
  
  union {
    __IOM uint32_t PLL0_CHK0;                   /*!< (@ 0x0000007C) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } PLL0_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t PLL0_CHK1;                   /*!< (@ 0x00000080) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } PLL0_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t PLL0_CHK2;                   /*!< (@ 0x00000084) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } PLL0_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t PLL0_STAT;                   /*!< (@ 0x00000088) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } PLL0_STAT_b;
  } ;
  
  union {
    __IOM uint32_t PLL1_CLK;                    /*!< (@ 0x0000008C) PLL0 Control                                               */
    
    struct {
      __IOM uint32_t PLL_Q      : 4;            /*!< [3..0] PLL Freq divider                                                   */
      __IOM uint32_t DV         : 1;            /*!< [4..4] PLL Output Divider                                                 */
      __IM  uint32_t            : 3;
      __IOM uint32_t PLL_N      : 7;            /*!< [14..8] PLL Freq multiplier                                               */
      __IM  uint32_t            : 1;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
      __IOM uint32_t PLL_ON     : 1;            /*!< [27..27] PLL Enable                                                       */
      __IOM uint32_t PLL_RLD    : 1;            /*!< [28..28] PLL Reload                                                       */
      __IOM uint32_t SELECT     : 3;            /*!< [31..29] Select PLL Input                                                 */
    } PLL1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t PLL1_CHK0;                   /*!< (@ 0x00000090) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } PLL1_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t PLL1_CHK1;                   /*!< (@ 0x00000094) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } PLL1_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t PLL1_CHK2;                   /*!< (@ 0x00000098) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } PLL1_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t PLL1_STAT;                   /*!< (@ 0x0000009C) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } PLL1_STAT_b;
  } ;
  
  union {
    __IOM uint32_t PLL2_CLK;                    /*!< (@ 0x000000A0) PLL0 Control                                               */
    
    struct {
      __IOM uint32_t PLL_Q      : 4;            /*!< [3..0] PLL Freq divider                                                   */
      __IOM uint32_t DV         : 1;            /*!< [4..4] PLL Output Divider                                                 */
      __IM  uint32_t            : 3;
      __IOM uint32_t PLL_N      : 7;            /*!< [14..8] PLL Freq multiplier                                               */
      __IM  uint32_t            : 1;
      __IOM uint32_t EN_CHK_EVENT0 : 1;         /*!< [16..16] Go to HSI on lose active clock                                   */
      __IOM uint32_t EN_CHK_EVENT1 : 1;         /*!< [17..17] Go to HSI if active clock is low                                 */
      __IOM uint32_t EN_CHK_EVENT2 : 1;         /*!< [18..18] Go to HSI if active clock is High                                */
      __IOM uint32_t EN_CHK_EVENT3 : 1;         /*!< [19..19] Go to HSI if active clock is Highest                             */
      __IOM uint32_t EN_CHK     : 1;            /*!< [20..20] Clock Checker enable                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG0 : 1;    /*!< [21..21] Clear Min Freq level                                             */
      __IOM uint32_t CLR_CHK_SHIFT_REG1 : 1;    /*!< [22..22] Clear Max Freq level                                             */
      __IOM uint32_t CLR_CHK_EVENT0 : 1;        /*!< [23..23] Clear no freq event                                              */
      __IOM uint32_t CLR_CHK_EVENT1 : 1;        /*!< [24..24] Clear low freq event                                             */
      __IOM uint32_t CLR_CHK_EVENT2 : 1;        /*!< [25..25] Clear high freq event                                            */
      __IOM uint32_t CLR_CHK_EVENT3 : 1;        /*!< [26..26] Clear highest freq event                                         */
      __IOM uint32_t PLL_ON     : 1;            /*!< [27..27] PLL Enable                                                       */
      __IOM uint32_t PLL_RLD    : 1;            /*!< [28..28] PLL Reload                                                       */
      __IOM uint32_t SELECT     : 3;            /*!< [31..29] Select PLL Input                                                 */
    } PLL2_CLK_b;
  } ;
  
  union {
    __IOM uint32_t PLL2_CHK0;                   /*!< (@ 0x000000A4) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG2  : 16;           /*!< [15..0] FreqRef Prescaller for Slow                                       */
      __IOM uint32_t PRES_REG0  : 16;           /*!< [31..16] FreqRef Prescaller for Fast                                      */
    } PLL2_CHK0_b;
  } ;
  
  union {
    __IOM uint32_t PLL2_CHK1;                   /*!< (@ 0x000000A8) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t PRES_REG1  : 16;           /*!< [15..0] Clock Prescaller for Fast                                         */
      __IOM uint32_t PRES_REG3  : 16;           /*!< [31..16] Clock Prescaller for Slow                                        */
    } PLL2_CHK1_b;
  } ;
  
  union {
    __IOM uint32_t PLL2_CHK2;                   /*!< (@ 0x000000AC) Clock Checker Register                                     */
    
    struct {
      __IOM uint32_t BASE_REG0  : 8;            /*!< [7..0] Min factor for SLOWEST                                             */
      __IOM uint32_t BASE_REG1  : 8;            /*!< [15..8] Min factor for SLOW                                               */
      __IOM uint32_t BASE_REG2  : 8;            /*!< [23..16] Max factor for FAST                                              */
      __IOM uint32_t BASE_REG3  : 8;            /*!< [31..24] Max factor for FASTEST                                           */
    } PLL2_CHK2_b;
  } ;
  
  union {
    __IOM uint32_t PLL2_STAT;                   /*!< (@ 0x000000B0) Clock Status Register                                      */
    
    struct {
      __IOM uint32_t MAX_CLK_SHIFT_REG0 : 8;    /*!< [7..0] Max factor detected for SLOW                                       */
      __IOM uint32_t MAX_CLK_SHIFT_REG1 : 8;    /*!< [15..8] Max factor detected for FAST                                      */
      __IOM uint32_t EVENT0     : 1;            /*!< [16..16] Event SLOWEST                                                    */
      __IOM uint32_t EVENT1     : 1;            /*!< [17..17] Event SLOW                                                       */
      __IOM uint32_t EVENT2     : 1;            /*!< [18..18] Event FAST                                                       */
      __IOM uint32_t EVENT3     : 1;            /*!< [19..19] Event FASTEST                                                    */
      __IOM uint32_t READY      : 1;            /*!< [20..20] Clock Ready                                                      */
    } PLL2_STAT_b;
  } ;
  __IM  uint32_t  RESERVED[25];
  
  union {
    __IOM uint32_t CAN1_CLK;                    /*!< (@ 0x00000118) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } CAN1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t CAN2_CLK;                    /*!< (@ 0x0000011C) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } CAN2_CLK_b;
  } ;
  __IM  uint32_t  RESERVED1[4];
  
  union {
    __IOM uint32_t TIM1_CLK;                    /*!< (@ 0x00000130) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } TIM1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t TIM2_CLK;                    /*!< (@ 0x00000134) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } TIM2_CLK_b;
  } ;
  
  union {
    __IOM uint32_t TIM3_CLK;                    /*!< (@ 0x00000138) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } TIM3_CLK_b;
  } ;
  
  union {
    __IOM uint32_t TIM4_CLK;                    /*!< (@ 0x0000013C) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } TIM4_CLK_b;
  } ;
  __IM  uint32_t  RESERVED2[2];
  
  union {
    __IOM uint32_t MIL1_CLK;                    /*!< (@ 0x00000148) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } MIL1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t MIL2_CLK;                    /*!< (@ 0x0000014C) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } MIL2_CLK_b;
  } ;
  
  union {
    __IOM uint32_t MIL3_CLK;                    /*!< (@ 0x00000150) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } MIL3_CLK_b;
  } ;
  
  union {
    __IOM uint32_t MIL4_CLK;                    /*!< (@ 0x00000154) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } MIL4_CLK_b;
  } ;
  __IM  uint32_t  RESERVED3[8];
  
  union {
    __IOM uint32_t SPW1_CLK;                    /*!< (@ 0x00000178) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } SPW1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SPW2_CLK;                    /*!< (@ 0x0000017C) Sync Clock Control                                         */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] MAX_Clock Div to PeriphClock                                      */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
    } SPW2_CLK_b;
  } ;
  __IM  uint32_t  RESERVED4[2];
  
  union {
    __IOM uint32_t UART1_CLK;                   /*!< (@ 0x00000188) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } UART1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t UART2_CLK;                   /*!< (@ 0x0000018C) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } UART2_CLK_b;
  } ;
  __IM  uint32_t  RESERVED5[4];
  
  union {
    __IOM uint32_t SSP1_CLK;                    /*!< (@ 0x000001A0) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP1_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SSP2_CLK;                    /*!< (@ 0x000001A4) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP2_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SSP3_CLK;                    /*!< (@ 0x000001A8) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP3_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SSP4_CLK;                    /*!< (@ 0x000001AC) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP4_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SSP5_CLK;                    /*!< (@ 0x000001B0) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP5_CLK_b;
  } ;
  
  union {
    __IOM uint32_t SSP6_CLK;                    /*!< (@ 0x000001B4) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } SSP6_CLK_b;
  } ;
  __IM  uint32_t  RESERVED6[5];
  
  union {
    __IOM uint32_t RTC_CLK;                     /*!< (@ 0x000001CC) Async Clock Control                                        */
    
    struct {
      __IOM uint32_t DIV        : 16;           /*!< [15..0] Div to PeriphClock                                                */
      __IOM uint32_t CLK_EN     : 1;            /*!< [16..16] PeriphClock Enable                                               */
      __IM  uint32_t            : 11;
      __IOM uint32_t SELECT     : 4;            /*!< [31..28] PeriphClock Enable                                               */
    } RTC_CLK_b;
  } ;
} MDR_RST_CLOCK_Type;                           /*!< Size = 464 (0x1d0)                                                        */



/* =========================================================================================================================== */
/* ================                                          MDR_BKP                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief Backup and RTC Control (MDR_BKP)
  */

typedef struct {                                /*!< (@ 0x40001000) MDR_BKP Structure                                          */
  __IOM uint32_t  REG[60];                      /*!< (@ 0x00000000) User backup registers                                      */
  __IOM uint32_t  KEY;                          /*!< (@ 0x000000F0) Unlock BKP and RTC Registers                               */
  __IM  uint32_t  RESERVED[3];
  
  union {
    __IOM uint32_t REG_60_TMR0;                 /*!< (@ 0x00000100) REG60 Control register                                     */
    
    struct {
      __IOM uint32_t MODE       : 7;            /*!< [6..0] Boot Mode                                                          */
      __IOM uint32_t FPOR       : 1;            /*!< [7..7] Bootloader completed                                               */
      __IOM uint32_t S_UccReset : 1;            /*!< [8..8] Reset by Ucc                                                       */
      __IOM uint32_t S_RSTn0    : 1;            /*!< [9..9] Reset by RSTn0 signal                                              */
      __IOM uint32_t S_FT_Reset : 1;            /*!< [10..10] Reset from FT_CNTR                                               */
      __IOM uint32_t S_WDT_Reset : 1;           /*!< [11..11] Reset from WDT                                                   */
      __IOM uint32_t S_RSTn1    : 1;            /*!< [12..12] Reset by RSTn1 signal                                            */
      __IOM uint32_t S_OVRSTn   : 1;            /*!< [13..13] Reset by Ucc > U_over (5.75V)                                    */
      __IOM uint32_t S_SYSRSTn  : 1;            /*!< [14..14] Reset by software                                                */
      __IOM uint32_t JTAG_Enable : 1;           /*!< [15..15] Disable JTAG                                                     */
      __IOM uint32_t LimEn_LDO_DUcc0 : 1;       /*!< [16..16] Enable limit for DUcc0 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc1 : 1;       /*!< [17..17] Enable limit for DUcc1 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc2 : 1;       /*!< [18..18] Enable limit for DUcc2 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc3 : 1;       /*!< [19..19] Enable limit for DUcc3 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_BUcc : 1;        /*!< [20..20] Enable limit for DUcc_Bat (~50mA)                                */
      __IOM uint32_t LimEn_LDO_PLL : 1;         /*!< [21..21] Enable limit for DUcc_PLL (~50mA)                                */
      __IM  uint32_t            : 3;
      __IOM uint32_t ERR_REG60x : 1;            /*!< [25..25] Fault in REG_60x                                                 */
      __IOM uint32_t ERR_REG61x_62x : 1;        /*!< [26..26] Fault in REG_61x or REG_62x                                      */
      __IOM uint32_t ERR_REG63x : 1;            /*!< [27..27] Fault in REG_63x                                                 */
      __IOM uint32_t PORSTn_En  : 1;            /*!< [28..28] Enable reset by Ucc > U_POR (2.5V)                               */
      __IOM uint32_t OVRSTn_En  : 1;            /*!< [29..29] Enable reset by Ucc > U_over (5.75V)                             */
      __IOM uint32_t CLR_ERR    : 1;            /*!< [30..30] Clear Errors of REG_60x - 63x                                    */
      __IOM uint32_t ERR_IRQ_EN : 1;            /*!< [31..31] Enable BKP_IRQn on Errors                                        */
    } REG_60_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t REG_61_TMR0;                 /*!< (@ 0x00000104) REG61 Control register                                     */
    
    struct {
      __IOM uint32_t LDO0_SRILow : 3;           /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO0_Trim  : 3;            /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO0_En    : 1;            /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO0_RDY   : 1;            /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO1_SRILow : 3;           /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO1_Trim  : 3;            /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO1_En    : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO1_RDY   : 1;            /*!< [15..15] LDO Ready                                                        */
      __IOM uint32_t LDO2_SRILow : 3;           /*!< [18..16] LDO Power adjustment                                             */
      __IOM uint32_t LDO2_Trim  : 3;            /*!< [21..19] LDO voltage tuning                                               */
      __IOM uint32_t LDO2_En    : 1;            /*!< [22..22] LDO Enable                                                       */
      __IOM uint32_t LDO2_RDY   : 1;            /*!< [23..23] LDO Ready                                                        */
      __IOM uint32_t LDO3_SRILow : 3;           /*!< [26..24] LDO Power adjustment                                             */
      __IOM uint32_t LDO3_Trim  : 3;            /*!< [29..27] LDO voltage tuning                                               */
      __IOM uint32_t LDO3_En    : 1;            /*!< [30..30] LDO Enable                                                       */
      __IOM uint32_t LDO3_RDY   : 1;            /*!< [31..31] LDO Ready                                                        */
    } REG_61_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t REG_62_TMR0;                 /*!< (@ 0x00000108) REG62 Control register                                     */
    
    struct {
      __IOM uint32_t LDO_BUcc_SRILow : 3;       /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO_BUcc_Trim : 3;         /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO_BUcc_En : 1;           /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO_BUcc_RDY : 1;          /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO_PLL_SRILow : 3;        /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO_PLL_Trim : 3;          /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO_PLL_En : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO_PLL_RDY : 1;           /*!< [15..15] LDO Ready                                                        */
      __IM  uint32_t TrimR      : 9;            /*!< [24..16] Do not change                                                    */
      __IM  uint32_t            : 3;
      __IM  uint32_t Trim_Ref   : 3;            /*!< [30..28] Do not change                                                    */
    } REG_62_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t REG_63_TMR0;                 /*!< (@ 0x0000010C) REG63 Control register                                     */
    
    struct {
      __IOM uint32_t LSE_On     : 1;            /*!< [0..0] LSE Enable                                                         */
      __IOM uint32_t LSE_BYP    : 1;            /*!< [1..1] LSE Bypass                                                         */
      __IOM uint32_t RTC_Sel    : 2;            /*!< [3..2] Select Clock for RTC                                               */
      __IOM uint32_t RTC_En     : 1;            /*!< [4..4] RTC Enable                                                         */
      __IOM uint32_t RTC_Cal    : 8;            /*!< [12..5] RTC pass counts                                                   */
      __IOM uint32_t LSE_RDY    : 1;            /*!< [13..13] LSE Ready                                                        */
      __IOM uint32_t LSE_FilterEn : 1;          /*!< [14..14] LSE Filter Enable                                                */
      __IOM uint32_t LSI_On     : 1;            /*!< [15..15] LSI Enable                                                       */
      __IOM uint32_t LSI_Trim   : 5;            /*!< [20..16] LSI Trim freq                                                    */
      __IOM uint32_t LSI_RDY    : 1;            /*!< [21..21] LSI Ready                                                        */
      __IOM uint32_t HSI_On     : 1;            /*!< [22..22] HSI Enable                                                       */
      __IOM uint32_t HSI_RDY    : 1;            /*!< [23..23] HSI Ready                                                        */
      __IOM uint32_t HSI_Trim   : 6;            /*!< [29..24] HSI trim freq                                                    */
      __IOM uint32_t STANDBY    : 1;            /*!< [30..30] Go Standby mode                                                  */
      __IOM uint32_t RTC_RST    : 1;            /*!< [31..31] RTC Reset                                                        */
    } REG_63_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t REG_60_TMR1;                 /*!< (@ 0x00000110) REG60 Control register                                     */
    
    struct {
      __IOM uint32_t MODE       : 7;            /*!< [6..0] Boot Mode                                                          */
      __IOM uint32_t FPOR       : 1;            /*!< [7..7] Bootloader completed                                               */
      __IOM uint32_t S_UccReset : 1;            /*!< [8..8] Reset by Ucc                                                       */
      __IOM uint32_t S_RSTn0    : 1;            /*!< [9..9] Reset by RSTn0 signal                                              */
      __IOM uint32_t S_FT_Reset : 1;            /*!< [10..10] Reset from FT_CNTR                                               */
      __IOM uint32_t S_WDT_Reset : 1;           /*!< [11..11] Reset from WDT                                                   */
      __IOM uint32_t S_RSTn1    : 1;            /*!< [12..12] Reset by RSTn1 signal                                            */
      __IOM uint32_t S_OVRSTn   : 1;            /*!< [13..13] Reset by Ucc > U_over (5.75V)                                    */
      __IOM uint32_t S_SYSRSTn  : 1;            /*!< [14..14] Reset by software                                                */
      __IOM uint32_t JTAG_Enable : 1;           /*!< [15..15] Disable JTAG                                                     */
      __IOM uint32_t LimEn_LDO_DUcc0 : 1;       /*!< [16..16] Enable limit for DUcc0 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc1 : 1;       /*!< [17..17] Enable limit for DUcc1 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc2 : 1;       /*!< [18..18] Enable limit for DUcc2 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc3 : 1;       /*!< [19..19] Enable limit for DUcc3 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_BUcc : 1;        /*!< [20..20] Enable limit for DUcc_Bat (~50mA)                                */
      __IOM uint32_t LimEn_LDO_PLL : 1;         /*!< [21..21] Enable limit for DUcc_PLL (~50mA)                                */
      __IM  uint32_t            : 3;
      __IOM uint32_t ERR_REG60x : 1;            /*!< [25..25] Fault in REG_60x                                                 */
      __IOM uint32_t ERR_REG61x_62x : 1;        /*!< [26..26] Fault in REG_61x or REG_62x                                      */
      __IOM uint32_t ERR_REG63x : 1;            /*!< [27..27] Fault in REG_63x                                                 */
      __IOM uint32_t PORSTn_En  : 1;            /*!< [28..28] Enable reset by Ucc > U_POR (2.5V)                               */
      __IOM uint32_t OVRSTn_En  : 1;            /*!< [29..29] Enable reset by Ucc > U_over (5.75V)                             */
      __IOM uint32_t CLR_ERR    : 1;            /*!< [30..30] Clear Errors of REG_60x - 63x                                    */
      __IOM uint32_t ERR_IRQ_EN : 1;            /*!< [31..31] Enable BKP_IRQn on Errors                                        */
    } REG_60_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t REG_61_TMR1;                 /*!< (@ 0x00000114) REG61 Control register                                     */
    
    struct {
      __IOM uint32_t LDO0_SRILow : 3;           /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO0_Trim  : 3;            /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO0_En    : 1;            /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO0_RDY   : 1;            /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO1_SRILow : 3;           /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO1_Trim  : 3;            /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO1_En    : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO1_RDY   : 1;            /*!< [15..15] LDO Ready                                                        */
      __IOM uint32_t LDO2_SRILow : 3;           /*!< [18..16] LDO Power adjustment                                             */
      __IOM uint32_t LDO2_Trim  : 3;            /*!< [21..19] LDO voltage tuning                                               */
      __IOM uint32_t LDO2_En    : 1;            /*!< [22..22] LDO Enable                                                       */
      __IOM uint32_t LDO2_RDY   : 1;            /*!< [23..23] LDO Ready                                                        */
      __IOM uint32_t LDO3_SRILow : 3;           /*!< [26..24] LDO Power adjustment                                             */
      __IOM uint32_t LDO3_Trim  : 3;            /*!< [29..27] LDO voltage tuning                                               */
      __IOM uint32_t LDO3_En    : 1;            /*!< [30..30] LDO Enable                                                       */
      __IOM uint32_t LDO3_RDY   : 1;            /*!< [31..31] LDO Ready                                                        */
    } REG_61_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t REG_62_TMR1;                 /*!< (@ 0x00000118) REG62 Control register                                     */
    
    struct {
      __IOM uint32_t LDO_BUcc_SRILow : 3;       /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO_BUcc_Trim : 3;         /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO_BUcc_En : 1;           /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO_BUcc_RDY : 1;          /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO_PLL_SRILow : 3;        /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO_PLL_Trim : 3;          /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO_PLL_En : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO_PLL_RDY : 1;           /*!< [15..15] LDO Ready                                                        */
      __IM  uint32_t TrimR      : 9;            /*!< [24..16] Do not change                                                    */
      __IM  uint32_t            : 3;
      __IM  uint32_t Trim_Ref   : 3;            /*!< [30..28] Do not change                                                    */
    } REG_62_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t REG_63_TMR1;                 /*!< (@ 0x0000011C) REG63 Control register                                     */
    
    struct {
      __IOM uint32_t LSE_On     : 1;            /*!< [0..0] LSE Enable                                                         */
      __IOM uint32_t LSE_BYP    : 1;            /*!< [1..1] LSE Bypass                                                         */
      __IOM uint32_t RTC_Sel    : 2;            /*!< [3..2] Select Clock for RTC                                               */
      __IOM uint32_t RTC_En     : 1;            /*!< [4..4] RTC Enable                                                         */
      __IOM uint32_t RTC_Cal    : 8;            /*!< [12..5] RTC pass counts                                                   */
      __IOM uint32_t LSE_RDY    : 1;            /*!< [13..13] LSE Ready                                                        */
      __IOM uint32_t LSE_FilterEn : 1;          /*!< [14..14] LSE Filter Enable                                                */
      __IOM uint32_t LSI_On     : 1;            /*!< [15..15] LSI Enable                                                       */
      __IOM uint32_t LSI_Trim   : 5;            /*!< [20..16] LSI Trim freq                                                    */
      __IOM uint32_t LSI_RDY    : 1;            /*!< [21..21] LSI Ready                                                        */
      __IOM uint32_t HSI_On     : 1;            /*!< [22..22] HSI Enable                                                       */
      __IOM uint32_t HSI_RDY    : 1;            /*!< [23..23] HSI Ready                                                        */
      __IOM uint32_t HSI_Trim   : 6;            /*!< [29..24] HSI trim freq                                                    */
      __IOM uint32_t STANDBY    : 1;            /*!< [30..30] Go Standby mode                                                  */
      __IOM uint32_t RTC_RST    : 1;            /*!< [31..31] RTC Reset                                                        */
    } REG_63_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t REG_60_TMR2;                 /*!< (@ 0x00000120) REG60 Control register                                     */
    
    struct {
      __IOM uint32_t MODE       : 7;            /*!< [6..0] Boot Mode                                                          */
      __IOM uint32_t FPOR       : 1;            /*!< [7..7] Bootloader completed                                               */
      __IOM uint32_t S_UccReset : 1;            /*!< [8..8] Reset by Ucc                                                       */
      __IOM uint32_t S_RSTn0    : 1;            /*!< [9..9] Reset by RSTn0 signal                                              */
      __IOM uint32_t S_FT_Reset : 1;            /*!< [10..10] Reset from FT_CNTR                                               */
      __IOM uint32_t S_WDT_Reset : 1;           /*!< [11..11] Reset from WDT                                                   */
      __IOM uint32_t S_RSTn1    : 1;            /*!< [12..12] Reset by RSTn1 signal                                            */
      __IOM uint32_t S_OVRSTn   : 1;            /*!< [13..13] Reset by Ucc > U_over (5.75V)                                    */
      __IOM uint32_t S_SYSRSTn  : 1;            /*!< [14..14] Reset by software                                                */
      __IOM uint32_t JTAG_Enable : 1;           /*!< [15..15] Disable JTAG                                                     */
      __IOM uint32_t LimEn_LDO_DUcc0 : 1;       /*!< [16..16] Enable limit for DUcc0 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc1 : 1;       /*!< [17..17] Enable limit for DUcc1 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc2 : 1;       /*!< [18..18] Enable limit for DUcc2 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_DUcc3 : 1;       /*!< [19..19] Enable limit for DUcc3 (~300mA)                                  */
      __IOM uint32_t LimEn_LDO_BUcc : 1;        /*!< [20..20] Enable limit for DUcc_Bat (~50mA)                                */
      __IOM uint32_t LimEn_LDO_PLL : 1;         /*!< [21..21] Enable limit for DUcc_PLL (~50mA)                                */
      __IM  uint32_t            : 3;
      __IOM uint32_t ERR_REG60x : 1;            /*!< [25..25] Fault in REG_60x                                                 */
      __IOM uint32_t ERR_REG61x_62x : 1;        /*!< [26..26] Fault in REG_61x or REG_62x                                      */
      __IOM uint32_t ERR_REG63x : 1;            /*!< [27..27] Fault in REG_63x                                                 */
      __IOM uint32_t PORSTn_En  : 1;            /*!< [28..28] Enable reset by Ucc > U_POR (2.5V)                               */
      __IOM uint32_t OVRSTn_En  : 1;            /*!< [29..29] Enable reset by Ucc > U_over (5.75V)                             */
      __IOM uint32_t CLR_ERR    : 1;            /*!< [30..30] Clear Errors of REG_60x - 63x                                    */
      __IOM uint32_t ERR_IRQ_EN : 1;            /*!< [31..31] Enable BKP_IRQn on Errors                                        */
    } REG_60_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t REG_61_TMR2;                 /*!< (@ 0x00000124) REG61 Control register                                     */
    
    struct {
      __IOM uint32_t LDO0_SRILow : 3;           /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO0_Trim  : 3;            /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO0_En    : 1;            /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO0_RDY   : 1;            /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO1_SRILow : 3;           /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO1_Trim  : 3;            /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO1_En    : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO1_RDY   : 1;            /*!< [15..15] LDO Ready                                                        */
      __IOM uint32_t LDO2_SRILow : 3;           /*!< [18..16] LDO Power adjustment                                             */
      __IOM uint32_t LDO2_Trim  : 3;            /*!< [21..19] LDO voltage tuning                                               */
      __IOM uint32_t LDO2_En    : 1;            /*!< [22..22] LDO Enable                                                       */
      __IOM uint32_t LDO2_RDY   : 1;            /*!< [23..23] LDO Ready                                                        */
      __IOM uint32_t LDO3_SRILow : 3;           /*!< [26..24] LDO Power adjustment                                             */
      __IOM uint32_t LDO3_Trim  : 3;            /*!< [29..27] LDO voltage tuning                                               */
      __IOM uint32_t LDO3_En    : 1;            /*!< [30..30] LDO Enable                                                       */
      __IOM uint32_t LDO3_RDY   : 1;            /*!< [31..31] LDO Ready                                                        */
    } REG_61_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t REG_62_TMR2;                 /*!< (@ 0x00000128) REG62 Control register                                     */
    
    struct {
      __IOM uint32_t LDO_BUcc_SRILow : 3;       /*!< [2..0] LDO Power adjustment                                               */
      __IOM uint32_t LDO_BUcc_Trim : 3;         /*!< [5..3] LDO voltage tuning                                                 */
      __IOM uint32_t LDO_BUcc_En : 1;           /*!< [6..6] LDO Enable                                                         */
      __IOM uint32_t LDO_BUcc_RDY : 1;          /*!< [7..7] LDO Ready                                                          */
      __IOM uint32_t LDO_PLL_SRILow : 3;        /*!< [10..8] LDO Power adjustment                                              */
      __IOM uint32_t LDO_PLL_Trim : 3;          /*!< [13..11] LDO voltage tuning                                               */
      __IOM uint32_t LDO_PLL_En : 1;            /*!< [14..14] LDO Enable                                                       */
      __IOM uint32_t LDO_PLL_RDY : 1;           /*!< [15..15] LDO Ready                                                        */
      __IM  uint32_t TrimR      : 9;            /*!< [24..16] Do not change                                                    */
      __IM  uint32_t            : 3;
      __IM  uint32_t Trim_Ref   : 3;            /*!< [30..28] Do not change                                                    */
    } REG_62_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t REG_63_TMR2;                 /*!< (@ 0x0000012C) REG63 Control register                                     */
    
    struct {
      __IOM uint32_t LSE_On     : 1;            /*!< [0..0] LSE Enable                                                         */
      __IOM uint32_t LSE_BYP    : 1;            /*!< [1..1] LSE Bypass                                                         */
      __IOM uint32_t RTC_Sel    : 2;            /*!< [3..2] Select Clock for RTC                                               */
      __IOM uint32_t RTC_En     : 1;            /*!< [4..4] RTC Enable                                                         */
      __IOM uint32_t RTC_Cal    : 8;            /*!< [12..5] RTC pass counts                                                   */
      __IOM uint32_t LSE_RDY    : 1;            /*!< [13..13] LSE Ready                                                        */
      __IOM uint32_t LSE_FilterEn : 1;          /*!< [14..14] LSE Filter Enable                                                */
      __IOM uint32_t LSI_On     : 1;            /*!< [15..15] LSI Enable                                                       */
      __IOM uint32_t LSI_Trim   : 5;            /*!< [20..16] LSI Trim freq                                                    */
      __IOM uint32_t LSI_RDY    : 1;            /*!< [21..21] LSI Ready                                                        */
      __IOM uint32_t HSI_On     : 1;            /*!< [22..22] HSI Enable                                                       */
      __IOM uint32_t HSI_RDY    : 1;            /*!< [23..23] HSI Ready                                                        */
      __IOM uint32_t HSI_Trim   : 6;            /*!< [29..24] HSI trim freq                                                    */
      __IOM uint32_t STANDBY    : 1;            /*!< [30..30] Go Standby mode                                                  */
      __IOM uint32_t RTC_RST    : 1;            /*!< [31..31] RTC Reset                                                        */
    } REG_63_TMR2_b;
  } ;
  __IOM uint32_t  RTC_CNT_TMR0;                 /*!< (@ 0x00000130) Count periods of PRL                                       */
  
  union {
    __IOM uint32_t RTC_DIV_TMR0;                /*!< (@ 0x00000134) Counts RTC Clock to get PRL value                          */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC DIV value                                                     */
    } RTC_DIV_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t RTC_PRL_TMR0;                /*!< (@ 0x00000138) Period value for DIV counter                               */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC PRL value                                                     */
    } RTC_PRL_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t RTC_ALRM_TMR0;               /*!< (@ 0x0000013C) Event value for CNT counter                                */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Alarm value of CNT                                                */
    } RTC_ALRM_TMR0_b;
  } ;
  
  union {
    __IOM uint32_t RTC_CS_TMR0;                 /*!< (@ 0x00000140) RTC Control and Status                                     */
    
    struct {
      __IOM uint32_t OWF        : 1;            /*!< [0..0] CNT Overflow flag, clear by set 1                                  */
      __IOM uint32_t SECF       : 1;            /*!< [1..1] DIV == PRL Event, clear by set 1                                   */
      __IOM uint32_t ALRF       : 1;            /*!< [2..2] CNT == ALRM Event, clear by set 1                                  */
      __IOM uint32_t OWF_IE     : 1;            /*!< [3..3] Enable IRQ by OWF                                                  */
      __IOM uint32_t SECF_IE    : 1;            /*!< [4..4] Enable IRQ by SECF                                                 */
      __IOM uint32_t ALRF_IE    : 1;            /*!< [5..5] Enable IRQ by ALRF                                                 */
      __IOM uint32_t WEC        : 1;            /*!< [6..6] RTC Busy flag                                                      */
      __IOM uint32_t CLR_ERRx   : 1;            /*!< [7..7] Clear Errors                                                       */
      __IOM uint32_t ERR_CNT    : 1;            /*!< [8..8] CNTx mistmatches                                                   */
      __IOM uint32_t ERR_DIV    : 1;            /*!< [9..9] DIVx mistmatches                                                   */
      __IOM uint32_t ERR_CM     : 1;            /*!< [10..10] Clock RTC too high                                               */
      __IOM uint32_t ERR_CC     : 1;            /*!< [11..11] Clock RTC too low                                                */
      __IOM uint32_t ERR_CNTx   : 1;            /*!< [12..12] Self channel CNT fault                                           */
      __IOM uint32_t ERR_DIVx   : 1;            /*!< [13..13] Self channel DIV fault                                           */
      __IOM uint32_t ERR_CMx    : 1;            /*!< [14..14] Self channel clock fault                                         */
      __IOM uint32_t ERR_IE     : 1;            /*!< [15..15] Enable IRQ on RTC faults                                         */
    } RTC_CS_TMR0_b;
  } ;
  __IM  uint32_t  RESERVED1[3];
  __IOM uint32_t  RTC_CNT_TMR1;                 /*!< (@ 0x00000150) Count periods of PRL                                       */
  
  union {
    __IOM uint32_t RTC_DIV_TMR1;                /*!< (@ 0x00000154) Counts RTC Clock to get PRL value                          */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC DIV value                                                     */
    } RTC_DIV_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t RTC_PRL_TMR1;                /*!< (@ 0x00000158) Period value for DIV counter                               */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC PRL value                                                     */
    } RTC_PRL_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t RTC_ALRM_TMR1;               /*!< (@ 0x0000015C) Event value for CNT counter                                */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Alarm value of CNT                                                */
    } RTC_ALRM_TMR1_b;
  } ;
  
  union {
    __IOM uint32_t RTC_CS_TMR1;                 /*!< (@ 0x00000160) RTC Control and Status                                     */
    
    struct {
      __IOM uint32_t OWF        : 1;            /*!< [0..0] CNT Overflow flag, clear by set 1                                  */
      __IOM uint32_t SECF       : 1;            /*!< [1..1] DIV == PRL Event, clear by set 1                                   */
      __IOM uint32_t ALRF       : 1;            /*!< [2..2] CNT == ALRM Event, clear by set 1                                  */
      __IOM uint32_t OWF_IE     : 1;            /*!< [3..3] Enable IRQ by OWF                                                  */
      __IOM uint32_t SECF_IE    : 1;            /*!< [4..4] Enable IRQ by SECF                                                 */
      __IOM uint32_t ALRF_IE    : 1;            /*!< [5..5] Enable IRQ by ALRF                                                 */
      __IOM uint32_t WEC        : 1;            /*!< [6..6] RTC Busy flag                                                      */
      __IOM uint32_t CLR_ERRx   : 1;            /*!< [7..7] Clear Errors                                                       */
      __IOM uint32_t ERR_CNT    : 1;            /*!< [8..8] CNTx mistmatches                                                   */
      __IOM uint32_t ERR_DIV    : 1;            /*!< [9..9] DIVx mistmatches                                                   */
      __IOM uint32_t ERR_CM     : 1;            /*!< [10..10] Clock RTC too high                                               */
      __IOM uint32_t ERR_CC     : 1;            /*!< [11..11] Clock RTC too low                                                */
      __IOM uint32_t ERR_CNTx   : 1;            /*!< [12..12] Self channel CNT fault                                           */
      __IOM uint32_t ERR_DIVx   : 1;            /*!< [13..13] Self channel DIV fault                                           */
      __IOM uint32_t ERR_CMx    : 1;            /*!< [14..14] Self channel clock fault                                         */
      __IOM uint32_t ERR_IE     : 1;            /*!< [15..15] Enable IRQ on RTC faults                                         */
    } RTC_CS_TMR1_b;
  } ;
  __IM  uint32_t  RESERVED2[3];
  __IOM uint32_t  RTC_CNT_TMR2;                 /*!< (@ 0x00000170) Count periods of PRL                                       */
  
  union {
    __IOM uint32_t RTC_DIV_TMR2;                /*!< (@ 0x00000174) Counts RTC Clock to get PRL value                          */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC DIV value                                                     */
    } RTC_DIV_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t RTC_PRL_TMR2;                /*!< (@ 0x00000178) Period value for DIV counter                               */
    
    struct {
      __IOM uint32_t Value      : 20;           /*!< [19..0] RTC PRL value                                                     */
    } RTC_PRL_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t RTC_ALRM_TMR2;               /*!< (@ 0x0000017C) Event value for CNT counter                                */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Alarm value of CNT                                                */
    } RTC_ALRM_TMR2_b;
  } ;
  
  union {
    __IOM uint32_t RTC_CS_TMR2;                 /*!< (@ 0x00000180) RTC Control and Status                                     */
    
    struct {
      __IOM uint32_t OWF        : 1;            /*!< [0..0] CNT Overflow flag, clear by set 1                                  */
      __IOM uint32_t SECF       : 1;            /*!< [1..1] DIV == PRL Event, clear by set 1                                   */
      __IOM uint32_t ALRF       : 1;            /*!< [2..2] CNT == ALRM Event, clear by set 1                                  */
      __IOM uint32_t OWF_IE     : 1;            /*!< [3..3] Enable IRQ by OWF                                                  */
      __IOM uint32_t SECF_IE    : 1;            /*!< [4..4] Enable IRQ by SECF                                                 */
      __IOM uint32_t ALRF_IE    : 1;            /*!< [5..5] Enable IRQ by ALRF                                                 */
      __IOM uint32_t WEC        : 1;            /*!< [6..6] RTC Busy flag                                                      */
      __IOM uint32_t CLR_ERRx   : 1;            /*!< [7..7] Clear Errors                                                       */
      __IOM uint32_t ERR_CNT    : 1;            /*!< [8..8] CNTx mistmatches                                                   */
      __IOM uint32_t ERR_DIV    : 1;            /*!< [9..9] DIVx mistmatches                                                   */
      __IOM uint32_t ERR_CM     : 1;            /*!< [10..10] Clock RTC too high                                               */
      __IOM uint32_t ERR_CC     : 1;            /*!< [11..11] Clock RTC too low                                                */
      __IOM uint32_t ERR_CNTx   : 1;            /*!< [12..12] Self channel CNT fault                                           */
      __IOM uint32_t ERR_DIVx   : 1;            /*!< [13..13] Self channel DIV fault                                           */
      __IOM uint32_t ERR_CMx    : 1;            /*!< [14..14] Self channel clock fault                                         */
      __IOM uint32_t ERR_IE     : 1;            /*!< [15..15] Enable IRQ on RTC faults                                         */
    } RTC_CS_TMR2_b;
  } ;
} MDR_BKP_Type;                                 /*!< Size = 388 (0x184)                                                        */



/* =========================================================================================================================== */
/* ================                                         MDR_PORTA                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief PORTA (MDR_PORTA)
  */

typedef struct {                                /*!< (@ 0x40080000) MDR_PORTA Structure                                        */
  __IOM uint32_t  KEY;                          /*!< (@ 0x00000000) Key lock Register                                          */
  
  union {
    __IOM uint32_t RXTX;                        /*!< (@ 0x00000004) GPIO Pin Data Register                                     */
    
    struct {
      __IOM uint32_t Pin_0      : 1;            /*!< [0..0] Pin data value                                                     */
      __IOM uint32_t Pin_1      : 1;            /*!< [1..1] Pin data value                                                     */
      __IOM uint32_t Pin_2      : 1;            /*!< [2..2] Pin data value                                                     */
      __IOM uint32_t Pin_3      : 1;            /*!< [3..3] Pin data value                                                     */
      __IOM uint32_t Pin_4      : 1;            /*!< [4..4] Pin data value                                                     */
      __IOM uint32_t Pin_5      : 1;            /*!< [5..5] Pin data value                                                     */
      __IOM uint32_t Pin_6      : 1;            /*!< [6..6] Pin data value                                                     */
      __IOM uint32_t Pin_7      : 1;            /*!< [7..7] Pin data value                                                     */
      __IOM uint32_t Pin_8      : 1;            /*!< [8..8] Pin data value                                                     */
      __IOM uint32_t Pin_9      : 1;            /*!< [9..9] Pin data value                                                     */
      __IOM uint32_t Pin_10     : 1;            /*!< [10..10] Pin data value                                                   */
      __IOM uint32_t Pin_11     : 1;            /*!< [11..11] Pin data value                                                   */
      __IOM uint32_t Pin_12     : 1;            /*!< [12..12] Pin data value                                                   */
      __IOM uint32_t Pin_13     : 1;            /*!< [13..13] Pin data value                                                   */
      __IOM uint32_t Pin_14     : 1;            /*!< [14..14] Pin data value                                                   */
      __IOM uint32_t Pin_15     : 1;            /*!< [15..15] Pin data value                                                   */
      __IOM uint32_t Pin_16     : 1;            /*!< [16..16] Pin data value                                                   */
      __IOM uint32_t Pin_17     : 1;            /*!< [17..17] Pin data value                                                   */
      __IOM uint32_t Pin_18     : 1;            /*!< [18..18] Pin data value                                                   */
      __IOM uint32_t Pin_19     : 1;            /*!< [19..19] Pin data value                                                   */
      __IOM uint32_t Pin_20     : 1;            /*!< [20..20] Pin data value                                                   */
      __IOM uint32_t Pin_21     : 1;            /*!< [21..21] Pin data value                                                   */
      __IOM uint32_t Pin_22     : 1;            /*!< [22..22] Pin data value                                                   */
      __IOM uint32_t Pin_23     : 1;            /*!< [23..23] Pin data value                                                   */
      __IOM uint32_t Pin_24     : 1;            /*!< [24..24] Pin data value                                                   */
      __IOM uint32_t Pin_25     : 1;            /*!< [25..25] Pin data value                                                   */
      __IOM uint32_t Pin_26     : 1;            /*!< [26..26] Pin data value                                                   */
      __IOM uint32_t Pin_27     : 1;            /*!< [27..27] Pin data value                                                   */
      __IOM uint32_t Pin_28     : 1;            /*!< [28..28] Pin data value                                                   */
      __IOM uint32_t Pin_29     : 1;            /*!< [29..29] Pin data value                                                   */
      __IOM uint32_t Pin_30     : 1;            /*!< [30..30] Pin data value                                                   */
      __IOM uint32_t Pin_31     : 1;            /*!< [31..31] Pin data value                                                   */
    } RXTX_b;
  } ;
  
  union {
    __OM  uint32_t RXTX_Set;                    /*!< (@ 0x00000008) Set RXTX Bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 1 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 1 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 1 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 1 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 1 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 1 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 1 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 1 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 1 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 1 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 1 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 1 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 1 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 1 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 1 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 1 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 1 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 1 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 1 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 1 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 1 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 1 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 1 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 1 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 1 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 1 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 1 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 1 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 1 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 1 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 1 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 1 to pin                                                     */
    } RXTX_Set_b;
  } ;
  
  union {
    __OM  uint32_t RXTX_Clear;                  /*!< (@ 0x0000000C) Clear RXTX Bits                                            */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } RXTX_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t OE;                        /*!< (@ 0x00000010) Pins Output Enable (Port function)                         */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Pin Output Enable                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Pin Output Enable                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Pin Output Enable                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Pin Output Enable                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Pin Output Enable                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Pin Output Enable                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Pin Output Enable                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Pin Output Enable                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Pin Output Enable                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Pin Output Enable                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Pin Output Enable                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Pin Output Enable                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Pin Output Enable                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Pin Output Enable                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Pin Output Enable                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Pin Output Enable                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Pin Output Enable                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Pin Output Enable                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Pin Output Enable                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Pin Output Enable                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Pin Output Enable                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Pin Output Enable                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Pin Output Enable                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Pin Output Enable                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Pin Output Enable                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Pin Output Enable                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Pin Output Enable                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Pin Output Enable                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Pin Output Enable                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Pin Output Enable                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Pin Output Enable                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Pin Output Enable                                                */
      } OE_b;
    } ;
    
    union {
      __OM  uint32_t OE_Set;                    /*!< (@ 0x00000010) Set OE Pins                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } OE_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t OE_Clear;                    /*!< (@ 0x00000014) Clear OE Pins                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } OE_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t FUNC0;                     /*!< (@ 0x00000018) Pin0 - Pin7 Functions                                      */
      
      struct {
        __IM  uint32_t Func_Pin_0 : 4;          /*!< [3..0] Read SFUNC0 Register                                               */
        __IM  uint32_t Func_Pin_1 : 4;          /*!< [7..4] Read SFUNC0 Register                                               */
        __IM  uint32_t Func_Pin_2 : 4;          /*!< [11..8] Read SFUNC0 Register                                              */
        __IM  uint32_t Func_Pin_3 : 4;          /*!< [15..12] Read SFUNC0 Register                                             */
        __IM  uint32_t Func_Pin_4 : 4;          /*!< [19..16] Read SFUNC0 Register                                             */
        __IM  uint32_t Func_Pin_5 : 4;          /*!< [23..20] Read SFUNC0 Register                                             */
        __IM  uint32_t Func_Pin_6 : 4;          /*!< [27..24] Read SFUNC0 Register                                             */
        __IM  uint32_t Func_Pin_7 : 4;          /*!< [31..28] Read SFUNC0 Register                                             */
      } FUNC0_b;
    } ;
    
    union {
      __OM  uint32_t FUNC0_Set;                 /*!< (@ 0x00000018) Set FUNC0 bits                                             */
      
      struct {
        __OM  uint32_t Func_Pin_0 : 4;          /*!< [3..0] Read SFUNC0 Register                                               */
        __OM  uint32_t Func_Pin_1 : 4;          /*!< [7..4] Read SFUNC0 Register                                               */
        __OM  uint32_t Func_Pin_2 : 4;          /*!< [11..8] Read SFUNC0 Register                                              */
        __OM  uint32_t Func_Pin_3 : 4;          /*!< [15..12] Read SFUNC0 Register                                             */
        __OM  uint32_t Func_Pin_4 : 4;          /*!< [19..16] Read SFUNC0 Register                                             */
        __OM  uint32_t Func_Pin_5 : 4;          /*!< [23..20] Read SFUNC0 Register                                             */
        __OM  uint32_t Func_Pin_6 : 4;          /*!< [27..24] Read SFUNC0 Register                                             */
        __OM  uint32_t Func_Pin_7 : 4;          /*!< [31..28] Read SFUNC0 Register                                             */
      } FUNC0_Set_b;
    } ;
  };
  
  union {
    union {
      __IM  uint32_t FUNC1;                     /*!< (@ 0x0000001C) Pin8 - Pin15 Functions                                     */
      
      struct {
        __IM  uint32_t Func_Pin_8 : 4;          /*!< [3..0] Read SFUNC1 Register                                               */
        __IM  uint32_t Func_Pin_9 : 4;          /*!< [7..4] Read SFUNC1 Register                                               */
        __IM  uint32_t Func_Pin_10 : 4;         /*!< [11..8] Read SFUNC1 Register                                              */
        __IM  uint32_t Func_Pin_11 : 4;         /*!< [15..12] Read SFUNC1 Register                                             */
        __IM  uint32_t Func_Pin_12 : 4;         /*!< [19..16] Read SFUNC1 Register                                             */
        __IM  uint32_t Func_Pin_13 : 4;         /*!< [23..20] Read SFUNC1 Register                                             */
        __IM  uint32_t Func_Pin_14 : 4;         /*!< [27..24] Read SFUNC1 Register                                             */
        __IM  uint32_t Func_Pin_15 : 4;         /*!< [31..28] Read SFUNC1 Register                                             */
      } FUNC1_b;
    } ;
    
    union {
      __OM  uint32_t FUNC1_Set;                 /*!< (@ 0x0000001C) Set FUNC1 bits                                             */
      
      struct {
        __OM  uint32_t Func_Pin_8 : 4;          /*!< [3..0] Read SFUNC1 Register                                               */
        __OM  uint32_t Func_Pin_9 : 4;          /*!< [7..4] Read SFUNC1 Register                                               */
        __OM  uint32_t Func_Pin_10 : 4;         /*!< [11..8] Read SFUNC1 Register                                              */
        __OM  uint32_t Func_Pin_11 : 4;         /*!< [15..12] Read SFUNC1 Register                                             */
        __OM  uint32_t Func_Pin_12 : 4;         /*!< [19..16] Read SFUNC1 Register                                             */
        __OM  uint32_t Func_Pin_13 : 4;         /*!< [23..20] Read SFUNC1 Register                                             */
        __OM  uint32_t Func_Pin_14 : 4;         /*!< [27..24] Read SFUNC1 Register                                             */
        __OM  uint32_t Func_Pin_15 : 4;         /*!< [31..28] Read SFUNC1 Register                                             */
      } FUNC1_Set_b;
    } ;
  };
  
  union {
    union {
      __IM  uint32_t FUNC2;                     /*!< (@ 0x00000020) Pin16 - Pin23 Functions                                    */
      
      struct {
        __IM  uint32_t Func_Pin_16 : 4;         /*!< [3..0] Read SFUNC2 Register                                               */
        __IM  uint32_t Func_Pin_17 : 4;         /*!< [7..4] Read SFUNC2 Register                                               */
        __IM  uint32_t Func_Pin_18 : 4;         /*!< [11..8] Read SFUNC2 Register                                              */
        __IM  uint32_t Func_Pin_19 : 4;         /*!< [15..12] Read SFUNC2 Register                                             */
        __IM  uint32_t Func_Pin_20 : 4;         /*!< [19..16] Read SFUNC2 Register                                             */
        __IM  uint32_t Func_Pin_21 : 4;         /*!< [23..20] Read SFUNC2 Register                                             */
        __IM  uint32_t Func_Pin_22 : 4;         /*!< [27..24] Read SFUNC2 Register                                             */
        __IM  uint32_t Func_Pin_23 : 4;         /*!< [31..28] Read SFUNC2 Register                                             */
      } FUNC2_b;
    } ;
    
    union {
      __OM  uint32_t FUNC2_Set;                 /*!< (@ 0x00000020) Set FUNC2 bits                                             */
      
      struct {
        __OM  uint32_t Func_Pin_16 : 4;         /*!< [3..0] Read SFUNC2 Register                                               */
        __OM  uint32_t Func_Pin_17 : 4;         /*!< [7..4] Read SFUNC2 Register                                               */
        __OM  uint32_t Func_Pin_18 : 4;         /*!< [11..8] Read SFUNC2 Register                                              */
        __OM  uint32_t Func_Pin_19 : 4;         /*!< [15..12] Read SFUNC2 Register                                             */
        __OM  uint32_t Func_Pin_20 : 4;         /*!< [19..16] Read SFUNC2 Register                                             */
        __OM  uint32_t Func_Pin_21 : 4;         /*!< [23..20] Read SFUNC2 Register                                             */
        __OM  uint32_t Func_Pin_22 : 4;         /*!< [27..24] Read SFUNC2 Register                                             */
        __OM  uint32_t Func_Pin_23 : 4;         /*!< [31..28] Read SFUNC2 Register                                             */
      } FUNC2_Set_b;
    } ;
  };
  
  union {
    union {
      __IM  uint32_t FUNC3;                     /*!< (@ 0x00000024) Pin24 - Pin31 Functions                                    */
      
      struct {
        __IM  uint32_t Func_Pin_24 : 4;         /*!< [3..0] Read SFUNC3 Register                                               */
        __IM  uint32_t Func_Pin_25 : 4;         /*!< [7..4] Read SFUNC3 Register                                               */
        __IM  uint32_t Func_Pin_26 : 4;         /*!< [11..8] Read SFUNC3 Register                                              */
        __IM  uint32_t Func_Pin_27 : 4;         /*!< [15..12] Read SFUNC3 Register                                             */
        __IM  uint32_t Func_Pin_28 : 4;         /*!< [19..16] Read SFUNC3 Register                                             */
        __IM  uint32_t Func_Pin_29 : 4;         /*!< [23..20] Read SFUNC3 Register                                             */
        __IM  uint32_t Func_Pin_30 : 4;         /*!< [27..24] Read SFUNC3 Register                                             */
        __IM  uint32_t Func_Pin_31 : 4;         /*!< [31..28] Read SFUNC3 Register                                             */
      } FUNC3_b;
    } ;
    
    union {
      __OM  uint32_t FUNC3_Set;                 /*!< (@ 0x00000024) Set FUNC3 bits                                             */
      
      struct {
        __OM  uint32_t Func_Pin_24 : 4;         /*!< [3..0] Read SFUNC3 Register                                               */
        __OM  uint32_t Func_Pin_25 : 4;         /*!< [7..4] Read SFUNC3 Register                                               */
        __OM  uint32_t Func_Pin_26 : 4;         /*!< [11..8] Read SFUNC3 Register                                              */
        __OM  uint32_t Func_Pin_27 : 4;         /*!< [15..12] Read SFUNC3 Register                                             */
        __OM  uint32_t Func_Pin_28 : 4;         /*!< [19..16] Read SFUNC3 Register                                             */
        __OM  uint32_t Func_Pin_29 : 4;         /*!< [23..20] Read SFUNC3 Register                                             */
        __OM  uint32_t Func_Pin_30 : 4;         /*!< [27..24] Read SFUNC3 Register                                             */
        __OM  uint32_t Func_Pin_31 : 4;         /*!< [31..28] Read SFUNC3 Register                                             */
      } FUNC3_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t FUNC0_Clear;                 /*!< (@ 0x00000028) Clear FUNC0 bits                                           */
    
    struct {
      __OM  uint32_t Func_Pin_0 : 4;            /*!< [3..0] Clear FUNC0 bits                                                   */
      __OM  uint32_t Func_Pin_1 : 4;            /*!< [7..4] Clear FUNC0 bits                                                   */
      __OM  uint32_t Func_Pin_2 : 4;            /*!< [11..8] Clear FUNC0 bits                                                  */
      __OM  uint32_t Func_Pin_3 : 4;            /*!< [15..12] Clear FUNC0 bits                                                 */
      __OM  uint32_t Func_Pin_4 : 4;            /*!< [19..16] Clear FUNC0 bits                                                 */
      __OM  uint32_t Func_Pin_5 : 4;            /*!< [23..20] Clear FUNC0 bits                                                 */
      __OM  uint32_t Func_Pin_6 : 4;            /*!< [27..24] Clear FUNC0 bits                                                 */
      __OM  uint32_t Func_Pin_7 : 4;            /*!< [31..28] Clear FUNC0 bits                                                 */
    } FUNC0_Clear_b;
  } ;
  
  union {
    __OM  uint32_t FUNC1_Clear;                 /*!< (@ 0x0000002C) Clear FUNC1 bits                                           */
    
    struct {
      __OM  uint32_t Func_Pin_8 : 4;            /*!< [3..0] Clear FUNC1 bits                                                   */
      __OM  uint32_t Func_Pin_9 : 4;            /*!< [7..4] Clear FUNC1 bits                                                   */
      __OM  uint32_t Func_Pin_10 : 4;           /*!< [11..8] Clear FUNC1 bits                                                  */
      __OM  uint32_t Func_Pin_11 : 4;           /*!< [15..12] Clear FUNC1 bits                                                 */
      __OM  uint32_t Func_Pin_12 : 4;           /*!< [19..16] Clear FUNC1 bits                                                 */
      __OM  uint32_t Func_Pin_13 : 4;           /*!< [23..20] Clear FUNC1 bits                                                 */
      __OM  uint32_t Func_Pin_14 : 4;           /*!< [27..24] Clear FUNC1 bits                                                 */
      __OM  uint32_t Func_Pin_15 : 4;           /*!< [31..28] Clear FUNC1 bits                                                 */
    } FUNC1_Clear_b;
  } ;
  
  union {
    __OM  uint32_t FUNC2_Clear;                 /*!< (@ 0x00000030) Clear FUNC2 bits                                           */
    
    struct {
      __OM  uint32_t Func_Pin_16 : 4;           /*!< [3..0] Clear FUNC2 bits                                                   */
      __OM  uint32_t Func_Pin_17 : 4;           /*!< [7..4] Clear FUNC2 bits                                                   */
      __OM  uint32_t Func_Pin_18 : 4;           /*!< [11..8] Clear FUNC2 bits                                                  */
      __OM  uint32_t Func_Pin_19 : 4;           /*!< [15..12] Clear FUNC2 bits                                                 */
      __OM  uint32_t Func_Pin_20 : 4;           /*!< [19..16] Clear FUNC2 bits                                                 */
      __OM  uint32_t Func_Pin_21 : 4;           /*!< [23..20] Clear FUNC2 bits                                                 */
      __OM  uint32_t Func_Pin_22 : 4;           /*!< [27..24] Clear FUNC2 bits                                                 */
      __OM  uint32_t Func_Pin_23 : 4;           /*!< [31..28] Clear FUNC2 bits                                                 */
    } FUNC2_Clear_b;
  } ;
  
  union {
    __OM  uint32_t FUNC3_Clear;                 /*!< (@ 0x00000034) Clear FUNC3 bits                                           */
    
    struct {
      __OM  uint32_t Func_Pin_24 : 4;           /*!< [3..0] Clear FUNC3 bits                                                   */
      __OM  uint32_t Func_Pin_25 : 4;           /*!< [7..4] Clear FUNC3 bits                                                   */
      __OM  uint32_t Func_Pin_26 : 4;           /*!< [11..8] Clear FUNC3 bits                                                  */
      __OM  uint32_t Func_Pin_27 : 4;           /*!< [15..12] Clear FUNC3 bits                                                 */
      __OM  uint32_t Func_Pin_28 : 4;           /*!< [19..16] Clear FUNC3 bits                                                 */
      __OM  uint32_t Func_Pin_29 : 4;           /*!< [23..20] Clear FUNC3 bits                                                 */
      __OM  uint32_t Func_Pin_30 : 4;           /*!< [27..24] Clear FUNC3 bits                                                 */
      __OM  uint32_t Func_Pin_31 : 4;           /*!< [31..28] Clear FUNC3 bits                                                 */
    } FUNC3_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t ANALOG;                    /*!< (@ 0x00000038) Pins Digital Mode                                          */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Pins Digital Mode                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Pins Digital Mode                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Pins Digital Mode                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Pins Digital Mode                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Pins Digital Mode                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Pins Digital Mode                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Pins Digital Mode                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Pins Digital Mode                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Pins Digital Mode                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Pins Digital Mode                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Pins Digital Mode                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Pins Digital Mode                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Pins Digital Mode                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Pins Digital Mode                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Pins Digital Mode                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Pins Digital Mode                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Pins Digital Mode                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Pins Digital Mode                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Pins Digital Mode                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Pins Digital Mode                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Pins Digital Mode                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Pins Digital Mode                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Pins Digital Mode                                                */
      } ANALOG_b;
    } ;
    
    union {
      __OM  uint32_t ANALOG_Set;                /*!< (@ 0x00000038) Set ANALOG bits                                            */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } ANALOG_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t ANALOG_Clear;                /*!< (@ 0x0000003C) Clear ANALOG bits                                          */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } ANALOG_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t PULLUP;                    /*!< (@ 0x00000040) Pins PullUP State                                          */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Pins PullUp State                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Pins PullUp State                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Pins PullUp State                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Pins PullUp State                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Pins PullUp State                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Pins PullUp State                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Pins PullUp State                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Pins PullUp State                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Pins PullUp State                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Pins PullUp State                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Pins PullUp State                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Pins PullUp State                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Pins PullUp State                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Pins PullUp State                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Pins PullUp State                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Pins PullUp State                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Pins PullUp State                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Pins PullUp State                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Pins PullUp State                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Pins PullUp State                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Pins PullUp State                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Pins PullUp State                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Pins PullUp State                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Pins PullUp State                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Pins PullUp State                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Pins PullUp State                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Pins PullUp State                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Pins PullUp State                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Pins PullUp State                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Pins PullUp State                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Pins PullUp State                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Pins PullUp State                                                */
      } PULLUP_b;
    } ;
    
    union {
      __OM  uint32_t PULLUP_Set;                /*!< (@ 0x00000040) Set PULLUP bits                                            */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } PULLUP_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t PULLUP_Clear;                /*!< (@ 0x00000044) Clear PULLUP bits                                          */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } PULLUP_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t PULLDOWN;                  /*!< (@ 0x00000048) Pins PullDOWN State                                        */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Pins PullUp State                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Pins PullUp State                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Pins PullUp State                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Pins PullUp State                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Pins PullUp State                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Pins PullUp State                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Pins PullUp State                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Pins PullUp State                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Pins PullUp State                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Pins PullUp State                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Pins PullUp State                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Pins PullUp State                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Pins PullUp State                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Pins PullUp State                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Pins PullUp State                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Pins PullUp State                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Pins PullUp State                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Pins PullUp State                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Pins PullUp State                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Pins PullUp State                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Pins PullUp State                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Pins PullUp State                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Pins PullUp State                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Pins PullUp State                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Pins PullUp State                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Pins PullUp State                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Pins PullUp State                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Pins PullUp State                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Pins PullUp State                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Pins PullUp State                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Pins PullUp State                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Pins PullUp State                                                */
      } PULLDOWN_b;
    } ;
    
    union {
      __OM  uint32_t PULLDOWN_Set;              /*!< (@ 0x00000048) Set PULLDOWN bits                                          */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } PULLDOWN_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t PULLDOWN_Clear;              /*!< (@ 0x0000004C) Clear PULLDOWN bits                                        */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } PULLDOWN_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t PD;                        /*!< (@ 0x00000050) Pins Driver Mode                                           */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Pins Driver Mode                                                   */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Pins Driver Mode                                                 */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Pins Driver Mode                                                 */
      } PD_b;
    } ;
    
    union {
      __OM  uint32_t PD_Set;                    /*!< (@ 0x00000050) Set PD bits                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } PD_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t PD_Clear;                    /*!< (@ 0x00000054) Clear PD bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } PD_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t PWR0;                      /*!< (@ 0x00000058) Power of Pins 0 - 15                                       */
      
      struct {
        __IM  uint32_t Pin_0    : 2;            /*!< [1..0] Read SPWR Register                                                 */
        __IM  uint32_t Pin_1    : 2;            /*!< [3..2] Read SPWR Register                                                 */
        __IM  uint32_t Pin_2    : 2;            /*!< [5..4] Read SPWR Register                                                 */
        __IM  uint32_t Pin_3    : 2;            /*!< [7..6] Read SPWR Register                                                 */
        __IM  uint32_t Pin_4    : 2;            /*!< [9..8] Read SPWR Register                                                 */
        __IM  uint32_t Pin_5    : 2;            /*!< [11..10] Read SPWR Register                                               */
        __IM  uint32_t Pin_6    : 2;            /*!< [13..12] Read SPWR Register                                               */
        __IM  uint32_t Pin_7    : 2;            /*!< [15..14] Read SPWR Register                                               */
        __IM  uint32_t Pin_8    : 2;            /*!< [17..16] Read SPWR Register                                               */
        __IM  uint32_t Pin_9    : 2;            /*!< [19..18] Read SPWR Register                                               */
        __IM  uint32_t Pin_10   : 2;            /*!< [21..20] Read SPWR Register                                               */
        __IM  uint32_t Pin_11   : 2;            /*!< [23..22] Read SPWR Register                                               */
        __IM  uint32_t Pin_12   : 2;            /*!< [25..24] Read SPWR Register                                               */
        __IM  uint32_t Pin_13   : 2;            /*!< [27..26] Read SPWR Register                                               */
        __IM  uint32_t Pin_14   : 2;            /*!< [29..28] Read SPWR Register                                               */
        __IM  uint32_t Pin_15   : 2;            /*!< [31..30] Read SPWR Register                                               */
      } PWR0_b;
    } ;
    
    union {
      __OM  uint32_t PWR0_Set;                  /*!< (@ 0x00000058) Set PWR0 bits                                              */
      
      struct {
        __OM  uint32_t Pin_0    : 2;            /*!< [1..0] Read SPWR Register                                                 */
        __OM  uint32_t Pin_1    : 2;            /*!< [3..2] Read SPWR Register                                                 */
        __OM  uint32_t Pin_2    : 2;            /*!< [5..4] Read SPWR Register                                                 */
        __OM  uint32_t Pin_3    : 2;            /*!< [7..6] Read SPWR Register                                                 */
        __OM  uint32_t Pin_4    : 2;            /*!< [9..8] Read SPWR Register                                                 */
        __OM  uint32_t Pin_5    : 2;            /*!< [11..10] Read SPWR Register                                               */
        __OM  uint32_t Pin_6    : 2;            /*!< [13..12] Read SPWR Register                                               */
        __OM  uint32_t Pin_7    : 2;            /*!< [15..14] Read SPWR Register                                               */
        __OM  uint32_t Pin_8    : 2;            /*!< [17..16] Read SPWR Register                                               */
        __OM  uint32_t Pin_9    : 2;            /*!< [19..18] Read SPWR Register                                               */
        __OM  uint32_t Pin_10   : 2;            /*!< [21..20] Read SPWR Register                                               */
        __OM  uint32_t Pin_11   : 2;            /*!< [23..22] Read SPWR Register                                               */
        __OM  uint32_t Pin_12   : 2;            /*!< [25..24] Read SPWR Register                                               */
        __OM  uint32_t Pin_13   : 2;            /*!< [27..26] Read SPWR Register                                               */
        __OM  uint32_t Pin_14   : 2;            /*!< [29..28] Read SPWR Register                                               */
        __OM  uint32_t Pin_15   : 2;            /*!< [31..30] Read SPWR Register                                               */
      } PWR0_Set_b;
    } ;
  };
  
  union {
    union {
      __IM  uint32_t PWR1;                      /*!< (@ 0x0000005C) Power of Pins 0 - 15                                       */
      
      struct {
        __IM  uint32_t Pin_16   : 2;            /*!< [1..0] Read SPWR1 Register                                                */
        __IM  uint32_t Pin_17   : 2;            /*!< [3..2] Read SPWR1 Register                                                */
        __IM  uint32_t Pin_18   : 2;            /*!< [5..4] Read SPWR1 Register                                                */
        __IM  uint32_t Pin_19   : 2;            /*!< [7..6] Read SPWR1 Register                                                */
        __IM  uint32_t Pin_20   : 2;            /*!< [9..8] Read SPWR1 Register                                                */
        __IM  uint32_t Pin_21   : 2;            /*!< [11..10] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_22   : 2;            /*!< [13..12] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_23   : 2;            /*!< [15..14] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_24   : 2;            /*!< [17..16] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_25   : 2;            /*!< [19..18] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_26   : 2;            /*!< [21..20] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_27   : 2;            /*!< [23..22] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_28   : 2;            /*!< [25..24] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_29   : 2;            /*!< [27..26] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_30   : 2;            /*!< [29..28] Read SPWR1 Register                                              */
        __IM  uint32_t Pin_31   : 2;            /*!< [31..30] Read SPWR1 Register                                              */
      } PWR1_b;
    } ;
    
    union {
      __OM  uint32_t PWR1_Set;                  /*!< (@ 0x0000005C) Set PWR1 bits                                              */
      
      struct {
        __OM  uint32_t Pin_16   : 2;            /*!< [1..0] Read SPWR1 Register                                                */
        __OM  uint32_t Pin_17   : 2;            /*!< [3..2] Read SPWR1 Register                                                */
        __OM  uint32_t Pin_18   : 2;            /*!< [5..4] Read SPWR1 Register                                                */
        __OM  uint32_t Pin_19   : 2;            /*!< [7..6] Read SPWR1 Register                                                */
        __OM  uint32_t Pin_20   : 2;            /*!< [9..8] Read SPWR1 Register                                                */
        __OM  uint32_t Pin_21   : 2;            /*!< [11..10] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_22   : 2;            /*!< [13..12] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_23   : 2;            /*!< [15..14] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_24   : 2;            /*!< [17..16] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_25   : 2;            /*!< [19..18] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_26   : 2;            /*!< [21..20] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_27   : 2;            /*!< [23..22] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_28   : 2;            /*!< [25..24] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_29   : 2;            /*!< [27..26] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_30   : 2;            /*!< [29..28] Read SPWR1 Register                                              */
        __OM  uint32_t Pin_31   : 2;            /*!< [31..30] Read SPWR1 Register                                              */
      } PWR1_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t PWR0_Clear;                  /*!< (@ 0x00000060) Clear PWR0 bits                                            */
    
    struct {
      __OM  uint32_t Pin_0      : 2;            /*!< [1..0] Clear PWR0 bits                                                    */
      __OM  uint32_t Pin_1      : 2;            /*!< [3..2] Clear PWR0 bits                                                    */
      __OM  uint32_t Pin_2      : 2;            /*!< [5..4] Clear PWR0 bits                                                    */
      __OM  uint32_t Pin_3      : 2;            /*!< [7..6] Clear PWR0 bits                                                    */
      __OM  uint32_t Pin_4      : 2;            /*!< [9..8] Clear PWR0 bits                                                    */
      __OM  uint32_t Pin_5      : 2;            /*!< [11..10] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_6      : 2;            /*!< [13..12] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_7      : 2;            /*!< [15..14] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_8      : 2;            /*!< [17..16] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_9      : 2;            /*!< [19..18] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_10     : 2;            /*!< [21..20] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_11     : 2;            /*!< [23..22] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_12     : 2;            /*!< [25..24] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_13     : 2;            /*!< [27..26] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_14     : 2;            /*!< [29..28] Clear PWR0 bits                                                  */
      __OM  uint32_t Pin_15     : 2;            /*!< [31..30] Clear PWR0 bits                                                  */
    } PWR0_Clear_b;
  } ;
  
  union {
    __OM  uint32_t PWR1_Clear;                  /*!< (@ 0x00000064) Clear PWR1 bits                                            */
    
    struct {
      __OM  uint32_t Pin_16     : 2;            /*!< [1..0] Clear PWR1 bits                                                    */
      __OM  uint32_t Pin_17     : 2;            /*!< [3..2] Clear PWR1 bits                                                    */
      __OM  uint32_t Pin_18     : 2;            /*!< [5..4] Clear PWR1 bits                                                    */
      __OM  uint32_t Pin_19     : 2;            /*!< [7..6] Clear PWR1 bits                                                    */
      __OM  uint32_t Pin_20     : 2;            /*!< [9..8] Clear PWR1 bits                                                    */
      __OM  uint32_t Pin_21     : 2;            /*!< [11..10] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_22     : 2;            /*!< [13..12] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_23     : 2;            /*!< [15..14] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_24     : 2;            /*!< [17..16] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_25     : 2;            /*!< [19..18] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_26     : 2;            /*!< [21..20] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_27     : 2;            /*!< [23..22] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_28     : 2;            /*!< [25..24] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_29     : 2;            /*!< [27..26] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_30     : 2;            /*!< [29..28] Clear PWR1 bits                                                  */
      __OM  uint32_t Pin_31     : 2;            /*!< [31..30] Clear PWR1 bits                                                  */
    } PWR1_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t CL;                        /*!< (@ 0x00000068) Pins Current Control enabled                               */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Read register SCL                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Read register SCL                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Read register SCL                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Read register SCL                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Read register SCL                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Read register SCL                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Read register SCL                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Read register SCL                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Read register SCL                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Read register SCL                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Read register SCL                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Read register SCL                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Read register SCL                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Read register SCL                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Read register SCL                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Read register SCL                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Read register SCL                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Read register SCL                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Read register SCL                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Read register SCL                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Read register SCL                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Read register SCL                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Read register SCL                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Read register SCL                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Read register SCL                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Read register SCL                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Read register SCL                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Read register SCL                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Read register SCL                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Read register SCL                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Read register SCL                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Read register SCL                                                */
      } CL_b;
    } ;
    
    union {
      __OM  uint32_t CL_Set;                    /*!< (@ 0x00000068) Set CL bits                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } CL_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t CL_Clear;                    /*!< (@ 0x0000006C) Clear CL bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } CL_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t IE;                        /*!< (@ 0x00000070) Pin Level IRQ Enable                                       */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Read register SIE                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Read register SIE                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Read register SIE                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Read register SIE                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Read register SIE                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Read register SIE                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Read register SIE                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Read register SIE                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Read register SIE                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Read register SIE                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Read register SIE                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Read register SIE                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Read register SIE                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Read register SIE                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Read register SIE                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Read register SIE                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Read register SIE                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Read register SIE                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Read register SIE                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Read register SIE                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Read register SIE                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Read register SIE                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Read register SIE                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Read register SIE                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Read register SIE                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Read register SIE                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Read register SIE                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Read register SIE                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Read register SIE                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Read register SIE                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Read register SIE                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Read register SIE                                                */
      } IE_b;
    } ;
    
    union {
      __OM  uint32_t IE_Set;                    /*!< (@ 0x00000070) Set IE bits                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } IE_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t IE_Clear;                    /*!< (@ 0x00000074) Clear IE bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } IE_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t IT;                        /*!< (@ 0x00000078) IRQ Level Select                                           */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Read register SIT                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Read register SIT                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Read register SIT                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Read register SIT                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Read register SIT                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Read register SIT                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Read register SIT                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Read register SIT                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Read register SIT                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Read register SIT                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Read register SIT                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Read register SIT                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Read register SIT                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Read register SIT                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Read register SIT                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Read register SIT                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Read register SIT                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Read register SIT                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Read register SIT                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Read register SIT                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Read register SIT                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Read register SIT                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Read register SIT                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Read register SIT                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Read register SIT                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Read register SIT                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Read register SIT                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Read register SIT                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Read register SIT                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Read register SIT                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Read register SIT                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Read register SIT                                                */
      } IT_b;
    } ;
    
    union {
      __OM  uint32_t IT_Set;                    /*!< (@ 0x00000078) Set IT bits                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } IT_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t IT_Clear;                    /*!< (@ 0x0000007C) Clear IT bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } IT_Clear_b;
  } ;
  
  union {
    union {
      __IM  uint32_t IR;                        /*!< (@ 0x00000080) Read SIR Register                                          */
      
      struct {
        __IM  uint32_t Pin_0    : 1;            /*!< [0..0] Read register SIR                                                  */
        __IM  uint32_t Pin_1    : 1;            /*!< [1..1] Read register SIR                                                  */
        __IM  uint32_t Pin_2    : 1;            /*!< [2..2] Read register SIR                                                  */
        __IM  uint32_t Pin_3    : 1;            /*!< [3..3] Read register SIR                                                  */
        __IM  uint32_t Pin_4    : 1;            /*!< [4..4] Read register SIR                                                  */
        __IM  uint32_t Pin_5    : 1;            /*!< [5..5] Read register SIR                                                  */
        __IM  uint32_t Pin_6    : 1;            /*!< [6..6] Read register SIR                                                  */
        __IM  uint32_t Pin_7    : 1;            /*!< [7..7] Read register SIR                                                  */
        __IM  uint32_t Pin_8    : 1;            /*!< [8..8] Read register SIR                                                  */
        __IM  uint32_t Pin_9    : 1;            /*!< [9..9] Read register SIR                                                  */
        __IM  uint32_t Pin_10   : 1;            /*!< [10..10] Read register SIR                                                */
        __IM  uint32_t Pin_11   : 1;            /*!< [11..11] Read register SIR                                                */
        __IM  uint32_t Pin_12   : 1;            /*!< [12..12] Read register SIR                                                */
        __IM  uint32_t Pin_13   : 1;            /*!< [13..13] Read register SIR                                                */
        __IM  uint32_t Pin_14   : 1;            /*!< [14..14] Read register SIR                                                */
        __IM  uint32_t Pin_15   : 1;            /*!< [15..15] Read register SIR                                                */
        __IM  uint32_t Pin_16   : 1;            /*!< [16..16] Read register SIR                                                */
        __IM  uint32_t Pin_17   : 1;            /*!< [17..17] Read register SIR                                                */
        __IM  uint32_t Pin_18   : 1;            /*!< [18..18] Read register SIR                                                */
        __IM  uint32_t Pin_19   : 1;            /*!< [19..19] Read register SIR                                                */
        __IM  uint32_t Pin_20   : 1;            /*!< [20..20] Read register SIR                                                */
        __IM  uint32_t Pin_21   : 1;            /*!< [21..21] Read register SIR                                                */
        __IM  uint32_t Pin_22   : 1;            /*!< [22..22] Read register SIR                                                */
        __IM  uint32_t Pin_23   : 1;            /*!< [23..23] Read register SIR                                                */
        __IM  uint32_t Pin_24   : 1;            /*!< [24..24] Read register SIR                                                */
        __IM  uint32_t Pin_25   : 1;            /*!< [25..25] Read register SIR                                                */
        __IM  uint32_t Pin_26   : 1;            /*!< [26..26] Read register SIR                                                */
        __IM  uint32_t Pin_27   : 1;            /*!< [27..27] Read register SIR                                                */
        __IM  uint32_t Pin_28   : 1;            /*!< [28..28] Read register SIR                                                */
        __IM  uint32_t Pin_29   : 1;            /*!< [29..29] Read register SIR                                                */
        __IM  uint32_t Pin_30   : 1;            /*!< [30..30] Read register SIR                                                */
        __IM  uint32_t Pin_31   : 1;            /*!< [31..31] Read register SIR                                                */
      } IR_b;
    } ;
    
    union {
      __OM  uint32_t IR_Set;                    /*!< (@ 0x00000080) Set IR bits                                                */
      
      struct {
        __OM  uint32_t Pin_0    : 1;            /*!< [0..0] Set 1 to pin                                                       */
        __OM  uint32_t Pin_1    : 1;            /*!< [1..1] Set 1 to pin                                                       */
        __OM  uint32_t Pin_2    : 1;            /*!< [2..2] Set 1 to pin                                                       */
        __OM  uint32_t Pin_3    : 1;            /*!< [3..3] Set 1 to pin                                                       */
        __OM  uint32_t Pin_4    : 1;            /*!< [4..4] Set 1 to pin                                                       */
        __OM  uint32_t Pin_5    : 1;            /*!< [5..5] Set 1 to pin                                                       */
        __OM  uint32_t Pin_6    : 1;            /*!< [6..6] Set 1 to pin                                                       */
        __OM  uint32_t Pin_7    : 1;            /*!< [7..7] Set 1 to pin                                                       */
        __OM  uint32_t Pin_8    : 1;            /*!< [8..8] Set 1 to pin                                                       */
        __OM  uint32_t Pin_9    : 1;            /*!< [9..9] Set 1 to pin                                                       */
        __OM  uint32_t Pin_10   : 1;            /*!< [10..10] Set 1 to pin                                                     */
        __OM  uint32_t Pin_11   : 1;            /*!< [11..11] Set 1 to pin                                                     */
        __OM  uint32_t Pin_12   : 1;            /*!< [12..12] Set 1 to pin                                                     */
        __OM  uint32_t Pin_13   : 1;            /*!< [13..13] Set 1 to pin                                                     */
        __OM  uint32_t Pin_14   : 1;            /*!< [14..14] Set 1 to pin                                                     */
        __OM  uint32_t Pin_15   : 1;            /*!< [15..15] Set 1 to pin                                                     */
        __OM  uint32_t Pin_16   : 1;            /*!< [16..16] Set 1 to pin                                                     */
        __OM  uint32_t Pin_17   : 1;            /*!< [17..17] Set 1 to pin                                                     */
        __OM  uint32_t Pin_18   : 1;            /*!< [18..18] Set 1 to pin                                                     */
        __OM  uint32_t Pin_19   : 1;            /*!< [19..19] Set 1 to pin                                                     */
        __OM  uint32_t Pin_20   : 1;            /*!< [20..20] Set 1 to pin                                                     */
        __OM  uint32_t Pin_21   : 1;            /*!< [21..21] Set 1 to pin                                                     */
        __OM  uint32_t Pin_22   : 1;            /*!< [22..22] Set 1 to pin                                                     */
        __OM  uint32_t Pin_23   : 1;            /*!< [23..23] Set 1 to pin                                                     */
        __OM  uint32_t Pin_24   : 1;            /*!< [24..24] Set 1 to pin                                                     */
        __OM  uint32_t Pin_25   : 1;            /*!< [25..25] Set 1 to pin                                                     */
        __OM  uint32_t Pin_26   : 1;            /*!< [26..26] Set 1 to pin                                                     */
        __OM  uint32_t Pin_27   : 1;            /*!< [27..27] Set 1 to pin                                                     */
        __OM  uint32_t Pin_28   : 1;            /*!< [28..28] Set 1 to pin                                                     */
        __OM  uint32_t Pin_29   : 1;            /*!< [29..29] Set 1 to pin                                                     */
        __OM  uint32_t Pin_30   : 1;            /*!< [30..30] Set 1 to pin                                                     */
        __OM  uint32_t Pin_31   : 1;            /*!< [31..31] Set 1 to pin                                                     */
      } IR_Set_b;
    } ;
  };
  
  union {
    __OM  uint32_t IR_Clear;                    /*!< (@ 0x00000084) Clear IR bits                                              */
    
    struct {
      __OM  uint32_t Pin_0      : 1;            /*!< [0..0] Set 0 to pin                                                       */
      __OM  uint32_t Pin_1      : 1;            /*!< [1..1] Set 0 to pin                                                       */
      __OM  uint32_t Pin_2      : 1;            /*!< [2..2] Set 0 to pin                                                       */
      __OM  uint32_t Pin_3      : 1;            /*!< [3..3] Set 0 to pin                                                       */
      __OM  uint32_t Pin_4      : 1;            /*!< [4..4] Set 0 to pin                                                       */
      __OM  uint32_t Pin_5      : 1;            /*!< [5..5] Set 0 to pin                                                       */
      __OM  uint32_t Pin_6      : 1;            /*!< [6..6] Set 0 to pin                                                       */
      __OM  uint32_t Pin_7      : 1;            /*!< [7..7] Set 0 to pin                                                       */
      __OM  uint32_t Pin_8      : 1;            /*!< [8..8] Set 0 to pin                                                       */
      __OM  uint32_t Pin_9      : 1;            /*!< [9..9] Set 0 to pin                                                       */
      __OM  uint32_t Pin_10     : 1;            /*!< [10..10] Set 0 to pin                                                     */
      __OM  uint32_t Pin_11     : 1;            /*!< [11..11] Set 0 to pin                                                     */
      __OM  uint32_t Pin_12     : 1;            /*!< [12..12] Set 0 to pin                                                     */
      __OM  uint32_t Pin_13     : 1;            /*!< [13..13] Set 0 to pin                                                     */
      __OM  uint32_t Pin_14     : 1;            /*!< [14..14] Set 0 to pin                                                     */
      __OM  uint32_t Pin_15     : 1;            /*!< [15..15] Set 0 to pin                                                     */
      __OM  uint32_t Pin_16     : 1;            /*!< [16..16] Set 0 to pin                                                     */
      __OM  uint32_t Pin_17     : 1;            /*!< [17..17] Set 0 to pin                                                     */
      __OM  uint32_t Pin_18     : 1;            /*!< [18..18] Set 0 to pin                                                     */
      __OM  uint32_t Pin_19     : 1;            /*!< [19..19] Set 0 to pin                                                     */
      __OM  uint32_t Pin_20     : 1;            /*!< [20..20] Set 0 to pin                                                     */
      __OM  uint32_t Pin_21     : 1;            /*!< [21..21] Set 0 to pin                                                     */
      __OM  uint32_t Pin_22     : 1;            /*!< [22..22] Set 0 to pin                                                     */
      __OM  uint32_t Pin_23     : 1;            /*!< [23..23] Set 0 to pin                                                     */
      __OM  uint32_t Pin_24     : 1;            /*!< [24..24] Set 0 to pin                                                     */
      __OM  uint32_t Pin_25     : 1;            /*!< [25..25] Set 0 to pin                                                     */
      __OM  uint32_t Pin_26     : 1;            /*!< [26..26] Set 0 to pin                                                     */
      __OM  uint32_t Pin_27     : 1;            /*!< [27..27] Set 0 to pin                                                     */
      __OM  uint32_t Pin_28     : 1;            /*!< [28..28] Set 0 to pin                                                     */
      __OM  uint32_t Pin_29     : 1;            /*!< [29..29] Set 0 to pin                                                     */
      __OM  uint32_t Pin_30     : 1;            /*!< [30..30] Set 0 to pin                                                     */
      __OM  uint32_t Pin_31     : 1;            /*!< [31..31] Set 0 to pin                                                     */
    } IR_Clear_b;
  } ;
  
  union {
    __IOM uint32_t HCUR;                        /*!< (@ 0x00000088) Pins' Overcurrent Status                                   */
    
    struct {
      __IOM uint32_t Pin_0      : 1;            /*!< [0..0] Register HCUR                                                      */
      __IOM uint32_t Pin_1      : 1;            /*!< [1..1] Register HCUR                                                      */
      __IOM uint32_t Pin_2      : 1;            /*!< [2..2] Register HCUR                                                      */
      __IOM uint32_t Pin_3      : 1;            /*!< [3..3] Register HCUR                                                      */
      __IOM uint32_t Pin_4      : 1;            /*!< [4..4] Register HCUR                                                      */
      __IOM uint32_t Pin_5      : 1;            /*!< [5..5] Register HCUR                                                      */
      __IOM uint32_t Pin_6      : 1;            /*!< [6..6] Register HCUR                                                      */
      __IOM uint32_t Pin_7      : 1;            /*!< [7..7] Register HCUR                                                      */
      __IOM uint32_t Pin_8      : 1;            /*!< [8..8] Register HCUR                                                      */
      __IOM uint32_t Pin_9      : 1;            /*!< [9..9] Register HCUR                                                      */
      __IOM uint32_t Pin_10     : 1;            /*!< [10..10] Register HCUR                                                    */
      __IOM uint32_t Pin_11     : 1;            /*!< [11..11] Register HCUR                                                    */
      __IOM uint32_t Pin_12     : 1;            /*!< [12..12] Register HCUR                                                    */
      __IOM uint32_t Pin_13     : 1;            /*!< [13..13] Register HCUR                                                    */
      __IOM uint32_t Pin_14     : 1;            /*!< [14..14] Register HCUR                                                    */
      __IOM uint32_t Pin_15     : 1;            /*!< [15..15] Register HCUR                                                    */
      __IOM uint32_t Pin_16     : 1;            /*!< [16..16] Register HCUR                                                    */
      __IOM uint32_t Pin_17     : 1;            /*!< [17..17] Register HCUR                                                    */
      __IOM uint32_t Pin_18     : 1;            /*!< [18..18] Register HCUR                                                    */
      __IOM uint32_t Pin_19     : 1;            /*!< [19..19] Register HCUR                                                    */
      __IOM uint32_t Pin_20     : 1;            /*!< [20..20] Register HCUR                                                    */
      __IOM uint32_t Pin_21     : 1;            /*!< [21..21] Register HCUR                                                    */
      __IOM uint32_t Pin_22     : 1;            /*!< [22..22] Register HCUR                                                    */
      __IOM uint32_t Pin_23     : 1;            /*!< [23..23] Register HCUR                                                    */
      __IOM uint32_t Pin_24     : 1;            /*!< [24..24] Register HCUR                                                    */
      __IOM uint32_t Pin_25     : 1;            /*!< [25..25] Register HCUR                                                    */
      __IOM uint32_t Pin_26     : 1;            /*!< [26..26] Register HCUR                                                    */
      __IOM uint32_t Pin_27     : 1;            /*!< [27..27] Register HCUR                                                    */
      __IOM uint32_t Pin_28     : 1;            /*!< [28..28] Register HCUR                                                    */
      __IOM uint32_t Pin_29     : 1;            /*!< [29..29] Register HCUR                                                    */
      __IOM uint32_t Pin_30     : 1;            /*!< [30..30] Register HCUR                                                    */
      __IOM uint32_t Pin_31     : 1;            /*!< [31..31] Register HCUR                                                    */
    } HCUR_b;
  } ;
} MDR_PORTA_Type;                               /*!< Size = 140 (0x8c)                                                         */



/* =========================================================================================================================== */
/* ================                                        MDR_TIMER1                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief TIMER Control (MDR_TIMER1)
  */

typedef struct {                                /*!< (@ 0x4008A000) MDR_TIMER1 Structure                                       */
  
  union {
    __IOM uint32_t CNT;                         /*!< (@ 0x00000000) Counter register                                           */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Counter Value                                                     */
    } CNT_b;
  } ;
  
  union {
    __IOM uint32_t PSG;                         /*!< (@ 0x00000004) Presample Gain                                             */
    
    struct {
      __IOM uint32_t Value      : 16;           /*!< [15..0] Inc CNT by PSG clocks of TIM_CLOCK                                */
    } PSG_b;
  } ;
  
  union {
    __IOM uint32_t ARR;                         /*!< (@ 0x00000008) Counter Period                                             */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Counter Value                                                     */
    } ARR_b;
  } ;
  
  union {
    __IOM uint32_t CNTRL;                       /*!< (@ 0x0000000C) Timer Control                                              */
    
    struct {
      __IOM uint32_t CNT_EN     : 1;            /*!< [0..0] Timer Enable                                                       */
      __IOM uint32_t ARRB_EN    : 1;            /*!< [1..1] ARR update mode                                                    */
      __IOM uint32_t WR_CMPL    : 1;            /*!< [2..2] Can write to CNT, ARR, PSG                                         */
      __IOM uint32_t DIR        : 1;            /*!< [3..3] Count Direction                                                    */
      __IOM uint32_t FDTS       : 2;            /*!< [5..4] Select Data Sampling frequency                                     */
      __IOM uint32_t CNT_MODE   : 2;            /*!< [7..6] Counting mode                                                      */
      __IOM uint32_t EVENT_SEL  : 4;            /*!< [11..8] Events for counting                                               */
    } CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t CCR1;                        /*!< (@ 0x00000010) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR1_b;
  } ;
  
  union {
    __IOM uint32_t CCR2;                        /*!< (@ 0x00000014) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR2_b;
  } ;
  
  union {
    __IOM uint32_t CCR3;                        /*!< (@ 0x00000018) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR3_b;
  } ;
  
  union {
    __IOM uint32_t CCR4;                        /*!< (@ 0x0000001C) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR4_b;
  } ;
  
  union {
    __IOM uint32_t CH1_CNTRL;                   /*!< (@ 0x00000020) Capture and PWM Channel Control                            */
    
    struct {
      __IOM uint32_t CHFLTR     : 4;            /*!< [3..0] Front hold to set Event                                            */
      __IOM uint32_t CHSEL      : 2;            /*!< [5..4] Event to capture in CCR                                            */
      __IOM uint32_t CHPSC      : 2;            /*!< [7..6] Capture event decimation                                           */
      __IOM uint32_t OCCE       : 1;            /*!< [8..8] ETR pin Enable                                                     */
      __IOM uint32_t OCCM       : 3;            /*!< [11..9] PWM Generate modes                                                */
      __IOM uint32_t BRKEN      : 1;            /*!< [12..12] Clear Ref by BRK                                                 */
      __IOM uint32_t ETREN      : 1;            /*!< [13..13] Clear Ref by BRK                                                 */
      __IOM uint32_t WR_CMPL    : 1;            /*!< [14..14] Can write to CCRx                                                */
      __IOM uint32_t CAP_nPWM   : 1;            /*!< [15..15] CAP or PWM Mode                                                  */
    } CH1_CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t CH2_CNTRL;                   /*!< (@ 0x00000024) Capture and PWM Channel Control                            */
    
    struct {
      __IOM uint32_t CHFLTR     : 4;            /*!< [3..0] Front hold to set Event                                            */
      __IOM uint32_t CHSEL      : 2;            /*!< [5..4] Event to capture in CCR                                            */
      __IOM uint32_t CHPSC      : 2;            /*!< [7..6] Capture event decimation                                           */
      __IOM uint32_t OCCE       : 1;            /*!< [8..8] ETR pin Enable                                                     */
      __IOM uint32_t OCCM       : 3;            /*!< [11..9] PWM Generate modes                                                */
      __IOM uint32_t BRKEN      : 1;            /*!< [12..12] Clear Ref by BRK                                                 */
      __IOM uint32_t ETREN      : 1;            /*!< [13..13] Clear Ref by BRK                                                 */
      __IOM uint32_t WR_CMPL    : 1;            /*!< [14..14] Can write to CCRx                                                */
      __IOM uint32_t CAP_nPWM   : 1;            /*!< [15..15] CAP or PWM Mode                                                  */
    } CH2_CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t CH3_CNTRL;                   /*!< (@ 0x00000028) Capture and PWM Channel Control                            */
    
    struct {
      __IOM uint32_t CHFLTR     : 4;            /*!< [3..0] Front hold to set Event                                            */
      __IOM uint32_t CHSEL      : 2;            /*!< [5..4] Event to capture in CCR                                            */
      __IOM uint32_t CHPSC      : 2;            /*!< [7..6] Capture event decimation                                           */
      __IOM uint32_t OCCE       : 1;            /*!< [8..8] ETR pin Enable                                                     */
      __IOM uint32_t OCCM       : 3;            /*!< [11..9] PWM Generate modes                                                */
      __IOM uint32_t BRKEN      : 1;            /*!< [12..12] Clear Ref by BRK                                                 */
      __IOM uint32_t ETREN      : 1;            /*!< [13..13] Clear Ref by BRK                                                 */
      __IOM uint32_t WR_CMPL    : 1;            /*!< [14..14] Can write to CCRx                                                */
      __IOM uint32_t CAP_nPWM   : 1;            /*!< [15..15] CAP or PWM Mode                                                  */
    } CH3_CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t CH4_CNTRL;                   /*!< (@ 0x0000002C) Capture and PWM Channel Control                            */
    
    struct {
      __IOM uint32_t CHFLTR     : 4;            /*!< [3..0] Front hold to set Event                                            */
      __IOM uint32_t CHSEL      : 2;            /*!< [5..4] Event to capture in CCR                                            */
      __IOM uint32_t CHPSC      : 2;            /*!< [7..6] Capture event decimation                                           */
      __IOM uint32_t OCCE       : 1;            /*!< [8..8] ETR pin Enable                                                     */
      __IOM uint32_t OCCM       : 3;            /*!< [11..9] PWM Generate modes                                                */
      __IOM uint32_t BRKEN      : 1;            /*!< [12..12] Clear Ref by BRK                                                 */
      __IOM uint32_t ETREN      : 1;            /*!< [13..13] Clear Ref by BRK                                                 */
      __IOM uint32_t WR_CMPL    : 1;            /*!< [14..14] Can write to CCRx                                                */
      __IOM uint32_t CAP_nPWM   : 1;            /*!< [15..15] CAP or PWM Mode                                                  */
    } CH4_CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t CH1_CNTRL1;                  /*!< (@ 0x00000030) PWM Driver Control                                         */
    
    struct {
      __IOM uint32_t SelOE      : 2;            /*!< [1..0] Select Pin Output Enable                                           */
      __IOM uint32_t SelO       : 2;            /*!< [3..2] Select Output Signal                                               */
      __IOM uint32_t Inv        : 1;            /*!< [4..4] Invert Output Signal                                               */
      __IM  uint32_t            : 3;
      __IOM uint32_t NSelOE     : 2;            /*!< [9..8] Select Pin Output Enable                                           */
      __IOM uint32_t NSelO      : 2;            /*!< [11..10] Select Output Signal                                             */
      __IOM uint32_t NInv       : 1;            /*!< [12..12] Invert Output Signal                                             */
    } CH1_CNTRL1_b;
  } ;
  
  union {
    __IOM uint32_t CH2_CNTRL1;                  /*!< (@ 0x00000034) PWM Driver Control                                         */
    
    struct {
      __IOM uint32_t SelOE      : 2;            /*!< [1..0] Select Pin Output Enable                                           */
      __IOM uint32_t SelO       : 2;            /*!< [3..2] Select Output Signal                                               */
      __IOM uint32_t Inv        : 1;            /*!< [4..4] Invert Output Signal                                               */
      __IM  uint32_t            : 3;
      __IOM uint32_t NSelOE     : 2;            /*!< [9..8] Select Pin Output Enable                                           */
      __IOM uint32_t NSelO      : 2;            /*!< [11..10] Select Output Signal                                             */
      __IOM uint32_t NInv       : 1;            /*!< [12..12] Invert Output Signal                                             */
    } CH2_CNTRL1_b;
  } ;
  
  union {
    __IOM uint32_t CH3_CNTRL1;                  /*!< (@ 0x00000038) PWM Driver Control                                         */
    
    struct {
      __IOM uint32_t SelOE      : 2;            /*!< [1..0] Select Pin Output Enable                                           */
      __IOM uint32_t SelO       : 2;            /*!< [3..2] Select Output Signal                                               */
      __IOM uint32_t Inv        : 1;            /*!< [4..4] Invert Output Signal                                               */
      __IM  uint32_t            : 3;
      __IOM uint32_t NSelOE     : 2;            /*!< [9..8] Select Pin Output Enable                                           */
      __IOM uint32_t NSelO      : 2;            /*!< [11..10] Select Output Signal                                             */
      __IOM uint32_t NInv       : 1;            /*!< [12..12] Invert Output Signal                                             */
    } CH3_CNTRL1_b;
  } ;
  
  union {
    __IOM uint32_t CH4_CNTRL1;                  /*!< (@ 0x0000003C) PWM Driver Control                                         */
    
    struct {
      __IOM uint32_t SelOE      : 2;            /*!< [1..0] Select Pin Output Enable                                           */
      __IOM uint32_t SelO       : 2;            /*!< [3..2] Select Output Signal                                               */
      __IOM uint32_t Inv        : 1;            /*!< [4..4] Invert Output Signal                                               */
      __IM  uint32_t            : 3;
      __IOM uint32_t NSelOE     : 2;            /*!< [9..8] Select Pin Output Enable                                           */
      __IOM uint32_t NSelO      : 2;            /*!< [11..10] Select Output Signal                                             */
      __IOM uint32_t NInv       : 1;            /*!< [12..12] Invert Output Signal                                             */
    } CH4_CNTRL1_b;
  } ;
  
  union {
    __IOM uint32_t CH1_DTG;                     /*!< (@ 0x00000040) Dead Time Generator                                        */
    
    struct {
      __IOM uint32_t DTG        : 4;            /*!< [3..0] DTG Prescaller                                                     */
      __IOM uint32_t EDTS       : 1;            /*!< [4..4] DTG Clock Select                                                   */
      __IM  uint32_t            : 3;
      __IOM uint32_t DTGx       : 8;            /*!< [15..8] DTGx scale, Delay = DTGx*(DTG + 1)                                */
    } CH1_DTG_b;
  } ;
  
  union {
    __IOM uint32_t CH2_DTG;                     /*!< (@ 0x00000044) Dead Time Generator                                        */
    
    struct {
      __IOM uint32_t DTG        : 4;            /*!< [3..0] DTG Prescaller                                                     */
      __IOM uint32_t EDTS       : 1;            /*!< [4..4] DTG Clock Select                                                   */
      __IM  uint32_t            : 3;
      __IOM uint32_t DTGx       : 8;            /*!< [15..8] DTGx scale, Delay = DTGx*(DTG + 1)                                */
    } CH2_DTG_b;
  } ;
  
  union {
    __IOM uint32_t CH3_DTG;                     /*!< (@ 0x00000048) Dead Time Generator                                        */
    
    struct {
      __IOM uint32_t DTG        : 4;            /*!< [3..0] DTG Prescaller                                                     */
      __IOM uint32_t EDTS       : 1;            /*!< [4..4] DTG Clock Select                                                   */
      __IM  uint32_t            : 3;
      __IOM uint32_t DTGx       : 8;            /*!< [15..8] DTGx scale, Delay = DTGx*(DTG + 1)                                */
    } CH3_DTG_b;
  } ;
  
  union {
    __IOM uint32_t CH4_DTG;                     /*!< (@ 0x0000004C) Dead Time Generator                                        */
    
    struct {
      __IOM uint32_t DTG        : 4;            /*!< [3..0] DTG Prescaller                                                     */
      __IOM uint32_t EDTS       : 1;            /*!< [4..4] DTG Clock Select                                                   */
      __IM  uint32_t            : 3;
      __IOM uint32_t DTGx       : 8;            /*!< [15..8] DTGx scale, Delay = DTGx*(DTG + 1)                                */
    } CH4_DTG_b;
  } ;
  
  union {
    __IOM uint32_t BRKETR_CNTRL;                /*!< (@ 0x00000050) Break and External Count Control                           */
    
    struct {
      __IOM uint32_t BRK_INV    : 1;            /*!< [0..0] Invert Break Signal                                                */
      __IOM uint32_t ETR_INV    : 1;            /*!< [1..1] Invert External Count Signal                                       */
      __IOM uint32_t ETR_PSC    : 2;            /*!< [3..2] External Count Div                                                 */
      __IOM uint32_t ETR_Filter : 4;            /*!< [7..4] External Count Signal Filter                                       */
    } BRKETR_CNTRL_b;
  } ;
  
  union {
    __IOM uint32_t STATUS;                      /*!< (@ 0x00000054) Status Register                                            */
    
    struct {
      __IOM uint32_t CNT_ZERO   : 1;            /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR    : 1;            /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE     : 1;            /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE     : 1;            /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK        : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1 : 1;           /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2 : 1;           /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3 : 1;           /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4 : 1;           /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1 : 1;           /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2 : 1;           /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3 : 1;           /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4 : 1;           /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1 : 1;          /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2 : 1;          /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3 : 1;          /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4 : 1;          /*!< [16..16] Captured to CCR1                                                 */
    } STATUS_b;
  } ;
  
  union {
    __IOM uint32_t IE;                          /*!< (@ 0x00000058) IRQ Enable                                                 */
    
    struct {
      __IOM uint32_t CNT_ZERO_IE : 1;           /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_IE : 1;            /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_IE  : 1;            /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_IE  : 1;            /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_IE     : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_IE : 1;        /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_IE : 1;        /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_IE : 1;        /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_IE : 1;        /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_IE : 1;        /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_IE : 1;        /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_IE : 1;        /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_IE : 1;        /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_IE : 1;       /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_IE : 1;       /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_IE : 1;       /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_IE : 1;       /*!< [16..16] Captured to CCR1                                                 */
    } IE_b;
  } ;
  
  union {
    __IOM uint32_t DMA_RE;                      /*!< (@ 0x0000005C) DMA Request Enable for TIMx_DMA_REQ                        */
    
    struct {
      __IOM uint32_t CNT_ZERO_DMAE : 1;         /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_DMAE : 1;          /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_DMAE : 1;           /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_DMAE : 1;           /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_DMAE   : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_DMAE : 1;      /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_DMAE : 1;      /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_DMAE : 1;      /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_DMAE : 1;      /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_DMAE : 1;      /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_DMAE : 1;      /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_DMAE : 1;      /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_DMAE : 1;      /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_DMAE : 1;     /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_DMAE : 1;     /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_DMAE : 1;     /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_DMAE : 1;     /*!< [16..16] Captured to CCR1                                                 */
    } DMA_RE_b;
  } ;
  
  union {
    __IOM uint32_t CH1_CNTRL2;                  /*!< (@ 0x00000060) CCR1 Control                                               */
    
    struct {
      __IOM uint32_t CHSel1     : 2;            /*!< [1..0] Event to capture in CCR1                                           */
      __IOM uint32_t CCR1_En    : 1;            /*!< [2..2] Enable CCR1                                                        */
      __IOM uint32_t CCRRLD     : 1;            /*!< [3..3] CCR Reload Mode                                                    */
      __IOM uint32_t CAP_CCR_Fix : 1;           /*!< [4..4] CAP update CCRs fix                                                */
    } CH1_CNTRL2_b;
  } ;
  
  union {
    __IOM uint32_t CH2_CNTRL2;                  /*!< (@ 0x00000064) CCR1 Control                                               */
    
    struct {
      __IOM uint32_t CHSel1     : 2;            /*!< [1..0] Event to capture in CCR1                                           */
      __IOM uint32_t CCR1_En    : 1;            /*!< [2..2] Enable CCR1                                                        */
      __IOM uint32_t CCRRLD     : 1;            /*!< [3..3] CCR Reload Mode                                                    */
      __IOM uint32_t CAP_CCR_Fix : 1;           /*!< [4..4] CAP update CCRs fix                                                */
    } CH2_CNTRL2_b;
  } ;
  
  union {
    __IOM uint32_t CH3_CNTRL2;                  /*!< (@ 0x00000068) CCR1 Control                                               */
    
    struct {
      __IOM uint32_t CHSel1     : 2;            /*!< [1..0] Event to capture in CCR1                                           */
      __IOM uint32_t CCR1_En    : 1;            /*!< [2..2] Enable CCR1                                                        */
      __IOM uint32_t CCRRLD     : 1;            /*!< [3..3] CCR Reload Mode                                                    */
      __IOM uint32_t CAP_CCR_Fix : 1;           /*!< [4..4] CAP update CCRs fix                                                */
    } CH3_CNTRL2_b;
  } ;
  
  union {
    __IOM uint32_t CH4_CNTRL2;                  /*!< (@ 0x0000006C) CCR1 Control                                               */
    
    struct {
      __IOM uint32_t CHSel1     : 2;            /*!< [1..0] Event to capture in CCR1                                           */
      __IOM uint32_t CCR1_En    : 1;            /*!< [2..2] Enable CCR1                                                        */
      __IOM uint32_t CCRRLD     : 1;            /*!< [3..3] CCR Reload Mode                                                    */
      __IOM uint32_t CAP_CCR_Fix : 1;           /*!< [4..4] CAP update CCRs fix                                                */
    } CH4_CNTRL2_b;
  } ;
  
  union {
    __IOM uint32_t CCR11;                       /*!< (@ 0x00000070) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR11_b;
  } ;
  
  union {
    __IOM uint32_t CCR21;                       /*!< (@ 0x00000074) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR21_b;
  } ;
  
  union {
    __IOM uint32_t CCR31;                       /*!< (@ 0x00000078) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR31_b;
  } ;
  
  union {
    __IOM uint32_t CCR41;                       /*!< (@ 0x0000007C) CNT Compare Register                                       */
    
    struct {
      __IOM uint32_t Value      : 32;           /*!< [31..0] Captured or PWM Value                                             */
    } CCR41_b;
  } ;
  
  union {
    __IOM uint32_t DMA_RE1;                     /*!< (@ 0x00000080) DMA Request Enable for TIMx_DMA_REQ1                       */
    
    struct {
      __IOM uint32_t CNT_ZERO_DMAE : 1;         /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_DMAE : 1;          /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_DMAE : 1;           /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_DMAE : 1;           /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_DMAE   : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_DMAE : 1;      /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_DMAE : 1;      /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_DMAE : 1;      /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_DMAE : 1;      /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_DMAE : 1;      /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_DMAE : 1;      /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_DMAE : 1;      /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_DMAE : 1;      /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_DMAE : 1;     /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_DMAE : 1;     /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_DMAE : 1;     /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_DMAE : 1;     /*!< [16..16] Captured to CCR1                                                 */
    } DMA_RE1_b;
  } ;
  
  union {
    __IOM uint32_t DMA_RE2;                     /*!< (@ 0x00000084) DMA Request Enable for TIMx_DMA_REQ2                       */
    
    struct {
      __IOM uint32_t CNT_ZERO_DMAE : 1;         /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_DMAE : 1;          /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_DMAE : 1;           /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_DMAE : 1;           /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_DMAE   : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_DMAE : 1;      /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_DMAE : 1;      /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_DMAE : 1;      /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_DMAE : 1;      /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_DMAE : 1;      /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_DMAE : 1;      /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_DMAE : 1;      /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_DMAE : 1;      /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_DMAE : 1;     /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_DMAE : 1;     /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_DMAE : 1;     /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_DMAE : 1;     /*!< [16..16] Captured to CCR1                                                 */
    } DMA_RE2_b;
  } ;
  
  union {
    __IOM uint32_t DMA_RE3;                     /*!< (@ 0x00000088) DMA Request Enable for TIMx_DMA_REQ3                       */
    
    struct {
      __IOM uint32_t CNT_ZERO_DMAE : 1;         /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_DMAE : 1;          /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_DMAE : 1;           /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_DMAE : 1;           /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_DMAE   : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_DMAE : 1;      /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_DMAE : 1;      /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_DMAE : 1;      /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_DMAE : 1;      /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_DMAE : 1;      /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_DMAE : 1;      /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_DMAE : 1;      /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_DMAE : 1;      /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_DMAE : 1;     /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_DMAE : 1;     /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_DMAE : 1;     /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_DMAE : 1;     /*!< [16..16] Captured to CCR1                                                 */
    } DMA_RE3_b;
  } ;
  
  union {
    __IOM uint32_t DMA_RE4;                     /*!< (@ 0x0000008C) DMA Request Enable for TIMx_DMA_REQ4                       */
    
    struct {
      __IOM uint32_t CNT_ZERO_DMAE : 1;         /*!< [0..0] CNT Zero                                                           */
      __IOM uint32_t CNT_ARR_DMAE : 1;          /*!< [1..1] CNT eq ARR                                                         */
      __IOM uint32_t ETR_RE_DMAE : 1;           /*!< [2..2] ETR Rise Front                                                     */
      __IOM uint32_t ETR_FE_DMAE : 1;           /*!< [3..3] ETR Fall Front                                                     */
      __IOM uint32_t BRK_DMAE   : 1;            /*!< [4..4] BRK High Level                                                     */
      __IOM uint32_t CCR_CAP_CH1_DMAE : 1;      /*!< [5..5] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH2_DMAE : 1;      /*!< [6..6] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH3_DMAE : 1;      /*!< [7..7] Captured to CCR                                                    */
      __IOM uint32_t CCR_CAP_CH4_DMAE : 1;      /*!< [8..8] Captured to CCR                                                    */
      __IOM uint32_t CCR_REF_CH1_DMAE : 1;      /*!< [9..9] PWM Rise Front                                                     */
      __IOM uint32_t CCR_REF_CH2_DMAE : 1;      /*!< [10..10] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH3_DMAE : 1;      /*!< [11..11] PWM Rise Front                                                   */
      __IOM uint32_t CCR_REF_CH4_DMAE : 1;      /*!< [12..12] PWM Rise Front                                                   */
      __IOM uint32_t CCR1_CAP_CH1_DMAE : 1;     /*!< [13..13] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH2_DMAE : 1;     /*!< [14..14] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH3_DMAE : 1;     /*!< [15..15] Captured to CCR1                                                 */
      __IOM uint32_t CCR1_CAP_CH4_DMAE : 1;     /*!< [16..16] Captured to CCR1                                                 */
    } DMA_RE4_b;
  } ;
} MDR_TIMER1_Type;                              /*!< Size = 144 (0x90)                                                         */



/* =========================================================================================================================== */
/* ================                                         MDR_SSP1                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief Synchronous Serial Port (MDR_SSP1)
  */

typedef struct {                                /*!< (@ 0x40095000) MDR_SSP1 Structure                                         */
  
  union {
    __IOM uint32_t CR0;                         /*!< (@ 0x00000000) Control Register 0                                         */
    
    struct {
      __IOM uint32_t DSS        : 4;            /*!< [3..0] Data Size Select                                                   */
      __IOM uint32_t FRF        : 2;            /*!< [5..4] Frame Format                                                       */
      __IOM uint32_t SPO        : 1;            /*!< [6..6] SPI Clock Polarity                                                 */
      __IOM uint32_t SPH        : 1;            /*!< [7..7] SPI Capture Clock Phase                                            */
      __IOM uint32_t SCR        : 8;            /*!< [15..8] Signal CLock Rate                                                 */
      __IOM uint32_t ExtraLen_En : 1;           /*!< [16..16] Enable extra length                                              */
      __IOM uint32_t FastRX_En  : 1;            /*!< [17..17] Enable fast mode for slave                                       */
    } CR0_b;
  } ;
  
  union {
    __IOM uint32_t CR1;                         /*!< (@ 0x00000004) Control Register 1                                         */
    
    struct {
      __IOM uint32_t LBM        : 1;            /*!< [0..0] Loop Back Mode                                                     */
      __IOM uint32_t SSE        : 1;            /*!< [1..1] Synchronous Serial Enable                                          */
      __IOM uint32_t MS         : 1;            /*!< [2..2] Master or Slave mode                                               */
      __IOM uint32_t SOD        : 1;            /*!< [3..3] Slave mode Output Disable                                          */
      __IOM uint32_t ClearTX    : 1;            /*!< [4..4] Clear FIFO_TX                                                      */
    } CR1_b;
  } ;
  
  union {
    __IOM uint32_t DR;                          /*!< (@ 0x00000008) FIFO_Rx and FIFO_Tx access                                 */
    
    struct {
      __IOM uint32_t Data       : 32;           /*!< [31..0] Data value                                                        */
    } DR_b;
  } ;
  
  union {
    __IM  uint32_t SR;                          /*!< (@ 0x0000000C) Status Register                                            */
    
    struct {
      __IM  uint32_t TFE        : 1;            /*!< [0..0] FIFO_TX is Empty                                                   */
      __IM  uint32_t TNF        : 1;            /*!< [1..1] FIFO_TX is Not Full                                                */
      __IM  uint32_t RNE        : 1;            /*!< [2..2] FIFO_RX is Not Empty                                               */
      __IM  uint32_t RFF        : 1;            /*!< [3..3] FIFO_RX is Full                                                    */
      __IM  uint32_t BSY        : 1;            /*!< [4..4] Transfer in progress                                               */
    } SR_b;
  } ;
  
  union {
    __IOM uint32_t CPSR;                        /*!< (@ 0x00000010) Clock Prescaller Register                                  */
    
    struct {
      __IOM uint32_t CPSDVSR    : 8;            /*!< [7..0] Clock Prescaller                                                   */
    } CPSR_b;
  } ;
  
  union {
    __IOM uint32_t IMSC;                        /*!< (@ 0x00000014) IRQ Mask Set-Clear                                         */
    
    struct {
      __IOM uint32_t RORIM      : 1;            /*!< [0..0] Enable IRQ on FIFO_RX overrun                                      */
      __IOM uint32_t RTIM       : 1;            /*!< [1..1] Enable IQR on RX timeout for 32bits                                */
      __IOM uint32_t RXIM       : 1;            /*!< [2..2] Enable IQR on FIFO_RX ge 4 words                                   */
      __IOM uint32_t TXIM       : 1;            /*!< [3..3] Enable IQR on FIFO_TX le 4 words                                   */
      __IOM uint32_t RNEIM      : 1;            /*!< [4..4] IRQ on FIFO_RX not empty                                           */
      __IOM uint32_t TFEIM      : 1;            /*!< [5..5] IRQ on FIFO_TX empty                                               */
      __IOM uint32_t TBSYIM     : 1;            /*!< [6..6] IRQ on TX completed                                                */
    } IMSC_b;
  } ;
  
  union {
    __IM  uint32_t RIS;                         /*!< (@ 0x00000018) Raw Interupt Status                                        */
    
    struct {
      __IM  uint32_t RORRIS     : 1;            /*!< [0..0] FIFO_RX is overrun                                                 */
      __IM  uint32_t RTRIS      : 1;            /*!< [1..1] RX timeout for 32bits                                              */
      __IM  uint32_t RXRIS      : 1;            /*!< [2..2] FIFO_RX gt words                                                   */
      __IM  uint32_t TXRIS      : 1;            /*!< [3..3] FIFO_TX le words                                                   */
      __IM  uint32_t RNERIS     : 1;            /*!< [4..4] FIFO_RX not empty                                                  */
      __IM  uint32_t TFERIS     : 1;            /*!< [5..5] FIFO_TX empty                                                      */
      __IM  uint32_t TBSYRIS    : 1;            /*!< [6..6] TX completed                                                       */
    } RIS_b;
  } ;
  
  union {
    __IM  uint32_t MIS;                         /*!< (@ 0x0000001C) Masked Interupt Status                                     */
    
    struct {
      __IM  uint32_t RORMIS     : 1;            /*!< [0..0] FIFO_RX is overrun                                                 */
      __IM  uint32_t RTMIS      : 1;            /*!< [1..1] RX timeout for 32bits                                              */
      __IM  uint32_t RXMIS      : 1;            /*!< [2..2] FIFO_RX ge 4 words                                                 */
      __IM  uint32_t TXMIS      : 1;            /*!< [3..3] FIFO_TX le 4 words                                                 */
      __IM  uint32_t RNEMIS     : 1;            /*!< [4..4] FIFO_RX not empty                                                  */
      __IM  uint32_t TFEMIS     : 1;            /*!< [5..5] FIFO_TX empty                                                      */
      __IM  uint32_t TBSYMIS    : 1;            /*!< [6..6] TX completed                                                       */
    } MIS_b;
  } ;
  
  union {
    __OM  uint32_t ICR;                         /*!< (@ 0x00000020) Interupt Clear Register                                    */
    
    struct {
      __OM  uint32_t RORIC      : 1;            /*!< [0..0] Clear FIFO_RX overrun flag                                         */
      __OM  uint32_t RTIC       : 1;            /*!< [1..1] Clear RX timeout flag                                              */
    } ICR_b;
  } ;
  
  union {
    __IOM uint32_t DMACR;                       /*!< (@ 0x00000024) DMA Control Register                                       */
    
    struct {
      __IOM uint32_t RXDMAE     : 1;            /*!< [0..0] Enable DMA by FIFO_RX has data                                     */
      __IOM uint32_t TXDMAE     : 1;            /*!< [1..1] Enable DMA by FIFO_TX not Full                                     */
    } DMACR_b;
  } ;
} MDR_SSP1_Type;                                /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                         MDR_UART1                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief UART Control (MDR_UART1)
  */

typedef struct {                                /*!< (@ 0x40099000) MDR_UART1 Structure                                        */
  
  union {
    __IOM uint32_t DR;                          /*!< (@ 0x00000000) Data Register                                              */
    
    struct {
      __IOM uint32_t DATA       : 9;            /*!< [8..0] Data FIFO access                                                   */
      __IOM uint32_t FE         : 1;            /*!< [9..9] Stop Bit Error                                                     */
      __IOM uint32_t PE         : 1;            /*!< [10..10] Parity Error                                                     */
      __IOM uint32_t BE         : 1;            /*!< [11..11] Break Error                                                      */
      __IOM uint32_t OE         : 1;            /*!< [12..12] Overrun FIFO_RX                                                  */
    } DR_b;
  } ;
  
  union {
    __IOM uint32_t RSR_ECR;                     /*!< (@ 0x00000004) Receive Status and Error Clear Register                    */
    
    struct {
      __IOM uint32_t FE         : 1;            /*!< [0..0] Stop Bit Error                                                     */
      __IOM uint32_t PE         : 1;            /*!< [1..1] Parity Error                                                       */
      __IOM uint32_t BE         : 1;            /*!< [2..2] Break Error                                                        */
      __IOM uint32_t OE         : 1;            /*!< [3..3] Overrun FIFO_RX                                                    */
    } RSR_ECR_b;
  } ;
  __IM  uint32_t  RESERVED[4];
  
  union {
    __IM  uint32_t FR;                          /*!< (@ 0x00000018) Flag Register                                              */
    
    struct {
      __IM  uint32_t CTS        : 1;            /*!< [0..0] Modem Clear To Send                                                */
      __IM  uint32_t DSR        : 1;            /*!< [1..1] Modem Data Set Ready                                               */
      __IM  uint32_t DCD        : 1;            /*!< [2..2] Modem Data Carrier Detect                                          */
      __IM  uint32_t BUSY       : 1;            /*!< [3..3] Transmitting data                                                  */
      __IM  uint32_t RXFE       : 1;            /*!< [4..4] FIFO_RX Empty status                                               */
      __IM  uint32_t TXFF       : 1;            /*!< [5..5] FIFO_TX Full Status                                                */
      __IM  uint32_t RXFF       : 1;            /*!< [6..6] FIFO_RX Full Status                                                */
      __IM  uint32_t TXFE       : 1;            /*!< [7..7] FIFO_RX Empty status                                               */
      __IM  uint32_t RI         : 1;            /*!< [8..8] Modem Ring Indicator                                               */
    } FR_b;
  } ;
  __IM  uint32_t  RESERVED1;
  
  union {
    __IOM uint32_t ILPR;                        /*!< (@ 0x00000020) IrDA Low-Power Counter                                     */
    
    struct {
      __IOM uint32_t DVSR       : 8;            /*!< [7..0] Div of SampleRate                                                  */
    } ILPR_b;
  } ;
  
  union {
    __IOM uint32_t IBRD;                        /*!< (@ 0x00000024) Integer BaudRate Divisor                                   */
    
    struct {
      __IOM uint32_t Baud_DivInt : 16;          /*!< [15..0] Integer part of Rate divisor                                      */
    } IBRD_b;
  } ;
  
  union {
    __IOM uint32_t FBRD;                        /*!< (@ 0x00000028) Fractional BaudRate Divisor                                */
    
    struct {
      __IOM uint32_t Baud_DivFrac : 6;          /*!< [5..0] Fractional part of Rate divisor                                    */
    } FBRD_b;
  } ;
  
  union {
    __IOM uint32_t LCR_H;                       /*!< (@ 0x0000002C) Line Control Register                                      */
    
    struct {
      __IOM uint32_t BRK        : 1;            /*!< [0..0] Send Break - TX LOW for 2 words                                    */
      __IOM uint32_t PEN        : 1;            /*!< [1..1] Parity Enable                                                      */
      __IOM uint32_t EPS        : 1;            /*!< [2..2] Even Parity Select                                                 */
      __IOM uint32_t STP2       : 1;            /*!< [3..3] Double Stop Bits Enable                                            */
      __IOM uint32_t FEN        : 1;            /*!< [4..4] FIFOs Enable                                                       */
      __IOM uint32_t WLEN       : 2;            /*!< [6..5] Word Length                                                        */
      __IOM uint32_t SPS        : 1;            /*!< [7..7] Stick Parity Select                                                */
      __IOM uint32_t 9Bit_En    : 1;            /*!< [8..8] Enable 9bit length mode                                            */
    } LCR_H_b;
  } ;
  
  union {
    __IOM uint32_t CR;                          /*!< (@ 0x00000030) Control Register                                           */
    
    struct {
      __IOM uint32_t EN         : 1;            /*!< [0..0] Enable UART                                                        */
      __IOM uint32_t SIREN      : 1;            /*!< [1..1] IrDA Enable                                                        */
      __IOM uint32_t SIRLP      : 1;            /*!< [2..2] IrDA Low-Power Enable                                              */
      __IM  uint32_t            : 4;
      __IOM uint32_t LBE        : 1;            /*!< [7..7] LoopBack Enable                                                    */
      __IOM uint32_t TXE        : 1;            /*!< [8..8] Transmitter Enable                                                 */
      __IOM uint32_t RXE        : 1;            /*!< [9..9] Receiver Enable                                                    */
      __IOM uint32_t DTR        : 1;            /*!< [10..10] Data Transmit Ready                                              */
      __IOM uint32_t RTS        : 1;            /*!< [11..11] Request To Send                                                  */
      __IOM uint32_t Out1       : 1;            /*!< [12..12] Custom Modem Output1 - DCD                                       */
      __IOM uint32_t Out2       : 1;            /*!< [13..13] Custom Modem Output2 - RI                                        */
      __IOM uint32_t RTSEn      : 1;            /*!< [14..14] Hardware RTS Control                                             */
      __IOM uint32_t CTSEn      : 1;            /*!< [15..15] Hardware CTS Control                                             */
    } CR_b;
  } ;
  
  union {
    __IOM uint32_t IFLS;                        /*!< (@ 0x00000034) IRQ FIFO Level                                             */
    
    struct {
      __IOM uint32_t TXIFLSES   : 3;            /*!< [2..0] IRQ FIFO_TX level                                                  */
      __IOM uint32_t RXIFLSES   : 3;            /*!< [5..3] IRQ FIFO_RX level                                                  */
    } IFLS_b;
  } ;
  
  union {
    __IOM uint32_t IMSC;                        /*!< (@ 0x00000038) IRQ Mask Set Clear                                         */
    
    struct {
      __IOM uint32_t RIM_IM     : 1;            /*!< [0..0] RI Modem IRQ Mask                                                  */
      __IOM uint32_t STCM_IM    : 1;            /*!< [1..1] STC Modem IRQ Mask                                                 */
      __IOM uint32_t DCDM_IM    : 1;            /*!< [2..2] DCD Modem IRQ Mask                                                 */
      __IOM uint32_t DSRM_IM    : 1;            /*!< [3..3] DSR Modem IRQ Mask                                                 */
      __IOM uint32_t RX_IM      : 1;            /*!< [4..4] RX IRQ Mask                                                        */
      __IOM uint32_t TX_IM      : 1;            /*!< [5..5] TX IRQ Mask                                                        */
      __IOM uint32_t RT_IM      : 1;            /*!< [6..6] RX Timeout IRQ Mask                                                */
      __IOM uint32_t FE_IM      : 1;            /*!< [7..7] Frame Error IRQ Mask                                               */
      __IOM uint32_t PE_IM      : 1;            /*!< [8..8] Parity Error IRQ Mask                                              */
      __IOM uint32_t BE_IM      : 1;            /*!< [9..9] BreakLine IRQ Mask                                                 */
      __IOM uint32_t OE_IM      : 1;            /*!< [10..10] Overrun FIFO_RX IRQ Mask                                         */
      __IOM uint32_t RNE_IM     : 1;            /*!< [11..11] FIFO_RX not Empty                                                */
      __IOM uint32_t TFE_IM     : 1;            /*!< [12..12] FIFO_TX empty                                                    */
      __IOM uint32_t TBSY_IM    : 1;            /*!< [13..13] TX data in shift register                                        */
    } IMSC_b;
  } ;
  
  union {
    __IM  uint32_t RIS;                         /*!< (@ 0x0000003C) Raw IQR Status Register                                    */
    
    struct {
      __IM  uint32_t RIM_RIS    : 1;            /*!< [0..0] RI Modem Event                                                     */
      __IM  uint32_t STCM_RIS   : 1;            /*!< [1..1] STC Modem Event                                                    */
      __IM  uint32_t DCDM_RIS   : 1;            /*!< [2..2] DCD Modem Event                                                    */
      __IM  uint32_t DSRM_RIS   : 1;            /*!< [3..3] DSR Modem Event                                                    */
      __IM  uint32_t RX_RIS     : 1;            /*!< [4..4] RX Event                                                           */
      __IM  uint32_t TX_RIS     : 1;            /*!< [5..5] TX Event                                                           */
      __IM  uint32_t RT_RIS     : 1;            /*!< [6..6] RX Timeout Event                                                   */
      __IM  uint32_t FE_RIS     : 1;            /*!< [7..7] Frame Error Event                                                  */
      __IM  uint32_t PE_RIS     : 1;            /*!< [8..8] Parity Error Event                                                 */
      __IM  uint32_t BE_RIS     : 1;            /*!< [9..9] BreakLine Event                                                    */
      __IM  uint32_t OE_RIS     : 1;            /*!< [10..10] Overrun FIFO_RX Event                                            */
      __IM  uint32_t RNE_RIS    : 1;            /*!< [11..11] FIFO_RX not Empty                                                */
      __IM  uint32_t TFE_RIS    : 1;            /*!< [12..12] FIFO_TX empty                                                    */
      __IM  uint32_t TBSY_RIS   : 1;            /*!< [13..13] TX data in shift register                                        */
    } RIS_b;
  } ;
  
  union {
    __IM  uint32_t MIS;                         /*!< (@ 0x00000040) Masked IQR Status Register                                 */
    
    struct {
      __IM  uint32_t RIM_MIS    : 1;            /*!< [0..0] RI Modem Event                                                     */
      __IM  uint32_t STCM_MIS   : 1;            /*!< [1..1] STC Modem Event                                                    */
      __IM  uint32_t DCDM_MIS   : 1;            /*!< [2..2] DCD Modem Event                                                    */
      __IM  uint32_t DSRM_MIS   : 1;            /*!< [3..3] DSR Modem Event                                                    */
      __IM  uint32_t RX_MIS     : 1;            /*!< [4..4] RX Event                                                           */
      __IM  uint32_t TX_MIS     : 1;            /*!< [5..5] TX Event                                                           */
      __IM  uint32_t RT_MIS     : 1;            /*!< [6..6] RX Timeout Event                                                   */
      __IM  uint32_t FE_MIS     : 1;            /*!< [7..7] Frame Error Event                                                  */
      __IM  uint32_t PE_MIS     : 1;            /*!< [8..8] Parity Error Event                                                 */
      __IM  uint32_t BE_MIS     : 1;            /*!< [9..9] BreakLine Event                                                    */
      __IM  uint32_t OE_MIS     : 1;            /*!< [10..10] Overrun FIFO_RX Event                                            */
      __IM  uint32_t RNE_MIS    : 1;            /*!< [11..11] FIFO_RX not Empty                                                */
      __IM  uint32_t TFE_MIS    : 1;            /*!< [12..12] FIFO_TX empty                                                    */
      __IM  uint32_t TBSY_MIS   : 1;            /*!< [13..13] TX data in shift register                                        */
    } MIS_b;
  } ;
  
  union {
    __OM  uint32_t ICR;                         /*!< (@ 0x00000044) IRQ Clear Register                                         */
    
    struct {
      __OM  uint32_t RIM_IC     : 1;            /*!< [0..0] RI Modem Event                                                     */
      __OM  uint32_t STCM_IC    : 1;            /*!< [1..1] STC Modem Event                                                    */
      __OM  uint32_t DCDM_IC    : 1;            /*!< [2..2] DCD Modem Event                                                    */
      __OM  uint32_t DSRM_IC    : 1;            /*!< [3..3] DSR Modem Event                                                    */
      __OM  uint32_t RX_IC      : 1;            /*!< [4..4] RX Event                                                           */
      __OM  uint32_t TX_IC      : 1;            /*!< [5..5] TX Event                                                           */
      __OM  uint32_t RT_IC      : 1;            /*!< [6..6] RX Timeout Event                                                   */
      __OM  uint32_t FE_IC      : 1;            /*!< [7..7] Frame Error Event                                                  */
      __OM  uint32_t PE_IC      : 1;            /*!< [8..8] Parity Error Event                                                 */
      __OM  uint32_t BE_IC      : 1;            /*!< [9..9] BreakLine Event                                                    */
      __OM  uint32_t OE_IC      : 1;            /*!< [10..10] Overrun FIFO_RX Event                                            */
    } ICR_b;
  } ;
  
  union {
    __IOM uint32_t DMACR;                       /*!< (@ 0x00000048) DMA Control Register                                       */
    
    struct {
      __IOM uint32_t RXDMAE     : 1;            /*!< [0..0] RX DMA Enable                                                      */
      __IOM uint32_t TXDMAE     : 1;            /*!< [1..1] TX DMA Enable                                                      */
      __IOM uint32_t DMAonErr   : 1;            /*!< [2..2] Disable DMA req on Error                                           */
    } DMACR_b;
  } ;
  __IM  uint32_t  RESERVED2[13];
  
  union {
    __IOM uint32_t TCR;                         /*!< (@ 0x00000080) Test Control Register                                      */
    
    struct {
      __IOM uint32_t ITEN       : 1;            /*!< [0..0] Test Mode Enable                                                   */
      __IOM uint32_t TestFIFO   : 1;            /*!< [1..1] FIFO test mode                                                     */
      __IOM uint32_t SIRTest    : 1;            /*!< [2..2] IrDA test mode                                                     */
    } TCR_b;
  } ;
} MDR_UART1_Type;                               /*!< Size = 132 (0x84)                                                         */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define MDR_RST_CLOCK_BASE          0x40000000UL
#define MDR_BKP_BASE                0x40001000UL
#define MDR_PORTA_BASE              0x40080000UL
#define MDR_PORTB_BASE              0x40081000UL
#define MDR_PORTC_BASE              0x40082000UL
#define MDR_PORTD_BASE              0x40083000UL
#define MDR_PORTE_BASE              0x40084000UL
#define MDR_TIMER1_BASE             0x4008A000UL
#define MDR_TIMER2_BASE             0x4008B000UL
#define MDR_TIMER3_BASE             0x4008C000UL
#define MDR_TIMER4_BASE             0x4008D000UL
#define MDR_TIMER5_BASE             0x4008E000UL
#define MDR_TIMER6_BASE             0x4008F000UL
#define MDR_SSP1_BASE               0x40095000UL
#define MDR_SSP2_BASE               0x40096000UL
#define MDR_SSP3_BASE               0x40097000UL
#define MDR_SSP4_BASE               0x40098000UL
#define MDR_SSP5_BASE               0x400B1000UL
#define MDR_SSP6_BASE               0x400B2000UL
#define MDR_UART1_BASE              0x40099000UL
#define MDR_UART2_BASE              0x4009A000UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define MDR_RST_CLOCK               ((MDR_RST_CLOCK_Type*)     MDR_RST_CLOCK_BASE)
#define MDR_BKP                     ((MDR_BKP_Type*)           MDR_BKP_BASE)
#define MDR_PORTA                   ((MDR_PORTA_Type*)         MDR_PORTA_BASE)
#define MDR_PORTB                   ((MDR_PORTA_Type*)         MDR_PORTB_BASE)
#define MDR_PORTC                   ((MDR_PORTA_Type*)         MDR_PORTC_BASE)
#define MDR_PORTD                   ((MDR_PORTA_Type*)         MDR_PORTD_BASE)
#define MDR_PORTE                   ((MDR_PORTA_Type*)         MDR_PORTE_BASE)
#define MDR_TIMER1                  ((MDR_TIMER1_Type*)        MDR_TIMER1_BASE)
#define MDR_TIMER2                  ((MDR_TIMER1_Type*)        MDR_TIMER2_BASE)
#define MDR_TIMER3                  ((MDR_TIMER1_Type*)        MDR_TIMER3_BASE)
#define MDR_TIMER4                  ((MDR_TIMER1_Type*)        MDR_TIMER4_BASE)
#define MDR_TIMER5                  ((MDR_TIMER1_Type*)        MDR_TIMER5_BASE)
#define MDR_TIMER6                  ((MDR_TIMER1_Type*)        MDR_TIMER6_BASE)
#define MDR_SSP1                    ((MDR_SSP1_Type*)          MDR_SSP1_BASE)
#define MDR_SSP2                    ((MDR_SSP1_Type*)          MDR_SSP2_BASE)
#define MDR_SSP3                    ((MDR_SSP1_Type*)          MDR_SSP3_BASE)
#define MDR_SSP4                    ((MDR_SSP1_Type*)          MDR_SSP4_BASE)
#define MDR_SSP5                    ((MDR_SSP1_Type*)          MDR_SSP5_BASE)
#define MDR_SSP6                    ((MDR_SSP1_Type*)          MDR_SSP6_BASE)
#define MDR_UART1                   ((MDR_UART1_Type*)         MDR_UART1_BASE)
#define MDR_UART2                   ((MDR_UART1_Type*)         MDR_UART2_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================  End of section using anonymous unions  ========================================= */
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
  /* leave anonymous unions enabled */
#elif (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#endif


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                       MDR_RST_CLOCK                                       ================ */
/* =========================================================================================================================== */

/* ==========================================================  KEY  ========================================================== */
#define MDR_RST_CLOCK_KEY_Value_Pos       (0UL)                     /*!< MDR_RST_CLOCK KEY: Value (Bit 0)                      */
#define MDR_RST_CLOCK_KEY_Value_Msk       (0xffffffffUL)            /*!< MDR_RST_CLOCK KEY: Value (Bitfield-Mask: 0xffffffff)  */
/* ========================================================  MAX_CLK  ======================================================== */
#define MDR_RST_CLOCK_MAX_CLK_Select_Pos  (0UL)                     /*!< MDR_RST_CLOCK MAX_CLK: Select (Bit 0)                 */
#define MDR_RST_CLOCK_MAX_CLK_Select_Msk  (0xfUL)                   /*!< MDR_RST_CLOCK MAX_CLK: Select (Bitfield-Mask: 0x0f)   */
/* ========================================================  CPU_CLK  ======================================================== */
#define MDR_RST_CLOCK_CPU_CLK_DIV_Pos     (0UL)                     /*!< MDR_RST_CLOCK CPU_CLK: DIV (Bit 0)                    */
#define MDR_RST_CLOCK_CPU_CLK_DIV_Msk     (0xffffUL)                /*!< MDR_RST_CLOCK CPU_CLK: DIV (Bitfield-Mask: 0xffff)    */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0_Pos (16UL)              /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT0 (Bit 16)         */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0_Msk (0x10000UL)         /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1_Pos (17UL)              /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT1 (Bit 17)         */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1_Msk (0x20000UL)         /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2_Pos (18UL)              /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT2 (Bit 18)         */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2_Msk (0x40000UL)         /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3_Pos (19UL)              /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT3 (Bit 19)         */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3_Msk (0x80000UL)         /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_Pos  (20UL)                    /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK (Bit 20)                */
#define MDR_RST_CLOCK_CPU_CLK_EN_CHK_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK CPU_CLK: EN_CHK (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)         /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)    */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)   /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)         /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)    */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)   /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0_Pos (23UL)             /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT0 (Bit 23)        */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)       /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1_Pos (24UL)             /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT1 (Bit 24)        */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)      /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2_Pos (25UL)             /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT2 (Bit 25)        */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)      /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3_Pos (26UL)             /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT3 (Bit 26)        */
#define MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)      /*!< MDR_RST_CLOCK CPU_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
/* =======================================================  PER0_CLK  ======================================================== */
#define MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN_Pos (0UL)                 /*!< MDR_RST_CLOCK PER0_CLK: RST_CLK_EN (Bit 0)            */
#define MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN_Msk (0x1UL)               /*!< MDR_RST_CLOCK PER0_CLK: RST_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN_Pos (1UL)                 /*!< MDR_RST_CLOCK PER0_CLK: BKP_CLK_EN (Bit 1)            */
#define MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN_Msk (0x2UL)               /*!< MDR_RST_CLOCK PER0_CLK: BKP_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN_Pos (2UL)                 /*!< MDR_RST_CLOCK PER0_CLK: PWR_CLK_EN (Bit 2)            */
#define MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN_Msk (0x4UL)               /*!< MDR_RST_CLOCK PER0_CLK: PWR_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN_Pos (3UL)              /*!< MDR_RST_CLOCK PER0_CLK: FTCNTR_CLK_EN (Bit 3)         */
#define MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN_Msk (0x8UL)            /*!< MDR_RST_CLOCK PER0_CLK: FTCNTR_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN_Pos (4UL)                 /*!< MDR_RST_CLOCK PER0_CLK: WDT_CLK_EN (Bit 4)            */
#define MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN_Msk (0x10UL)              /*!< MDR_RST_CLOCK PER0_CLK: WDT_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN_Pos (11UL)                /*!< MDR_RST_CLOCK PER0_CLK: DMA_CLK_EN (Bit 11)           */
#define MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN_Msk (0x800UL)             /*!< MDR_RST_CLOCK PER0_CLK: DMA_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN_Pos (13UL)              /*!< MDR_RST_CLOCK PER0_CLK: PortA_CLK_EN (Bit 13)         */
#define MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN_Msk (0x2000UL)          /*!< MDR_RST_CLOCK PER0_CLK: PortA_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN_Pos (14UL)              /*!< MDR_RST_CLOCK PER0_CLK: PortB_CLK_EN (Bit 14)         */
#define MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN_Msk (0x4000UL)          /*!< MDR_RST_CLOCK PER0_CLK: PortB_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN_Pos (15UL)              /*!< MDR_RST_CLOCK PER0_CLK: PortC_CLK_EN (Bit 15)         */
#define MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN_Msk (0x8000UL)          /*!< MDR_RST_CLOCK PER0_CLK: PortC_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN_Pos (16UL)              /*!< MDR_RST_CLOCK PER0_CLK: PortD_CLK_EN (Bit 16)         */
#define MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN_Msk (0x10000UL)         /*!< MDR_RST_CLOCK PER0_CLK: PortD_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN_Pos (17UL)              /*!< MDR_RST_CLOCK PER0_CLK: PortE_CLK_EN (Bit 17)         */
#define MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN_Msk (0x20000UL)         /*!< MDR_RST_CLOCK PER0_CLK: PortE_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN_Pos (21UL)               /*!< MDR_RST_CLOCK PER0_CLK: SPW1_CLK_EN (Bit 21)          */
#define MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN_Msk (0x200000UL)         /*!< MDR_RST_CLOCK PER0_CLK: SPW1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN_Pos (22UL)               /*!< MDR_RST_CLOCK PER0_CLK: SPW2_CLK_EN (Bit 22)          */
#define MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN_Msk (0x400000UL)         /*!< MDR_RST_CLOCK PER0_CLK: SPW2_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN_Pos (23UL)               /*!< MDR_RST_CLOCK PER0_CLK: TIM1_CLK_EN (Bit 23)          */
#define MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN_Msk (0x800000UL)         /*!< MDR_RST_CLOCK PER0_CLK: TIM1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN_Pos (24UL)               /*!< MDR_RST_CLOCK PER0_CLK: TIM2_CLK_EN (Bit 24)          */
#define MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN_Msk (0x1000000UL)        /*!< MDR_RST_CLOCK PER0_CLK: TIM2_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN_Pos (25UL)               /*!< MDR_RST_CLOCK PER0_CLK: TIM3_CLK_EN (Bit 25)          */
#define MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN_Msk (0x2000000UL)        /*!< MDR_RST_CLOCK PER0_CLK: TIM3_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN_Pos (26UL)               /*!< MDR_RST_CLOCK PER0_CLK: TIM4_CLK_EN (Bit 26)          */
#define MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN_Msk (0x4000000UL)        /*!< MDR_RST_CLOCK PER0_CLK: TIM4_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN_Pos (29UL)               /*!< MDR_RST_CLOCK PER0_CLK: CAN1_CLK_EN (Bit 29)          */
#define MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN_Msk (0x20000000UL)       /*!< MDR_RST_CLOCK PER0_CLK: CAN1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN_Pos (30UL)               /*!< MDR_RST_CLOCK PER0_CLK: CAN2_CLK_EN (Bit 30)          */
#define MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN_Msk (0x40000000UL)       /*!< MDR_RST_CLOCK PER0_CLK: CAN2_CLK_EN (Bitfield-Mask: 0x01) */
/* =======================================================  PER1_CLK  ======================================================== */
#define MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN_Pos (2UL)                /*!< MDR_RST_CLOCK PER1_CLK: SSP1_CLK_EN (Bit 2)           */
#define MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN_Msk (0x4UL)              /*!< MDR_RST_CLOCK PER1_CLK: SSP1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN_Pos (3UL)                /*!< MDR_RST_CLOCK PER1_CLK: SSP2_CLK_EN (Bit 3)           */
#define MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN_Msk (0x8UL)              /*!< MDR_RST_CLOCK PER1_CLK: SSP2_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN_Pos (4UL)                /*!< MDR_RST_CLOCK PER1_CLK: SSP3_CLK_EN (Bit 4)           */
#define MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN_Msk (0x10UL)             /*!< MDR_RST_CLOCK PER1_CLK: SSP3_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN_Pos (5UL)                /*!< MDR_RST_CLOCK PER1_CLK: SSP4_CLK_EN (Bit 5)           */
#define MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN_Msk (0x20UL)             /*!< MDR_RST_CLOCK PER1_CLK: SSP4_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN_Pos (6UL)               /*!< MDR_RST_CLOCK PER1_CLK: UART1_CLK_EN (Bit 6)          */
#define MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN_Msk (0x40UL)            /*!< MDR_RST_CLOCK PER1_CLK: UART1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN_Pos (7UL)               /*!< MDR_RST_CLOCK PER1_CLK: UART2_CLK_EN (Bit 7)          */
#define MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN_Msk (0x80UL)            /*!< MDR_RST_CLOCK PER1_CLK: UART2_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN_Pos (19UL)               /*!< MDR_RST_CLOCK PER1_CLK: MIL1_CLK_EN (Bit 19)          */
#define MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN_Msk (0x80000UL)          /*!< MDR_RST_CLOCK PER1_CLK: MIL1_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN_Pos (21UL)               /*!< MDR_RST_CLOCK PER1_CLK: MIL2_CLK_EN (Bit 21)          */
#define MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN_Msk (0x200000UL)         /*!< MDR_RST_CLOCK PER1_CLK: MIL2_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN_Pos (25UL)               /*!< MDR_RST_CLOCK PER1_CLK: MIL3_CLK_EN (Bit 25)          */
#define MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN_Msk (0x2000000UL)        /*!< MDR_RST_CLOCK PER1_CLK: MIL3_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN_Pos (28UL)                /*!< MDR_RST_CLOCK PER1_CLK: CRC_CLK_EN (Bit 28)           */
#define MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN_Msk (0x10000000UL)        /*!< MDR_RST_CLOCK PER1_CLK: CRC_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN_Pos (29UL)                /*!< MDR_RST_CLOCK PER1_CLK: ECC_CLK_EN (Bit 29)           */
#define MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN_Msk (0x20000000UL)        /*!< MDR_RST_CLOCK PER1_CLK: ECC_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN_Pos (30UL)               /*!< MDR_RST_CLOCK PER1_CLK: SSP5_CLK_EN (Bit 30)          */
#define MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN_Msk (0x40000000UL)       /*!< MDR_RST_CLOCK PER1_CLK: SSP5_CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN_Pos (31UL)               /*!< MDR_RST_CLOCK PER1_CLK: SSP6_CLK_EN (Bit 31)          */
#define MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN_Msk (0x80000000UL)       /*!< MDR_RST_CLOCK PER1_CLK: SSP6_CLK_EN (Bitfield-Mask: 0x01) */
/* =======================================================  CPU_CHK0  ======================================================== */
#define MDR_RST_CLOCK_CPU_CHK0_PRES_REG2_Pos (0UL)                  /*!< MDR_RST_CLOCK CPU_CHK0: PRES_REG2 (Bit 0)             */
#define MDR_RST_CLOCK_CPU_CHK0_PRES_REG2_Msk (0xffffUL)             /*!< MDR_RST_CLOCK CPU_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_CPU_CHK0_PRES_REG0_Pos (16UL)                 /*!< MDR_RST_CLOCK CPU_CHK0: PRES_REG0 (Bit 16)            */
#define MDR_RST_CLOCK_CPU_CHK0_PRES_REG0_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK CPU_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  CPU_CHK1  ======================================================== */
#define MDR_RST_CLOCK_CPU_CHK1_PRES_REG1_Pos (0UL)                  /*!< MDR_RST_CLOCK CPU_CHK1: PRES_REG1 (Bit 0)             */
#define MDR_RST_CLOCK_CPU_CHK1_PRES_REG1_Msk (0xffffUL)             /*!< MDR_RST_CLOCK CPU_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_CPU_CHK1_PRES_REG3_Pos (16UL)                 /*!< MDR_RST_CLOCK CPU_CHK1: PRES_REG3 (Bit 16)            */
#define MDR_RST_CLOCK_CPU_CHK1_PRES_REG3_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK CPU_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  CPU_CHK2  ======================================================== */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG0_Pos (0UL)                  /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG0 (Bit 0)             */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG0_Msk (0xffUL)               /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG1_Pos (8UL)                  /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG1 (Bit 8)             */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG1_Msk (0xff00UL)             /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG2_Pos (16UL)                 /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG2 (Bit 16)            */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG2_Msk (0xff0000UL)           /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG3_Pos (24UL)                 /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG3 (Bit 24)            */
#define MDR_RST_CLOCK_CPU_CHK2_BASE_REG3_Msk (0xff000000UL)         /*!< MDR_RST_CLOCK CPU_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  CPU_STAT  ======================================================== */
#define MDR_RST_CLOCK_CPU_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)         /*!< MDR_RST_CLOCK CPU_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)    */
#define MDR_RST_CLOCK_CPU_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)      /*!< MDR_RST_CLOCK CPU_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_CPU_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)         /*!< MDR_RST_CLOCK CPU_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)    */
#define MDR_RST_CLOCK_CPU_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)    /*!< MDR_RST_CLOCK CPU_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_CPU_STAT_EVENT0_Pos (16UL)                    /*!< MDR_RST_CLOCK CPU_STAT: EVENT0 (Bit 16)               */
#define MDR_RST_CLOCK_CPU_STAT_EVENT0_Msk (0x10000UL)               /*!< MDR_RST_CLOCK CPU_STAT: EVENT0 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_CPU_STAT_EVENT1_Pos (17UL)                    /*!< MDR_RST_CLOCK CPU_STAT: EVENT1 (Bit 17)               */
#define MDR_RST_CLOCK_CPU_STAT_EVENT1_Msk (0x20000UL)               /*!< MDR_RST_CLOCK CPU_STAT: EVENT1 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_CPU_STAT_EVENT2_Pos (18UL)                    /*!< MDR_RST_CLOCK CPU_STAT: EVENT2 (Bit 18)               */
#define MDR_RST_CLOCK_CPU_STAT_EVENT2_Msk (0x40000UL)               /*!< MDR_RST_CLOCK CPU_STAT: EVENT2 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_CPU_STAT_EVENT3_Pos (19UL)                    /*!< MDR_RST_CLOCK CPU_STAT: EVENT3 (Bit 19)               */
#define MDR_RST_CLOCK_CPU_STAT_EVENT3_Msk (0x80000UL)               /*!< MDR_RST_CLOCK CPU_STAT: EVENT3 (Bitfield-Mask: 0x01)  */
/* ========================================================  LSI_CLK  ======================================================== */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0_Pos (16UL)              /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT0 (Bit 16)         */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0_Msk (0x10000UL)         /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1_Pos (17UL)              /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT1 (Bit 17)         */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1_Msk (0x20000UL)         /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2_Pos (18UL)              /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT2 (Bit 18)         */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2_Msk (0x40000UL)         /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3_Pos (19UL)              /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT3 (Bit 19)         */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3_Msk (0x80000UL)         /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_Pos  (20UL)                    /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK (Bit 20)                */
#define MDR_RST_CLOCK_LSI_CLK_EN_CHK_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK LSI_CLK: EN_CHK (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)         /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)    */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)   /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)         /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)    */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)   /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0_Pos (23UL)             /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT0 (Bit 23)        */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)       /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1_Pos (24UL)             /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT1 (Bit 24)        */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)      /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2_Pos (25UL)             /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT2 (Bit 25)        */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)      /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3_Pos (26UL)             /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT3 (Bit 26)        */
#define MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)      /*!< MDR_RST_CLOCK LSI_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
/* =======================================================  LSI_CHK0  ======================================================== */
#define MDR_RST_CLOCK_LSI_CHK0_PRES_REG2_Pos (0UL)                  /*!< MDR_RST_CLOCK LSI_CHK0: PRES_REG2 (Bit 0)             */
#define MDR_RST_CLOCK_LSI_CHK0_PRES_REG2_Msk (0xffffUL)             /*!< MDR_RST_CLOCK LSI_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_LSI_CHK0_PRES_REG0_Pos (16UL)                 /*!< MDR_RST_CLOCK LSI_CHK0: PRES_REG0 (Bit 16)            */
#define MDR_RST_CLOCK_LSI_CHK0_PRES_REG0_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK LSI_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  LSI_CHK1  ======================================================== */
#define MDR_RST_CLOCK_LSI_CHK1_PRES_REG1_Pos (0UL)                  /*!< MDR_RST_CLOCK LSI_CHK1: PRES_REG1 (Bit 0)             */
#define MDR_RST_CLOCK_LSI_CHK1_PRES_REG1_Msk (0xffffUL)             /*!< MDR_RST_CLOCK LSI_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_LSI_CHK1_PRES_REG3_Pos (16UL)                 /*!< MDR_RST_CLOCK LSI_CHK1: PRES_REG3 (Bit 16)            */
#define MDR_RST_CLOCK_LSI_CHK1_PRES_REG3_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK LSI_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  LSI_CHK2  ======================================================== */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG0_Pos (0UL)                  /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG0 (Bit 0)             */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG0_Msk (0xffUL)               /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG1_Pos (8UL)                  /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG1 (Bit 8)             */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG1_Msk (0xff00UL)             /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG2_Pos (16UL)                 /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG2 (Bit 16)            */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG2_Msk (0xff0000UL)           /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG3_Pos (24UL)                 /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG3 (Bit 24)            */
#define MDR_RST_CLOCK_LSI_CHK2_BASE_REG3_Msk (0xff000000UL)         /*!< MDR_RST_CLOCK LSI_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  LSI_STAT  ======================================================== */
#define MDR_RST_CLOCK_LSI_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)         /*!< MDR_RST_CLOCK LSI_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)    */
#define MDR_RST_CLOCK_LSI_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)      /*!< MDR_RST_CLOCK LSI_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSI_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)         /*!< MDR_RST_CLOCK LSI_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)    */
#define MDR_RST_CLOCK_LSI_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)    /*!< MDR_RST_CLOCK LSI_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSI_STAT_EVENT0_Pos (16UL)                    /*!< MDR_RST_CLOCK LSI_STAT: EVENT0 (Bit 16)               */
#define MDR_RST_CLOCK_LSI_STAT_EVENT0_Msk (0x10000UL)               /*!< MDR_RST_CLOCK LSI_STAT: EVENT0 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSI_STAT_EVENT1_Pos (17UL)                    /*!< MDR_RST_CLOCK LSI_STAT: EVENT1 (Bit 17)               */
#define MDR_RST_CLOCK_LSI_STAT_EVENT1_Msk (0x20000UL)               /*!< MDR_RST_CLOCK LSI_STAT: EVENT1 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSI_STAT_EVENT2_Pos (18UL)                    /*!< MDR_RST_CLOCK LSI_STAT: EVENT2 (Bit 18)               */
#define MDR_RST_CLOCK_LSI_STAT_EVENT2_Msk (0x40000UL)               /*!< MDR_RST_CLOCK LSI_STAT: EVENT2 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSI_STAT_EVENT3_Pos (19UL)                    /*!< MDR_RST_CLOCK LSI_STAT: EVENT3 (Bit 19)               */
#define MDR_RST_CLOCK_LSI_STAT_EVENT3_Msk (0x80000UL)               /*!< MDR_RST_CLOCK LSI_STAT: EVENT3 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSI_STAT_READY_Pos  (20UL)                    /*!< MDR_RST_CLOCK LSI_STAT: READY (Bit 20)                */
#define MDR_RST_CLOCK_LSI_STAT_READY_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK LSI_STAT: READY (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_LSI_STAT_Error_Pos  (21UL)                    /*!< MDR_RST_CLOCK LSI_STAT: Error (Bit 21)                */
#define MDR_RST_CLOCK_LSI_STAT_Error_Msk  (0x200000UL)              /*!< MDR_RST_CLOCK LSI_STAT: Error (Bitfield-Mask: 0x01)   */
/* =======================================================  HSI_STAT  ======================================================== */
#define MDR_RST_CLOCK_HSI_STAT_READY_Pos  (20UL)                    /*!< MDR_RST_CLOCK HSI_STAT: READY (Bit 20)                */
#define MDR_RST_CLOCK_HSI_STAT_READY_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK HSI_STAT: READY (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_HSI_STAT_Error_Pos  (21UL)                    /*!< MDR_RST_CLOCK HSI_STAT: Error (Bit 21)                */
#define MDR_RST_CLOCK_HSI_STAT_Error_Msk  (0x200000UL)              /*!< MDR_RST_CLOCK HSI_STAT: Error (Bitfield-Mask: 0x01)   */
/* ========================================================  LSE_CLK  ======================================================== */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0_Pos (16UL)              /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT0 (Bit 16)         */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0_Msk (0x10000UL)         /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1_Pos (17UL)              /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT1 (Bit 17)         */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1_Msk (0x20000UL)         /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2_Pos (18UL)              /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT2 (Bit 18)         */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2_Msk (0x40000UL)         /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3_Pos (19UL)              /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT3 (Bit 19)         */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3_Msk (0x80000UL)         /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_Pos  (20UL)                    /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK (Bit 20)                */
#define MDR_RST_CLOCK_LSE_CLK_EN_CHK_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK LSE_CLK: EN_CHK (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)         /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)    */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)   /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)         /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)    */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)   /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0_Pos (23UL)             /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT0 (Bit 23)        */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)       /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1_Pos (24UL)             /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT1 (Bit 24)        */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)      /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2_Pos (25UL)             /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT2 (Bit 25)        */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)      /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3_Pos (26UL)             /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT3 (Bit 26)        */
#define MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)      /*!< MDR_RST_CLOCK LSE_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
/* =======================================================  LSE_CHK0  ======================================================== */
#define MDR_RST_CLOCK_LSE_CHK0_PRES_REG2_Pos (0UL)                  /*!< MDR_RST_CLOCK LSE_CHK0: PRES_REG2 (Bit 0)             */
#define MDR_RST_CLOCK_LSE_CHK0_PRES_REG2_Msk (0xffffUL)             /*!< MDR_RST_CLOCK LSE_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_LSE_CHK0_PRES_REG0_Pos (16UL)                 /*!< MDR_RST_CLOCK LSE_CHK0: PRES_REG0 (Bit 16)            */
#define MDR_RST_CLOCK_LSE_CHK0_PRES_REG0_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK LSE_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  LSE_CHK1  ======================================================== */
#define MDR_RST_CLOCK_LSE_CHK1_PRES_REG1_Pos (0UL)                  /*!< MDR_RST_CLOCK LSE_CHK1: PRES_REG1 (Bit 0)             */
#define MDR_RST_CLOCK_LSE_CHK1_PRES_REG1_Msk (0xffffUL)             /*!< MDR_RST_CLOCK LSE_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_LSE_CHK1_PRES_REG3_Pos (16UL)                 /*!< MDR_RST_CLOCK LSE_CHK1: PRES_REG3 (Bit 16)            */
#define MDR_RST_CLOCK_LSE_CHK1_PRES_REG3_Msk (0xffff0000UL)         /*!< MDR_RST_CLOCK LSE_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  LSE_CHK2  ======================================================== */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG0_Pos (0UL)                  /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG0 (Bit 0)             */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG0_Msk (0xffUL)               /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG1_Pos (8UL)                  /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG1 (Bit 8)             */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG1_Msk (0xff00UL)             /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG2_Pos (16UL)                 /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG2 (Bit 16)            */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG2_Msk (0xff0000UL)           /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG3_Pos (24UL)                 /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG3 (Bit 24)            */
#define MDR_RST_CLOCK_LSE_CHK2_BASE_REG3_Msk (0xff000000UL)         /*!< MDR_RST_CLOCK LSE_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  LSE_STAT  ======================================================== */
#define MDR_RST_CLOCK_LSE_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)         /*!< MDR_RST_CLOCK LSE_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)    */
#define MDR_RST_CLOCK_LSE_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)      /*!< MDR_RST_CLOCK LSE_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSE_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)         /*!< MDR_RST_CLOCK LSE_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)    */
#define MDR_RST_CLOCK_LSE_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)    /*!< MDR_RST_CLOCK LSE_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_LSE_STAT_EVENT0_Pos (16UL)                    /*!< MDR_RST_CLOCK LSE_STAT: EVENT0 (Bit 16)               */
#define MDR_RST_CLOCK_LSE_STAT_EVENT0_Msk (0x10000UL)               /*!< MDR_RST_CLOCK LSE_STAT: EVENT0 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSE_STAT_EVENT1_Pos (17UL)                    /*!< MDR_RST_CLOCK LSE_STAT: EVENT1 (Bit 17)               */
#define MDR_RST_CLOCK_LSE_STAT_EVENT1_Msk (0x20000UL)               /*!< MDR_RST_CLOCK LSE_STAT: EVENT1 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSE_STAT_EVENT2_Pos (18UL)                    /*!< MDR_RST_CLOCK LSE_STAT: EVENT2 (Bit 18)               */
#define MDR_RST_CLOCK_LSE_STAT_EVENT2_Msk (0x40000UL)               /*!< MDR_RST_CLOCK LSE_STAT: EVENT2 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSE_STAT_EVENT3_Pos (19UL)                    /*!< MDR_RST_CLOCK LSE_STAT: EVENT3 (Bit 19)               */
#define MDR_RST_CLOCK_LSE_STAT_EVENT3_Msk (0x80000UL)               /*!< MDR_RST_CLOCK LSE_STAT: EVENT3 (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_LSE_STAT_READY_Pos  (20UL)                    /*!< MDR_RST_CLOCK LSE_STAT: READY (Bit 20)                */
#define MDR_RST_CLOCK_LSE_STAT_READY_Msk  (0x100000UL)              /*!< MDR_RST_CLOCK LSE_STAT: READY (Bitfield-Mask: 0x01)   */
/* =======================================================  HSE0_CLK  ======================================================== */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0_Pos (16UL)             /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT0 (Bit 16)        */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0_Msk (0x10000UL)        /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1_Pos (17UL)             /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT1 (Bit 17)        */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1_Msk (0x20000UL)        /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2_Pos (18UL)             /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT2 (Bit 18)        */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2_Msk (0x40000UL)        /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3_Pos (19UL)             /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT3 (Bit 19)        */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3_Msk (0x80000UL)        /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_Pos (20UL)                    /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK (Bit 20)               */
#define MDR_RST_CLOCK_HSE0_CLK_EN_CHK_Msk (0x100000UL)              /*!< MDR_RST_CLOCK HSE0_CLK: EN_CHK (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)        /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)   */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)  /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)        /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)   */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)  /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0_Pos (23UL)            /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT0 (Bit 23)       */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)      /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1_Pos (24UL)            /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT1 (Bit 24)       */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)     /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2_Pos (25UL)            /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT2 (Bit 25)       */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)     /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3_Pos (26UL)            /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT3 (Bit 26)       */
#define MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)     /*!< MDR_RST_CLOCK HSE0_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_HSE_ON_Pos (27UL)                    /*!< MDR_RST_CLOCK HSE0_CLK: HSE_ON (Bit 27)               */
#define MDR_RST_CLOCK_HSE0_CLK_HSE_ON_Msk (0x8000000UL)             /*!< MDR_RST_CLOCK HSE0_CLK: HSE_ON (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_HSE0_CLK_HSE_BYP_Pos (28UL)                   /*!< MDR_RST_CLOCK HSE0_CLK: HSE_BYP (Bit 28)              */
#define MDR_RST_CLOCK_HSE0_CLK_HSE_BYP_Msk (0x10000000UL)           /*!< MDR_RST_CLOCK HSE0_CLK: HSE_BYP (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_CLK_FILTER_EN_Pos (29UL)                 /*!< MDR_RST_CLOCK HSE0_CLK: FILTER_EN (Bit 29)            */
#define MDR_RST_CLOCK_HSE0_CLK_FILTER_EN_Msk (0x20000000UL)         /*!< MDR_RST_CLOCK HSE0_CLK: FILTER_EN (Bitfield-Mask: 0x01) */
/* =======================================================  HSE0_CHK0  ======================================================= */
#define MDR_RST_CLOCK_HSE0_CHK0_PRES_REG2_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE0_CHK0: PRES_REG2 (Bit 0)            */
#define MDR_RST_CLOCK_HSE0_CHK0_PRES_REG2_Msk (0xffffUL)            /*!< MDR_RST_CLOCK HSE0_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_HSE0_CHK0_PRES_REG0_Pos (16UL)                /*!< MDR_RST_CLOCK HSE0_CHK0: PRES_REG0 (Bit 16)           */
#define MDR_RST_CLOCK_HSE0_CHK0_PRES_REG0_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK HSE0_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  HSE0_CHK1  ======================================================= */
#define MDR_RST_CLOCK_HSE0_CHK1_PRES_REG1_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE0_CHK1: PRES_REG1 (Bit 0)            */
#define MDR_RST_CLOCK_HSE0_CHK1_PRES_REG1_Msk (0xffffUL)            /*!< MDR_RST_CLOCK HSE0_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_HSE0_CHK1_PRES_REG3_Pos (16UL)                /*!< MDR_RST_CLOCK HSE0_CHK1: PRES_REG3 (Bit 16)           */
#define MDR_RST_CLOCK_HSE0_CHK1_PRES_REG3_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK HSE0_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  HSE0_CHK2  ======================================================= */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG0_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG0 (Bit 0)            */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG0_Msk (0xffUL)              /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG1_Pos (8UL)                 /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG1 (Bit 8)            */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG1_Msk (0xff00UL)            /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG2_Pos (16UL)                /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG2 (Bit 16)           */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG2_Msk (0xff0000UL)          /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG3_Pos (24UL)                /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG3 (Bit 24)           */
#define MDR_RST_CLOCK_HSE0_CHK2_BASE_REG3_Msk (0xff000000UL)        /*!< MDR_RST_CLOCK HSE0_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  HSE0_STAT  ======================================================= */
#define MDR_RST_CLOCK_HSE0_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)        /*!< MDR_RST_CLOCK HSE0_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)   */
#define MDR_RST_CLOCK_HSE0_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)     /*!< MDR_RST_CLOCK HSE0_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE0_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)        /*!< MDR_RST_CLOCK HSE0_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)   */
#define MDR_RST_CLOCK_HSE0_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)   /*!< MDR_RST_CLOCK HSE0_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT0_Pos (16UL)                   /*!< MDR_RST_CLOCK HSE0_STAT: EVENT0 (Bit 16)              */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT0_Msk (0x10000UL)              /*!< MDR_RST_CLOCK HSE0_STAT: EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT1_Pos (17UL)                   /*!< MDR_RST_CLOCK HSE0_STAT: EVENT1 (Bit 17)              */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT1_Msk (0x20000UL)              /*!< MDR_RST_CLOCK HSE0_STAT: EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT2_Pos (18UL)                   /*!< MDR_RST_CLOCK HSE0_STAT: EVENT2 (Bit 18)              */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT2_Msk (0x40000UL)              /*!< MDR_RST_CLOCK HSE0_STAT: EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT3_Pos (19UL)                   /*!< MDR_RST_CLOCK HSE0_STAT: EVENT3 (Bit 19)              */
#define MDR_RST_CLOCK_HSE0_STAT_EVENT3_Msk (0x80000UL)              /*!< MDR_RST_CLOCK HSE0_STAT: EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE0_STAT_READY_Pos (20UL)                    /*!< MDR_RST_CLOCK HSE0_STAT: READY (Bit 20)               */
#define MDR_RST_CLOCK_HSE0_STAT_READY_Msk (0x100000UL)              /*!< MDR_RST_CLOCK HSE0_STAT: READY (Bitfield-Mask: 0x01)  */
/* =======================================================  HSE1_CLK  ======================================================== */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0_Pos (16UL)             /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT0 (Bit 16)        */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0_Msk (0x10000UL)        /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1_Pos (17UL)             /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT1 (Bit 17)        */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1_Msk (0x20000UL)        /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2_Pos (18UL)             /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT2 (Bit 18)        */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2_Msk (0x40000UL)        /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3_Pos (19UL)             /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT3 (Bit 19)        */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3_Msk (0x80000UL)        /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_Pos (20UL)                    /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK (Bit 20)               */
#define MDR_RST_CLOCK_HSE1_CLK_EN_CHK_Msk (0x100000UL)              /*!< MDR_RST_CLOCK HSE1_CLK: EN_CHK (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)        /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)   */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)  /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)        /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)   */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)  /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0_Pos (23UL)            /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT0 (Bit 23)       */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)      /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1_Pos (24UL)            /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT1 (Bit 24)       */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)     /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2_Pos (25UL)            /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT2 (Bit 25)       */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)     /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3_Pos (26UL)            /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT3 (Bit 26)       */
#define MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)     /*!< MDR_RST_CLOCK HSE1_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_HSE_ON_Pos (27UL)                    /*!< MDR_RST_CLOCK HSE1_CLK: HSE_ON (Bit 27)               */
#define MDR_RST_CLOCK_HSE1_CLK_HSE_ON_Msk (0x8000000UL)             /*!< MDR_RST_CLOCK HSE1_CLK: HSE_ON (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_HSE1_CLK_HSE_BYP_Pos (28UL)                   /*!< MDR_RST_CLOCK HSE1_CLK: HSE_BYP (Bit 28)              */
#define MDR_RST_CLOCK_HSE1_CLK_HSE_BYP_Msk (0x10000000UL)           /*!< MDR_RST_CLOCK HSE1_CLK: HSE_BYP (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_CLK_FILTER_EN_Pos (29UL)                 /*!< MDR_RST_CLOCK HSE1_CLK: FILTER_EN (Bit 29)            */
#define MDR_RST_CLOCK_HSE1_CLK_FILTER_EN_Msk (0x20000000UL)         /*!< MDR_RST_CLOCK HSE1_CLK: FILTER_EN (Bitfield-Mask: 0x01) */
/* =======================================================  HSE1_CHK0  ======================================================= */
#define MDR_RST_CLOCK_HSE1_CHK0_PRES_REG2_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE1_CHK0: PRES_REG2 (Bit 0)            */
#define MDR_RST_CLOCK_HSE1_CHK0_PRES_REG2_Msk (0xffffUL)            /*!< MDR_RST_CLOCK HSE1_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_HSE1_CHK0_PRES_REG0_Pos (16UL)                /*!< MDR_RST_CLOCK HSE1_CHK0: PRES_REG0 (Bit 16)           */
#define MDR_RST_CLOCK_HSE1_CHK0_PRES_REG0_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK HSE1_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  HSE1_CHK1  ======================================================= */
#define MDR_RST_CLOCK_HSE1_CHK1_PRES_REG1_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE1_CHK1: PRES_REG1 (Bit 0)            */
#define MDR_RST_CLOCK_HSE1_CHK1_PRES_REG1_Msk (0xffffUL)            /*!< MDR_RST_CLOCK HSE1_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_HSE1_CHK1_PRES_REG3_Pos (16UL)                /*!< MDR_RST_CLOCK HSE1_CHK1: PRES_REG3 (Bit 16)           */
#define MDR_RST_CLOCK_HSE1_CHK1_PRES_REG3_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK HSE1_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  HSE1_CHK2  ======================================================= */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG0_Pos (0UL)                 /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG0 (Bit 0)            */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG0_Msk (0xffUL)              /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG1_Pos (8UL)                 /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG1 (Bit 8)            */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG1_Msk (0xff00UL)            /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG2_Pos (16UL)                /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG2 (Bit 16)           */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG2_Msk (0xff0000UL)          /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG3_Pos (24UL)                /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG3 (Bit 24)           */
#define MDR_RST_CLOCK_HSE1_CHK2_BASE_REG3_Msk (0xff000000UL)        /*!< MDR_RST_CLOCK HSE1_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  HSE1_STAT  ======================================================= */
#define MDR_RST_CLOCK_HSE1_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)        /*!< MDR_RST_CLOCK HSE1_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)   */
#define MDR_RST_CLOCK_HSE1_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)     /*!< MDR_RST_CLOCK HSE1_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE1_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)        /*!< MDR_RST_CLOCK HSE1_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)   */
#define MDR_RST_CLOCK_HSE1_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)   /*!< MDR_RST_CLOCK HSE1_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT0_Pos (16UL)                   /*!< MDR_RST_CLOCK HSE1_STAT: EVENT0 (Bit 16)              */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT0_Msk (0x10000UL)              /*!< MDR_RST_CLOCK HSE1_STAT: EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT1_Pos (17UL)                   /*!< MDR_RST_CLOCK HSE1_STAT: EVENT1 (Bit 17)              */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT1_Msk (0x20000UL)              /*!< MDR_RST_CLOCK HSE1_STAT: EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT2_Pos (18UL)                   /*!< MDR_RST_CLOCK HSE1_STAT: EVENT2 (Bit 18)              */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT2_Msk (0x40000UL)              /*!< MDR_RST_CLOCK HSE1_STAT: EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT3_Pos (19UL)                   /*!< MDR_RST_CLOCK HSE1_STAT: EVENT3 (Bit 19)              */
#define MDR_RST_CLOCK_HSE1_STAT_EVENT3_Msk (0x80000UL)              /*!< MDR_RST_CLOCK HSE1_STAT: EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_HSE1_STAT_READY_Pos (20UL)                    /*!< MDR_RST_CLOCK HSE1_STAT: READY (Bit 20)               */
#define MDR_RST_CLOCK_HSE1_STAT_READY_Msk (0x100000UL)              /*!< MDR_RST_CLOCK HSE1_STAT: READY (Bitfield-Mask: 0x01)  */
/* =======================================================  PLL0_CLK  ======================================================== */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_Q_Pos  (0UL)                     /*!< MDR_RST_CLOCK PLL0_CLK: PLL_Q (Bit 0)                 */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_Q_Msk  (0xfUL)                   /*!< MDR_RST_CLOCK PLL0_CLK: PLL_Q (Bitfield-Mask: 0x0f)   */
#define MDR_RST_CLOCK_PLL0_CLK_DV_Pos     (4UL)                     /*!< MDR_RST_CLOCK PLL0_CLK: DV (Bit 4)                    */
#define MDR_RST_CLOCK_PLL0_CLK_DV_Msk     (0x10UL)                  /*!< MDR_RST_CLOCK PLL0_CLK: DV (Bitfield-Mask: 0x01)      */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_N_Pos  (8UL)                     /*!< MDR_RST_CLOCK PLL0_CLK: PLL_N (Bit 8)                 */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_N_Msk  (0x7f00UL)                /*!< MDR_RST_CLOCK PLL0_CLK: PLL_N (Bitfield-Mask: 0x7f)   */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0_Pos (16UL)             /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT0 (Bit 16)        */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0_Msk (0x10000UL)        /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1_Pos (17UL)             /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT1 (Bit 17)        */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1_Msk (0x20000UL)        /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2_Pos (18UL)             /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT2 (Bit 18)        */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2_Msk (0x40000UL)        /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3_Pos (19UL)             /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT3 (Bit 19)        */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3_Msk (0x80000UL)        /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK (Bit 20)               */
#define MDR_RST_CLOCK_PLL0_CLK_EN_CHK_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL0_CLK: EN_CHK (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)        /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)   */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)  /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)        /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)   */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)  /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0_Pos (23UL)            /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT0 (Bit 23)       */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)      /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1_Pos (24UL)            /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT1 (Bit 24)       */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)     /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2_Pos (25UL)            /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT2 (Bit 25)       */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)     /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3_Pos (26UL)            /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT3 (Bit 26)       */
#define MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)     /*!< MDR_RST_CLOCK PLL0_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_ON_Pos (27UL)                    /*!< MDR_RST_CLOCK PLL0_CLK: PLL_ON (Bit 27)               */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_ON_Msk (0x8000000UL)             /*!< MDR_RST_CLOCK PLL0_CLK: PLL_ON (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_RLD_Pos (28UL)                   /*!< MDR_RST_CLOCK PLL0_CLK: PLL_RLD (Bit 28)              */
#define MDR_RST_CLOCK_PLL0_CLK_PLL_RLD_Msk (0x10000000UL)           /*!< MDR_RST_CLOCK PLL0_CLK: PLL_RLD (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_CLK_SELECT_Pos (29UL)                    /*!< MDR_RST_CLOCK PLL0_CLK: SELECT (Bit 29)               */
#define MDR_RST_CLOCK_PLL0_CLK_SELECT_Msk (0xe0000000UL)            /*!< MDR_RST_CLOCK PLL0_CLK: SELECT (Bitfield-Mask: 0x07)  */
/* =======================================================  PLL0_CHK0  ======================================================= */
#define MDR_RST_CLOCK_PLL0_CHK0_PRES_REG2_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL0_CHK0: PRES_REG2 (Bit 0)            */
#define MDR_RST_CLOCK_PLL0_CHK0_PRES_REG2_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL0_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL0_CHK0_PRES_REG0_Pos (16UL)                /*!< MDR_RST_CLOCK PLL0_CHK0: PRES_REG0 (Bit 16)           */
#define MDR_RST_CLOCK_PLL0_CHK0_PRES_REG0_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL0_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL0_CHK1  ======================================================= */
#define MDR_RST_CLOCK_PLL0_CHK1_PRES_REG1_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL0_CHK1: PRES_REG1 (Bit 0)            */
#define MDR_RST_CLOCK_PLL0_CHK1_PRES_REG1_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL0_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL0_CHK1_PRES_REG3_Pos (16UL)                /*!< MDR_RST_CLOCK PLL0_CHK1: PRES_REG3 (Bit 16)           */
#define MDR_RST_CLOCK_PLL0_CHK1_PRES_REG3_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL0_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL0_CHK2  ======================================================= */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG0_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG0 (Bit 0)            */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG0_Msk (0xffUL)              /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG1_Pos (8UL)                 /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG1 (Bit 8)            */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG1_Msk (0xff00UL)            /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG2_Pos (16UL)                /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG2 (Bit 16)           */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG2_Msk (0xff0000UL)          /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG3_Pos (24UL)                /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG3 (Bit 24)           */
#define MDR_RST_CLOCK_PLL0_CHK2_BASE_REG3_Msk (0xff000000UL)        /*!< MDR_RST_CLOCK PLL0_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  PLL0_STAT  ======================================================= */
#define MDR_RST_CLOCK_PLL0_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)        /*!< MDR_RST_CLOCK PLL0_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)   */
#define MDR_RST_CLOCK_PLL0_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)     /*!< MDR_RST_CLOCK PLL0_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL0_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)        /*!< MDR_RST_CLOCK PLL0_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)   */
#define MDR_RST_CLOCK_PLL0_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)   /*!< MDR_RST_CLOCK PLL0_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT0_Pos (16UL)                   /*!< MDR_RST_CLOCK PLL0_STAT: EVENT0 (Bit 16)              */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT0_Msk (0x10000UL)              /*!< MDR_RST_CLOCK PLL0_STAT: EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT1_Pos (17UL)                   /*!< MDR_RST_CLOCK PLL0_STAT: EVENT1 (Bit 17)              */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT1_Msk (0x20000UL)              /*!< MDR_RST_CLOCK PLL0_STAT: EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT2_Pos (18UL)                   /*!< MDR_RST_CLOCK PLL0_STAT: EVENT2 (Bit 18)              */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT2_Msk (0x40000UL)              /*!< MDR_RST_CLOCK PLL0_STAT: EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT3_Pos (19UL)                   /*!< MDR_RST_CLOCK PLL0_STAT: EVENT3 (Bit 19)              */
#define MDR_RST_CLOCK_PLL0_STAT_EVENT3_Msk (0x80000UL)              /*!< MDR_RST_CLOCK PLL0_STAT: EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL0_STAT_READY_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL0_STAT: READY (Bit 20)               */
#define MDR_RST_CLOCK_PLL0_STAT_READY_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL0_STAT: READY (Bitfield-Mask: 0x01)  */
/* =======================================================  PLL1_CLK  ======================================================== */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_Q_Pos  (0UL)                     /*!< MDR_RST_CLOCK PLL1_CLK: PLL_Q (Bit 0)                 */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_Q_Msk  (0xfUL)                   /*!< MDR_RST_CLOCK PLL1_CLK: PLL_Q (Bitfield-Mask: 0x0f)   */
#define MDR_RST_CLOCK_PLL1_CLK_DV_Pos     (4UL)                     /*!< MDR_RST_CLOCK PLL1_CLK: DV (Bit 4)                    */
#define MDR_RST_CLOCK_PLL1_CLK_DV_Msk     (0x10UL)                  /*!< MDR_RST_CLOCK PLL1_CLK: DV (Bitfield-Mask: 0x01)      */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_N_Pos  (8UL)                     /*!< MDR_RST_CLOCK PLL1_CLK: PLL_N (Bit 8)                 */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_N_Msk  (0x7f00UL)                /*!< MDR_RST_CLOCK PLL1_CLK: PLL_N (Bitfield-Mask: 0x7f)   */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0_Pos (16UL)             /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT0 (Bit 16)        */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0_Msk (0x10000UL)        /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1_Pos (17UL)             /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT1 (Bit 17)        */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1_Msk (0x20000UL)        /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2_Pos (18UL)             /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT2 (Bit 18)        */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2_Msk (0x40000UL)        /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3_Pos (19UL)             /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT3 (Bit 19)        */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3_Msk (0x80000UL)        /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK (Bit 20)               */
#define MDR_RST_CLOCK_PLL1_CLK_EN_CHK_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL1_CLK: EN_CHK (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)        /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)   */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)  /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)        /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)   */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)  /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0_Pos (23UL)            /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT0 (Bit 23)       */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)      /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1_Pos (24UL)            /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT1 (Bit 24)       */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)     /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2_Pos (25UL)            /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT2 (Bit 25)       */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)     /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3_Pos (26UL)            /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT3 (Bit 26)       */
#define MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)     /*!< MDR_RST_CLOCK PLL1_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_ON_Pos (27UL)                    /*!< MDR_RST_CLOCK PLL1_CLK: PLL_ON (Bit 27)               */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_ON_Msk (0x8000000UL)             /*!< MDR_RST_CLOCK PLL1_CLK: PLL_ON (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_RLD_Pos (28UL)                   /*!< MDR_RST_CLOCK PLL1_CLK: PLL_RLD (Bit 28)              */
#define MDR_RST_CLOCK_PLL1_CLK_PLL_RLD_Msk (0x10000000UL)           /*!< MDR_RST_CLOCK PLL1_CLK: PLL_RLD (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_CLK_SELECT_Pos (29UL)                    /*!< MDR_RST_CLOCK PLL1_CLK: SELECT (Bit 29)               */
#define MDR_RST_CLOCK_PLL1_CLK_SELECT_Msk (0xe0000000UL)            /*!< MDR_RST_CLOCK PLL1_CLK: SELECT (Bitfield-Mask: 0x07)  */
/* =======================================================  PLL1_CHK0  ======================================================= */
#define MDR_RST_CLOCK_PLL1_CHK0_PRES_REG2_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL1_CHK0: PRES_REG2 (Bit 0)            */
#define MDR_RST_CLOCK_PLL1_CHK0_PRES_REG2_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL1_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL1_CHK0_PRES_REG0_Pos (16UL)                /*!< MDR_RST_CLOCK PLL1_CHK0: PRES_REG0 (Bit 16)           */
#define MDR_RST_CLOCK_PLL1_CHK0_PRES_REG0_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL1_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL1_CHK1  ======================================================= */
#define MDR_RST_CLOCK_PLL1_CHK1_PRES_REG1_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL1_CHK1: PRES_REG1 (Bit 0)            */
#define MDR_RST_CLOCK_PLL1_CHK1_PRES_REG1_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL1_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL1_CHK1_PRES_REG3_Pos (16UL)                /*!< MDR_RST_CLOCK PLL1_CHK1: PRES_REG3 (Bit 16)           */
#define MDR_RST_CLOCK_PLL1_CHK1_PRES_REG3_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL1_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL1_CHK2  ======================================================= */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG0_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG0 (Bit 0)            */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG0_Msk (0xffUL)              /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG1_Pos (8UL)                 /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG1 (Bit 8)            */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG1_Msk (0xff00UL)            /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG2_Pos (16UL)                /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG2 (Bit 16)           */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG2_Msk (0xff0000UL)          /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG3_Pos (24UL)                /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG3 (Bit 24)           */
#define MDR_RST_CLOCK_PLL1_CHK2_BASE_REG3_Msk (0xff000000UL)        /*!< MDR_RST_CLOCK PLL1_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  PLL1_STAT  ======================================================= */
#define MDR_RST_CLOCK_PLL1_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)        /*!< MDR_RST_CLOCK PLL1_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)   */
#define MDR_RST_CLOCK_PLL1_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)     /*!< MDR_RST_CLOCK PLL1_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL1_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)        /*!< MDR_RST_CLOCK PLL1_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)   */
#define MDR_RST_CLOCK_PLL1_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)   /*!< MDR_RST_CLOCK PLL1_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT0_Pos (16UL)                   /*!< MDR_RST_CLOCK PLL1_STAT: EVENT0 (Bit 16)              */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT0_Msk (0x10000UL)              /*!< MDR_RST_CLOCK PLL1_STAT: EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT1_Pos (17UL)                   /*!< MDR_RST_CLOCK PLL1_STAT: EVENT1 (Bit 17)              */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT1_Msk (0x20000UL)              /*!< MDR_RST_CLOCK PLL1_STAT: EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT2_Pos (18UL)                   /*!< MDR_RST_CLOCK PLL1_STAT: EVENT2 (Bit 18)              */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT2_Msk (0x40000UL)              /*!< MDR_RST_CLOCK PLL1_STAT: EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT3_Pos (19UL)                   /*!< MDR_RST_CLOCK PLL1_STAT: EVENT3 (Bit 19)              */
#define MDR_RST_CLOCK_PLL1_STAT_EVENT3_Msk (0x80000UL)              /*!< MDR_RST_CLOCK PLL1_STAT: EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL1_STAT_READY_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL1_STAT: READY (Bit 20)               */
#define MDR_RST_CLOCK_PLL1_STAT_READY_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL1_STAT: READY (Bitfield-Mask: 0x01)  */
/* =======================================================  PLL2_CLK  ======================================================== */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_Q_Pos  (0UL)                     /*!< MDR_RST_CLOCK PLL2_CLK: PLL_Q (Bit 0)                 */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_Q_Msk  (0xfUL)                   /*!< MDR_RST_CLOCK PLL2_CLK: PLL_Q (Bitfield-Mask: 0x0f)   */
#define MDR_RST_CLOCK_PLL2_CLK_DV_Pos     (4UL)                     /*!< MDR_RST_CLOCK PLL2_CLK: DV (Bit 4)                    */
#define MDR_RST_CLOCK_PLL2_CLK_DV_Msk     (0x10UL)                  /*!< MDR_RST_CLOCK PLL2_CLK: DV (Bitfield-Mask: 0x01)      */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_N_Pos  (8UL)                     /*!< MDR_RST_CLOCK PLL2_CLK: PLL_N (Bit 8)                 */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_N_Msk  (0x7f00UL)                /*!< MDR_RST_CLOCK PLL2_CLK: PLL_N (Bitfield-Mask: 0x7f)   */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0_Pos (16UL)             /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT0 (Bit 16)        */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0_Msk (0x10000UL)        /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1_Pos (17UL)             /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT1 (Bit 17)        */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1_Msk (0x20000UL)        /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2_Pos (18UL)             /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT2 (Bit 18)        */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2_Msk (0x40000UL)        /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3_Pos (19UL)             /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT3 (Bit 19)        */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3_Msk (0x80000UL)        /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK (Bit 20)               */
#define MDR_RST_CLOCK_PLL2_CLK_EN_CHK_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL2_CLK: EN_CHK (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0_Pos (21UL)        /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_SHIFT_REG0 (Bit 21)   */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0_Msk (0x200000UL)  /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_SHIFT_REG0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1_Pos (22UL)        /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_SHIFT_REG1 (Bit 22)   */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1_Msk (0x400000UL)  /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_SHIFT_REG1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0_Pos (23UL)            /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT0 (Bit 23)       */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0_Msk (0x800000UL)      /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1_Pos (24UL)            /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT1 (Bit 24)       */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1_Msk (0x1000000UL)     /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2_Pos (25UL)            /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT2 (Bit 25)       */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2_Msk (0x2000000UL)     /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3_Pos (26UL)            /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT3 (Bit 26)       */
#define MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3_Msk (0x4000000UL)     /*!< MDR_RST_CLOCK PLL2_CLK: CLR_CHK_EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_ON_Pos (27UL)                    /*!< MDR_RST_CLOCK PLL2_CLK: PLL_ON (Bit 27)               */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_ON_Msk (0x8000000UL)             /*!< MDR_RST_CLOCK PLL2_CLK: PLL_ON (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_RLD_Pos (28UL)                   /*!< MDR_RST_CLOCK PLL2_CLK: PLL_RLD (Bit 28)              */
#define MDR_RST_CLOCK_PLL2_CLK_PLL_RLD_Msk (0x10000000UL)           /*!< MDR_RST_CLOCK PLL2_CLK: PLL_RLD (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_CLK_SELECT_Pos (29UL)                    /*!< MDR_RST_CLOCK PLL2_CLK: SELECT (Bit 29)               */
#define MDR_RST_CLOCK_PLL2_CLK_SELECT_Msk (0xe0000000UL)            /*!< MDR_RST_CLOCK PLL2_CLK: SELECT (Bitfield-Mask: 0x07)  */
/* =======================================================  PLL2_CHK0  ======================================================= */
#define MDR_RST_CLOCK_PLL2_CHK0_PRES_REG2_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL2_CHK0: PRES_REG2 (Bit 0)            */
#define MDR_RST_CLOCK_PLL2_CHK0_PRES_REG2_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL2_CHK0: PRES_REG2 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL2_CHK0_PRES_REG0_Pos (16UL)                /*!< MDR_RST_CLOCK PLL2_CHK0: PRES_REG0 (Bit 16)           */
#define MDR_RST_CLOCK_PLL2_CHK0_PRES_REG0_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL2_CHK0: PRES_REG0 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL2_CHK1  ======================================================= */
#define MDR_RST_CLOCK_PLL2_CHK1_PRES_REG1_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL2_CHK1: PRES_REG1 (Bit 0)            */
#define MDR_RST_CLOCK_PLL2_CHK1_PRES_REG1_Msk (0xffffUL)            /*!< MDR_RST_CLOCK PLL2_CHK1: PRES_REG1 (Bitfield-Mask: 0xffff) */
#define MDR_RST_CLOCK_PLL2_CHK1_PRES_REG3_Pos (16UL)                /*!< MDR_RST_CLOCK PLL2_CHK1: PRES_REG3 (Bit 16)           */
#define MDR_RST_CLOCK_PLL2_CHK1_PRES_REG3_Msk (0xffff0000UL)        /*!< MDR_RST_CLOCK PLL2_CHK1: PRES_REG3 (Bitfield-Mask: 0xffff) */
/* =======================================================  PLL2_CHK2  ======================================================= */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG0_Pos (0UL)                 /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG0 (Bit 0)            */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG0_Msk (0xffUL)              /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG1_Pos (8UL)                 /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG1 (Bit 8)            */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG1_Msk (0xff00UL)            /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG2_Pos (16UL)                /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG2 (Bit 16)           */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG2_Msk (0xff0000UL)          /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG2 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG3_Pos (24UL)                /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG3 (Bit 24)           */
#define MDR_RST_CLOCK_PLL2_CHK2_BASE_REG3_Msk (0xff000000UL)        /*!< MDR_RST_CLOCK PLL2_CHK2: BASE_REG3 (Bitfield-Mask: 0xff) */
/* =======================================================  PLL2_STAT  ======================================================= */
#define MDR_RST_CLOCK_PLL2_STAT_MAX_CLK_SHIFT_REG0_Pos (0UL)        /*!< MDR_RST_CLOCK PLL2_STAT: MAX_CLK_SHIFT_REG0 (Bit 0)   */
#define MDR_RST_CLOCK_PLL2_STAT_MAX_CLK_SHIFT_REG0_Msk (0xffUL)     /*!< MDR_RST_CLOCK PLL2_STAT: MAX_CLK_SHIFT_REG0 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL2_STAT_MAX_CLK_SHIFT_REG1_Pos (8UL)        /*!< MDR_RST_CLOCK PLL2_STAT: MAX_CLK_SHIFT_REG1 (Bit 8)   */
#define MDR_RST_CLOCK_PLL2_STAT_MAX_CLK_SHIFT_REG1_Msk (0xff00UL)   /*!< MDR_RST_CLOCK PLL2_STAT: MAX_CLK_SHIFT_REG1 (Bitfield-Mask: 0xff) */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT0_Pos (16UL)                   /*!< MDR_RST_CLOCK PLL2_STAT: EVENT0 (Bit 16)              */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT0_Msk (0x10000UL)              /*!< MDR_RST_CLOCK PLL2_STAT: EVENT0 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT1_Pos (17UL)                   /*!< MDR_RST_CLOCK PLL2_STAT: EVENT1 (Bit 17)              */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT1_Msk (0x20000UL)              /*!< MDR_RST_CLOCK PLL2_STAT: EVENT1 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT2_Pos (18UL)                   /*!< MDR_RST_CLOCK PLL2_STAT: EVENT2 (Bit 18)              */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT2_Msk (0x40000UL)              /*!< MDR_RST_CLOCK PLL2_STAT: EVENT2 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT3_Pos (19UL)                   /*!< MDR_RST_CLOCK PLL2_STAT: EVENT3 (Bit 19)              */
#define MDR_RST_CLOCK_PLL2_STAT_EVENT3_Msk (0x80000UL)              /*!< MDR_RST_CLOCK PLL2_STAT: EVENT3 (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_PLL2_STAT_READY_Pos (20UL)                    /*!< MDR_RST_CLOCK PLL2_STAT: READY (Bit 20)               */
#define MDR_RST_CLOCK_PLL2_STAT_READY_Msk (0x100000UL)              /*!< MDR_RST_CLOCK PLL2_STAT: READY (Bitfield-Mask: 0x01)  */
/* =======================================================  CAN1_CLK  ======================================================== */
#define MDR_RST_CLOCK_CAN1_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK CAN1_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_CAN1_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK CAN1_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_CAN1_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK CAN1_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_CAN1_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK CAN1_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  CAN2_CLK  ======================================================== */
#define MDR_RST_CLOCK_CAN2_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK CAN2_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_CAN2_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK CAN2_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_CAN2_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK CAN2_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_CAN2_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK CAN2_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  TIM1_CLK  ======================================================== */
#define MDR_RST_CLOCK_TIM1_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK TIM1_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_TIM1_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK TIM1_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_TIM1_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK TIM1_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_TIM1_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK TIM1_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  TIM2_CLK  ======================================================== */
#define MDR_RST_CLOCK_TIM2_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK TIM2_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_TIM2_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK TIM2_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_TIM2_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK TIM2_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_TIM2_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK TIM2_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  TIM3_CLK  ======================================================== */
#define MDR_RST_CLOCK_TIM3_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK TIM3_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_TIM3_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK TIM3_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_TIM3_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK TIM3_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_TIM3_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK TIM3_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  TIM4_CLK  ======================================================== */
#define MDR_RST_CLOCK_TIM4_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK TIM4_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_TIM4_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK TIM4_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_TIM4_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK TIM4_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_TIM4_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK TIM4_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  MIL1_CLK  ======================================================== */
#define MDR_RST_CLOCK_MIL1_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK MIL1_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_MIL1_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK MIL1_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_MIL1_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK MIL1_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_MIL1_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK MIL1_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  MIL2_CLK  ======================================================== */
#define MDR_RST_CLOCK_MIL2_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK MIL2_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_MIL2_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK MIL2_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_MIL2_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK MIL2_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_MIL2_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK MIL2_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  MIL3_CLK  ======================================================== */
#define MDR_RST_CLOCK_MIL3_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK MIL3_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_MIL3_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK MIL3_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_MIL3_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK MIL3_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_MIL3_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK MIL3_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  MIL4_CLK  ======================================================== */
#define MDR_RST_CLOCK_MIL4_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK MIL4_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_MIL4_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK MIL4_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_MIL4_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK MIL4_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_MIL4_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK MIL4_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  SPW1_CLK  ======================================================== */
#define MDR_RST_CLOCK_SPW1_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SPW1_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SPW1_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SPW1_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SPW1_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SPW1_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SPW1_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SPW1_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  SPW2_CLK  ======================================================== */
#define MDR_RST_CLOCK_SPW2_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SPW2_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SPW2_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SPW2_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SPW2_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SPW2_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SPW2_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SPW2_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
/* =======================================================  UART1_CLK  ======================================================= */
#define MDR_RST_CLOCK_UART1_CLK_DIV_Pos   (0UL)                     /*!< MDR_RST_CLOCK UART1_CLK: DIV (Bit 0)                  */
#define MDR_RST_CLOCK_UART1_CLK_DIV_Msk   (0xffffUL)                /*!< MDR_RST_CLOCK UART1_CLK: DIV (Bitfield-Mask: 0xffff)  */
#define MDR_RST_CLOCK_UART1_CLK_CLK_EN_Pos (16UL)                   /*!< MDR_RST_CLOCK UART1_CLK: CLK_EN (Bit 16)              */
#define MDR_RST_CLOCK_UART1_CLK_CLK_EN_Msk (0x10000UL)              /*!< MDR_RST_CLOCK UART1_CLK: CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_UART1_CLK_SELECT_Pos (28UL)                   /*!< MDR_RST_CLOCK UART1_CLK: SELECT (Bit 28)              */
#define MDR_RST_CLOCK_UART1_CLK_SELECT_Msk (0xf0000000UL)           /*!< MDR_RST_CLOCK UART1_CLK: SELECT (Bitfield-Mask: 0x0f) */
/* =======================================================  UART2_CLK  ======================================================= */
#define MDR_RST_CLOCK_UART2_CLK_DIV_Pos   (0UL)                     /*!< MDR_RST_CLOCK UART2_CLK: DIV (Bit 0)                  */
#define MDR_RST_CLOCK_UART2_CLK_DIV_Msk   (0xffffUL)                /*!< MDR_RST_CLOCK UART2_CLK: DIV (Bitfield-Mask: 0xffff)  */
#define MDR_RST_CLOCK_UART2_CLK_CLK_EN_Pos (16UL)                   /*!< MDR_RST_CLOCK UART2_CLK: CLK_EN (Bit 16)              */
#define MDR_RST_CLOCK_UART2_CLK_CLK_EN_Msk (0x10000UL)              /*!< MDR_RST_CLOCK UART2_CLK: CLK_EN (Bitfield-Mask: 0x01) */
#define MDR_RST_CLOCK_UART2_CLK_SELECT_Pos (28UL)                   /*!< MDR_RST_CLOCK UART2_CLK: SELECT (Bit 28)              */
#define MDR_RST_CLOCK_UART2_CLK_SELECT_Msk (0xf0000000UL)           /*!< MDR_RST_CLOCK UART2_CLK: SELECT (Bitfield-Mask: 0x0f) */
/* =======================================================  SSP1_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP1_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP1_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP1_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP1_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP1_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP1_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP1_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP1_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP1_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP1_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP1_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP1_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* =======================================================  SSP2_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP2_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP2_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP2_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP2_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP2_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP2_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP2_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP2_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP2_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP2_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP2_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP2_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* =======================================================  SSP3_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP3_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP3_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP3_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP3_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP3_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP3_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP3_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP3_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP3_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP3_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP3_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP3_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* =======================================================  SSP4_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP4_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP4_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP4_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP4_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP4_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP4_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP4_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP4_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP4_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP4_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP4_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP4_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* =======================================================  SSP5_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP5_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP5_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP5_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP5_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP5_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP5_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP5_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP5_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP5_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP5_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP5_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP5_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* =======================================================  SSP6_CLK  ======================================================== */
#define MDR_RST_CLOCK_SSP6_CLK_DIV_Pos    (0UL)                     /*!< MDR_RST_CLOCK SSP6_CLK: DIV (Bit 0)                   */
#define MDR_RST_CLOCK_SSP6_CLK_DIV_Msk    (0xffffUL)                /*!< MDR_RST_CLOCK SSP6_CLK: DIV (Bitfield-Mask: 0xffff)   */
#define MDR_RST_CLOCK_SSP6_CLK_CLK_EN_Pos (16UL)                    /*!< MDR_RST_CLOCK SSP6_CLK: CLK_EN (Bit 16)               */
#define MDR_RST_CLOCK_SSP6_CLK_CLK_EN_Msk (0x10000UL)               /*!< MDR_RST_CLOCK SSP6_CLK: CLK_EN (Bitfield-Mask: 0x01)  */
#define MDR_RST_CLOCK_SSP6_CLK_SELECT_Pos (28UL)                    /*!< MDR_RST_CLOCK SSP6_CLK: SELECT (Bit 28)               */
#define MDR_RST_CLOCK_SSP6_CLK_SELECT_Msk (0xf0000000UL)            /*!< MDR_RST_CLOCK SSP6_CLK: SELECT (Bitfield-Mask: 0x0f)  */
/* ========================================================  RTC_CLK  ======================================================== */
#define MDR_RST_CLOCK_RTC_CLK_DIV_Pos     (0UL)                     /*!< MDR_RST_CLOCK RTC_CLK: DIV (Bit 0)                    */
#define MDR_RST_CLOCK_RTC_CLK_DIV_Msk     (0xffffUL)                /*!< MDR_RST_CLOCK RTC_CLK: DIV (Bitfield-Mask: 0xffff)    */
#define MDR_RST_CLOCK_RTC_CLK_CLK_EN_Pos  (16UL)                    /*!< MDR_RST_CLOCK RTC_CLK: CLK_EN (Bit 16)                */
#define MDR_RST_CLOCK_RTC_CLK_CLK_EN_Msk  (0x10000UL)               /*!< MDR_RST_CLOCK RTC_CLK: CLK_EN (Bitfield-Mask: 0x01)   */
#define MDR_RST_CLOCK_RTC_CLK_SELECT_Pos  (28UL)                    /*!< MDR_RST_CLOCK RTC_CLK: SELECT (Bit 28)                */
#define MDR_RST_CLOCK_RTC_CLK_SELECT_Msk  (0xf0000000UL)            /*!< MDR_RST_CLOCK RTC_CLK: SELECT (Bitfield-Mask: 0x0f)   */


/* =========================================================================================================================== */
/* ================                                          MDR_BKP                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  REG  ========================================================== */
/* ==========================================================  KEY  ========================================================== */
/* ======================================================  REG_60_TMR0  ====================================================== */
#define MDR_BKP_REG_60_TMR0_MODE_Pos      (0UL)                     /*!< MDR_BKP REG_60_TMR0: MODE (Bit 0)                     */
#define MDR_BKP_REG_60_TMR0_MODE_Msk      (0x7fUL)                  /*!< MDR_BKP REG_60_TMR0: MODE (Bitfield-Mask: 0x7f)       */
#define MDR_BKP_REG_60_TMR0_FPOR_Pos      (7UL)                     /*!< MDR_BKP REG_60_TMR0: FPOR (Bit 7)                     */
#define MDR_BKP_REG_60_TMR0_FPOR_Msk      (0x80UL)                  /*!< MDR_BKP REG_60_TMR0: FPOR (Bitfield-Mask: 0x01)       */
#define MDR_BKP_REG_60_TMR0_S_UccReset_Pos (8UL)                    /*!< MDR_BKP REG_60_TMR0: S_UccReset (Bit 8)               */
#define MDR_BKP_REG_60_TMR0_S_UccReset_Msk (0x100UL)                /*!< MDR_BKP REG_60_TMR0: S_UccReset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_S_RSTn0_Pos   (9UL)                     /*!< MDR_BKP REG_60_TMR0: S_RSTn0 (Bit 9)                  */
#define MDR_BKP_REG_60_TMR0_S_RSTn0_Msk   (0x200UL)                 /*!< MDR_BKP REG_60_TMR0: S_RSTn0 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR0_S_FT_Reset_Pos (10UL)                   /*!< MDR_BKP REG_60_TMR0: S_FT_Reset (Bit 10)              */
#define MDR_BKP_REG_60_TMR0_S_FT_Reset_Msk (0x400UL)                /*!< MDR_BKP REG_60_TMR0: S_FT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_S_WDT_Reset_Pos (11UL)                  /*!< MDR_BKP REG_60_TMR0: S_WDT_Reset (Bit 11)             */
#define MDR_BKP_REG_60_TMR0_S_WDT_Reset_Msk (0x800UL)               /*!< MDR_BKP REG_60_TMR0: S_WDT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_S_RSTn1_Pos   (12UL)                    /*!< MDR_BKP REG_60_TMR0: S_RSTn1 (Bit 12)                 */
#define MDR_BKP_REG_60_TMR0_S_RSTn1_Msk   (0x1000UL)                /*!< MDR_BKP REG_60_TMR0: S_RSTn1 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR0_S_OVRSTn_Pos  (13UL)                    /*!< MDR_BKP REG_60_TMR0: S_OVRSTn (Bit 13)                */
#define MDR_BKP_REG_60_TMR0_S_OVRSTn_Msk  (0x2000UL)                /*!< MDR_BKP REG_60_TMR0: S_OVRSTn (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_60_TMR0_S_SYSRSTn_Pos (14UL)                    /*!< MDR_BKP REG_60_TMR0: S_SYSRSTn (Bit 14)               */
#define MDR_BKP_REG_60_TMR0_S_SYSRSTn_Msk (0x4000UL)                /*!< MDR_BKP REG_60_TMR0: S_SYSRSTn (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR0_JTAG_Enable_Pos (15UL)                  /*!< MDR_BKP REG_60_TMR0: JTAG_Enable (Bit 15)             */
#define MDR_BKP_REG_60_TMR0_JTAG_Enable_Msk (0x8000UL)              /*!< MDR_BKP REG_60_TMR0: JTAG_Enable (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0_Pos (16UL)              /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc0 (Bit 16)         */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0_Msk (0x10000UL)         /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc0 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1_Pos (17UL)              /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc1 (Bit 17)         */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1_Msk (0x20000UL)         /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc1 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2_Pos (18UL)              /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc2 (Bit 18)         */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2_Msk (0x40000UL)         /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc2 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3_Pos (19UL)              /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc3 (Bit 19)         */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3_Msk (0x80000UL)         /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_DUcc3 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc_Pos (20UL)               /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_BUcc (Bit 20)          */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc_Msk (0x100000UL)         /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_BUcc (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL_Pos (21UL)                /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_PLL (Bit 21)           */
#define MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL_Msk (0x200000UL)          /*!< MDR_BKP REG_60_TMR0: LimEn_LDO_PLL (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_ERR_REG60x_Pos (25UL)                   /*!< MDR_BKP REG_60_TMR0: ERR_REG60x (Bit 25)              */
#define MDR_BKP_REG_60_TMR0_ERR_REG60x_Msk (0x2000000UL)            /*!< MDR_BKP REG_60_TMR0: ERR_REG60x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_ERR_REG61x_62x_Pos (26UL)               /*!< MDR_BKP REG_60_TMR0: ERR_REG61x_62x (Bit 26)          */
#define MDR_BKP_REG_60_TMR0_ERR_REG61x_62x_Msk (0x4000000UL)        /*!< MDR_BKP REG_60_TMR0: ERR_REG61x_62x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_ERR_REG63x_Pos (27UL)                   /*!< MDR_BKP REG_60_TMR0: ERR_REG63x (Bit 27)              */
#define MDR_BKP_REG_60_TMR0_ERR_REG63x_Msk (0x8000000UL)            /*!< MDR_BKP REG_60_TMR0: ERR_REG63x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR0_PORSTn_En_Pos (28UL)                    /*!< MDR_BKP REG_60_TMR0: PORSTn_En (Bit 28)               */
#define MDR_BKP_REG_60_TMR0_PORSTn_En_Msk (0x10000000UL)            /*!< MDR_BKP REG_60_TMR0: PORSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR0_OVRSTn_En_Pos (29UL)                    /*!< MDR_BKP REG_60_TMR0: OVRSTn_En (Bit 29)               */
#define MDR_BKP_REG_60_TMR0_OVRSTn_En_Msk (0x20000000UL)            /*!< MDR_BKP REG_60_TMR0: OVRSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR0_CLR_ERR_Pos   (30UL)                    /*!< MDR_BKP REG_60_TMR0: CLR_ERR (Bit 30)                 */
#define MDR_BKP_REG_60_TMR0_CLR_ERR_Msk   (0x40000000UL)            /*!< MDR_BKP REG_60_TMR0: CLR_ERR (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR0_ERR_IRQ_EN_Pos (31UL)                   /*!< MDR_BKP REG_60_TMR0: ERR_IRQ_EN (Bit 31)              */
#define MDR_BKP_REG_60_TMR0_ERR_IRQ_EN_Msk (0x80000000UL)           /*!< MDR_BKP REG_60_TMR0: ERR_IRQ_EN (Bitfield-Mask: 0x01) */
/* ======================================================  REG_61_TMR0  ====================================================== */
#define MDR_BKP_REG_61_TMR0_LDO0_SRILow_Pos (0UL)                   /*!< MDR_BKP REG_61_TMR0: LDO0_SRILow (Bit 0)              */
#define MDR_BKP_REG_61_TMR0_LDO0_SRILow_Msk (0x7UL)                 /*!< MDR_BKP REG_61_TMR0: LDO0_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR0_LDO0_Trim_Pos (3UL)                     /*!< MDR_BKP REG_61_TMR0: LDO0_Trim (Bit 3)                */
#define MDR_BKP_REG_61_TMR0_LDO0_Trim_Msk (0x38UL)                  /*!< MDR_BKP REG_61_TMR0: LDO0_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR0_LDO0_En_Pos   (6UL)                     /*!< MDR_BKP REG_61_TMR0: LDO0_En (Bit 6)                  */
#define MDR_BKP_REG_61_TMR0_LDO0_En_Msk   (0x40UL)                  /*!< MDR_BKP REG_61_TMR0: LDO0_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR0_LDO0_RDY_Pos  (7UL)                     /*!< MDR_BKP REG_61_TMR0: LDO0_RDY (Bit 7)                 */
#define MDR_BKP_REG_61_TMR0_LDO0_RDY_Msk  (0x80UL)                  /*!< MDR_BKP REG_61_TMR0: LDO0_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR0_LDO1_SRILow_Pos (8UL)                   /*!< MDR_BKP REG_61_TMR0: LDO1_SRILow (Bit 8)              */
#define MDR_BKP_REG_61_TMR0_LDO1_SRILow_Msk (0x700UL)               /*!< MDR_BKP REG_61_TMR0: LDO1_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR0_LDO1_Trim_Pos (11UL)                    /*!< MDR_BKP REG_61_TMR0: LDO1_Trim (Bit 11)               */
#define MDR_BKP_REG_61_TMR0_LDO1_Trim_Msk (0x3800UL)                /*!< MDR_BKP REG_61_TMR0: LDO1_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR0_LDO1_En_Pos   (14UL)                    /*!< MDR_BKP REG_61_TMR0: LDO1_En (Bit 14)                 */
#define MDR_BKP_REG_61_TMR0_LDO1_En_Msk   (0x4000UL)                /*!< MDR_BKP REG_61_TMR0: LDO1_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR0_LDO1_RDY_Pos  (15UL)                    /*!< MDR_BKP REG_61_TMR0: LDO1_RDY (Bit 15)                */
#define MDR_BKP_REG_61_TMR0_LDO1_RDY_Msk  (0x8000UL)                /*!< MDR_BKP REG_61_TMR0: LDO1_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR0_LDO2_SRILow_Pos (16UL)                  /*!< MDR_BKP REG_61_TMR0: LDO2_SRILow (Bit 16)             */
#define MDR_BKP_REG_61_TMR0_LDO2_SRILow_Msk (0x70000UL)             /*!< MDR_BKP REG_61_TMR0: LDO2_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR0_LDO2_Trim_Pos (19UL)                    /*!< MDR_BKP REG_61_TMR0: LDO2_Trim (Bit 19)               */
#define MDR_BKP_REG_61_TMR0_LDO2_Trim_Msk (0x380000UL)              /*!< MDR_BKP REG_61_TMR0: LDO2_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR0_LDO2_En_Pos   (22UL)                    /*!< MDR_BKP REG_61_TMR0: LDO2_En (Bit 22)                 */
#define MDR_BKP_REG_61_TMR0_LDO2_En_Msk   (0x400000UL)              /*!< MDR_BKP REG_61_TMR0: LDO2_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR0_LDO2_RDY_Pos  (23UL)                    /*!< MDR_BKP REG_61_TMR0: LDO2_RDY (Bit 23)                */
#define MDR_BKP_REG_61_TMR0_LDO2_RDY_Msk  (0x800000UL)              /*!< MDR_BKP REG_61_TMR0: LDO2_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR0_LDO3_SRILow_Pos (24UL)                  /*!< MDR_BKP REG_61_TMR0: LDO3_SRILow (Bit 24)             */
#define MDR_BKP_REG_61_TMR0_LDO3_SRILow_Msk (0x7000000UL)           /*!< MDR_BKP REG_61_TMR0: LDO3_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR0_LDO3_Trim_Pos (27UL)                    /*!< MDR_BKP REG_61_TMR0: LDO3_Trim (Bit 27)               */
#define MDR_BKP_REG_61_TMR0_LDO3_Trim_Msk (0x38000000UL)            /*!< MDR_BKP REG_61_TMR0: LDO3_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR0_LDO3_En_Pos   (30UL)                    /*!< MDR_BKP REG_61_TMR0: LDO3_En (Bit 30)                 */
#define MDR_BKP_REG_61_TMR0_LDO3_En_Msk   (0x40000000UL)            /*!< MDR_BKP REG_61_TMR0: LDO3_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR0_LDO3_RDY_Pos  (31UL)                    /*!< MDR_BKP REG_61_TMR0: LDO3_RDY (Bit 31)                */
#define MDR_BKP_REG_61_TMR0_LDO3_RDY_Msk  (0x80000000UL)            /*!< MDR_BKP REG_61_TMR0: LDO3_RDY (Bitfield-Mask: 0x01)   */
/* ======================================================  REG_62_TMR0  ====================================================== */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_Pos (0UL)               /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_SRILow (Bit 0)          */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_Msk (0x7UL)             /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_Pos (3UL)                 /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_Trim (Bit 3)            */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_Msk (0x38UL)              /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_En_Pos (6UL)                   /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_En (Bit 6)              */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_En_Msk (0x40UL)                /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY_Pos (7UL)                  /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_RDY (Bit 7)             */
#define MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY_Msk (0x80UL)               /*!< MDR_BKP REG_62_TMR0: LDO_BUcc_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_Pos (8UL)                /*!< MDR_BKP REG_62_TMR0: LDO_PLL_SRILow (Bit 8)           */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_Msk (0x700UL)            /*!< MDR_BKP REG_62_TMR0: LDO_PLL_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_Pos (11UL)                 /*!< MDR_BKP REG_62_TMR0: LDO_PLL_Trim (Bit 11)            */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_Msk (0x3800UL)             /*!< MDR_BKP REG_62_TMR0: LDO_PLL_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_En_Pos (14UL)                   /*!< MDR_BKP REG_62_TMR0: LDO_PLL_En (Bit 14)              */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_En_Msk (0x4000UL)               /*!< MDR_BKP REG_62_TMR0: LDO_PLL_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_RDY_Pos (15UL)                  /*!< MDR_BKP REG_62_TMR0: LDO_PLL_RDY (Bit 15)             */
#define MDR_BKP_REG_62_TMR0_LDO_PLL_RDY_Msk (0x8000UL)              /*!< MDR_BKP REG_62_TMR0: LDO_PLL_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR0_TrimR_Pos     (16UL)                    /*!< MDR_BKP REG_62_TMR0: TrimR (Bit 16)                   */
#define MDR_BKP_REG_62_TMR0_TrimR_Msk     (0x1ff0000UL)             /*!< MDR_BKP REG_62_TMR0: TrimR (Bitfield-Mask: 0x1ff)     */
#define MDR_BKP_REG_62_TMR0_Trim_Ref_Pos  (28UL)                    /*!< MDR_BKP REG_62_TMR0: Trim_Ref (Bit 28)                */
#define MDR_BKP_REG_62_TMR0_Trim_Ref_Msk  (0x70000000UL)            /*!< MDR_BKP REG_62_TMR0: Trim_Ref (Bitfield-Mask: 0x07)   */
/* ======================================================  REG_63_TMR0  ====================================================== */
#define MDR_BKP_REG_63_TMR0_LSE_On_Pos    (0UL)                     /*!< MDR_BKP REG_63_TMR0: LSE_On (Bit 0)                   */
#define MDR_BKP_REG_63_TMR0_LSE_On_Msk    (0x1UL)                   /*!< MDR_BKP REG_63_TMR0: LSE_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR0_LSE_BYP_Pos   (1UL)                     /*!< MDR_BKP REG_63_TMR0: LSE_BYP (Bit 1)                  */
#define MDR_BKP_REG_63_TMR0_LSE_BYP_Msk   (0x2UL)                   /*!< MDR_BKP REG_63_TMR0: LSE_BYP (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR0_RTC_Sel_Pos   (2UL)                     /*!< MDR_BKP REG_63_TMR0: RTC_Sel (Bit 2)                  */
#define MDR_BKP_REG_63_TMR0_RTC_Sel_Msk   (0xcUL)                   /*!< MDR_BKP REG_63_TMR0: RTC_Sel (Bitfield-Mask: 0x03)    */
#define MDR_BKP_REG_63_TMR0_RTC_En_Pos    (4UL)                     /*!< MDR_BKP REG_63_TMR0: RTC_En (Bit 4)                   */
#define MDR_BKP_REG_63_TMR0_RTC_En_Msk    (0x10UL)                  /*!< MDR_BKP REG_63_TMR0: RTC_En (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR0_RTC_Cal_Pos   (5UL)                     /*!< MDR_BKP REG_63_TMR0: RTC_Cal (Bit 5)                  */
#define MDR_BKP_REG_63_TMR0_RTC_Cal_Msk   (0x1fe0UL)                /*!< MDR_BKP REG_63_TMR0: RTC_Cal (Bitfield-Mask: 0xff)    */
#define MDR_BKP_REG_63_TMR0_LSE_RDY_Pos   (13UL)                    /*!< MDR_BKP REG_63_TMR0: LSE_RDY (Bit 13)                 */
#define MDR_BKP_REG_63_TMR0_LSE_RDY_Msk   (0x2000UL)                /*!< MDR_BKP REG_63_TMR0: LSE_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR0_LSE_FilterEn_Pos (14UL)                 /*!< MDR_BKP REG_63_TMR0: LSE_FilterEn (Bit 14)            */
#define MDR_BKP_REG_63_TMR0_LSE_FilterEn_Msk (0x4000UL)             /*!< MDR_BKP REG_63_TMR0: LSE_FilterEn (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_63_TMR0_LSI_On_Pos    (15UL)                    /*!< MDR_BKP REG_63_TMR0: LSI_On (Bit 15)                  */
#define MDR_BKP_REG_63_TMR0_LSI_On_Msk    (0x8000UL)                /*!< MDR_BKP REG_63_TMR0: LSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR0_LSI_Trim_Pos  (16UL)                    /*!< MDR_BKP REG_63_TMR0: LSI_Trim (Bit 16)                */
#define MDR_BKP_REG_63_TMR0_LSI_Trim_Msk  (0x1f0000UL)              /*!< MDR_BKP REG_63_TMR0: LSI_Trim (Bitfield-Mask: 0x1f)   */
#define MDR_BKP_REG_63_TMR0_LSI_RDY_Pos   (21UL)                    /*!< MDR_BKP REG_63_TMR0: LSI_RDY (Bit 21)                 */
#define MDR_BKP_REG_63_TMR0_LSI_RDY_Msk   (0x200000UL)              /*!< MDR_BKP REG_63_TMR0: LSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR0_HSI_On_Pos    (22UL)                    /*!< MDR_BKP REG_63_TMR0: HSI_On (Bit 22)                  */
#define MDR_BKP_REG_63_TMR0_HSI_On_Msk    (0x400000UL)              /*!< MDR_BKP REG_63_TMR0: HSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR0_HSI_RDY_Pos   (23UL)                    /*!< MDR_BKP REG_63_TMR0: HSI_RDY (Bit 23)                 */
#define MDR_BKP_REG_63_TMR0_HSI_RDY_Msk   (0x800000UL)              /*!< MDR_BKP REG_63_TMR0: HSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR0_HSI_Trim_Pos  (24UL)                    /*!< MDR_BKP REG_63_TMR0: HSI_Trim (Bit 24)                */
#define MDR_BKP_REG_63_TMR0_HSI_Trim_Msk  (0x3f000000UL)            /*!< MDR_BKP REG_63_TMR0: HSI_Trim (Bitfield-Mask: 0x3f)   */
#define MDR_BKP_REG_63_TMR0_STANDBY_Pos   (30UL)                    /*!< MDR_BKP REG_63_TMR0: STANDBY (Bit 30)                 */
#define MDR_BKP_REG_63_TMR0_STANDBY_Msk   (0x40000000UL)            /*!< MDR_BKP REG_63_TMR0: STANDBY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR0_RTC_RST_Pos   (31UL)                    /*!< MDR_BKP REG_63_TMR0: RTC_RST (Bit 31)                 */
#define MDR_BKP_REG_63_TMR0_RTC_RST_Msk   (0x80000000UL)            /*!< MDR_BKP REG_63_TMR0: RTC_RST (Bitfield-Mask: 0x01)    */
/* ======================================================  REG_60_TMR1  ====================================================== */
#define MDR_BKP_REG_60_TMR1_MODE_Pos      (0UL)                     /*!< MDR_BKP REG_60_TMR1: MODE (Bit 0)                     */
#define MDR_BKP_REG_60_TMR1_MODE_Msk      (0x7fUL)                  /*!< MDR_BKP REG_60_TMR1: MODE (Bitfield-Mask: 0x7f)       */
#define MDR_BKP_REG_60_TMR1_FPOR_Pos      (7UL)                     /*!< MDR_BKP REG_60_TMR1: FPOR (Bit 7)                     */
#define MDR_BKP_REG_60_TMR1_FPOR_Msk      (0x80UL)                  /*!< MDR_BKP REG_60_TMR1: FPOR (Bitfield-Mask: 0x01)       */
#define MDR_BKP_REG_60_TMR1_S_UccReset_Pos (8UL)                    /*!< MDR_BKP REG_60_TMR1: S_UccReset (Bit 8)               */
#define MDR_BKP_REG_60_TMR1_S_UccReset_Msk (0x100UL)                /*!< MDR_BKP REG_60_TMR1: S_UccReset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_S_RSTn0_Pos   (9UL)                     /*!< MDR_BKP REG_60_TMR1: S_RSTn0 (Bit 9)                  */
#define MDR_BKP_REG_60_TMR1_S_RSTn0_Msk   (0x200UL)                 /*!< MDR_BKP REG_60_TMR1: S_RSTn0 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR1_S_FT_Reset_Pos (10UL)                   /*!< MDR_BKP REG_60_TMR1: S_FT_Reset (Bit 10)              */
#define MDR_BKP_REG_60_TMR1_S_FT_Reset_Msk (0x400UL)                /*!< MDR_BKP REG_60_TMR1: S_FT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_S_WDT_Reset_Pos (11UL)                  /*!< MDR_BKP REG_60_TMR1: S_WDT_Reset (Bit 11)             */
#define MDR_BKP_REG_60_TMR1_S_WDT_Reset_Msk (0x800UL)               /*!< MDR_BKP REG_60_TMR1: S_WDT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_S_RSTn1_Pos   (12UL)                    /*!< MDR_BKP REG_60_TMR1: S_RSTn1 (Bit 12)                 */
#define MDR_BKP_REG_60_TMR1_S_RSTn1_Msk   (0x1000UL)                /*!< MDR_BKP REG_60_TMR1: S_RSTn1 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR1_S_OVRSTn_Pos  (13UL)                    /*!< MDR_BKP REG_60_TMR1: S_OVRSTn (Bit 13)                */
#define MDR_BKP_REG_60_TMR1_S_OVRSTn_Msk  (0x2000UL)                /*!< MDR_BKP REG_60_TMR1: S_OVRSTn (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_60_TMR1_S_SYSRSTn_Pos (14UL)                    /*!< MDR_BKP REG_60_TMR1: S_SYSRSTn (Bit 14)               */
#define MDR_BKP_REG_60_TMR1_S_SYSRSTn_Msk (0x4000UL)                /*!< MDR_BKP REG_60_TMR1: S_SYSRSTn (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR1_JTAG_Enable_Pos (15UL)                  /*!< MDR_BKP REG_60_TMR1: JTAG_Enable (Bit 15)             */
#define MDR_BKP_REG_60_TMR1_JTAG_Enable_Msk (0x8000UL)              /*!< MDR_BKP REG_60_TMR1: JTAG_Enable (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0_Pos (16UL)              /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc0 (Bit 16)         */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0_Msk (0x10000UL)         /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc0 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1_Pos (17UL)              /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc1 (Bit 17)         */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1_Msk (0x20000UL)         /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc1 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2_Pos (18UL)              /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc2 (Bit 18)         */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2_Msk (0x40000UL)         /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc2 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3_Pos (19UL)              /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc3 (Bit 19)         */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3_Msk (0x80000UL)         /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_DUcc3 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc_Pos (20UL)               /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_BUcc (Bit 20)          */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc_Msk (0x100000UL)         /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_BUcc (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL_Pos (21UL)                /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_PLL (Bit 21)           */
#define MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL_Msk (0x200000UL)          /*!< MDR_BKP REG_60_TMR1: LimEn_LDO_PLL (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_ERR_REG60x_Pos (25UL)                   /*!< MDR_BKP REG_60_TMR1: ERR_REG60x (Bit 25)              */
#define MDR_BKP_REG_60_TMR1_ERR_REG60x_Msk (0x2000000UL)            /*!< MDR_BKP REG_60_TMR1: ERR_REG60x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_ERR_REG61x_62x_Pos (26UL)               /*!< MDR_BKP REG_60_TMR1: ERR_REG61x_62x (Bit 26)          */
#define MDR_BKP_REG_60_TMR1_ERR_REG61x_62x_Msk (0x4000000UL)        /*!< MDR_BKP REG_60_TMR1: ERR_REG61x_62x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_ERR_REG63x_Pos (27UL)                   /*!< MDR_BKP REG_60_TMR1: ERR_REG63x (Bit 27)              */
#define MDR_BKP_REG_60_TMR1_ERR_REG63x_Msk (0x8000000UL)            /*!< MDR_BKP REG_60_TMR1: ERR_REG63x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR1_PORSTn_En_Pos (28UL)                    /*!< MDR_BKP REG_60_TMR1: PORSTn_En (Bit 28)               */
#define MDR_BKP_REG_60_TMR1_PORSTn_En_Msk (0x10000000UL)            /*!< MDR_BKP REG_60_TMR1: PORSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR1_OVRSTn_En_Pos (29UL)                    /*!< MDR_BKP REG_60_TMR1: OVRSTn_En (Bit 29)               */
#define MDR_BKP_REG_60_TMR1_OVRSTn_En_Msk (0x20000000UL)            /*!< MDR_BKP REG_60_TMR1: OVRSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR1_CLR_ERR_Pos   (30UL)                    /*!< MDR_BKP REG_60_TMR1: CLR_ERR (Bit 30)                 */
#define MDR_BKP_REG_60_TMR1_CLR_ERR_Msk   (0x40000000UL)            /*!< MDR_BKP REG_60_TMR1: CLR_ERR (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR1_ERR_IRQ_EN_Pos (31UL)                   /*!< MDR_BKP REG_60_TMR1: ERR_IRQ_EN (Bit 31)              */
#define MDR_BKP_REG_60_TMR1_ERR_IRQ_EN_Msk (0x80000000UL)           /*!< MDR_BKP REG_60_TMR1: ERR_IRQ_EN (Bitfield-Mask: 0x01) */
/* ======================================================  REG_61_TMR1  ====================================================== */
#define MDR_BKP_REG_61_TMR1_LDO0_SRILow_Pos (0UL)                   /*!< MDR_BKP REG_61_TMR1: LDO0_SRILow (Bit 0)              */
#define MDR_BKP_REG_61_TMR1_LDO0_SRILow_Msk (0x7UL)                 /*!< MDR_BKP REG_61_TMR1: LDO0_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR1_LDO0_Trim_Pos (3UL)                     /*!< MDR_BKP REG_61_TMR1: LDO0_Trim (Bit 3)                */
#define MDR_BKP_REG_61_TMR1_LDO0_Trim_Msk (0x38UL)                  /*!< MDR_BKP REG_61_TMR1: LDO0_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR1_LDO0_En_Pos   (6UL)                     /*!< MDR_BKP REG_61_TMR1: LDO0_En (Bit 6)                  */
#define MDR_BKP_REG_61_TMR1_LDO0_En_Msk   (0x40UL)                  /*!< MDR_BKP REG_61_TMR1: LDO0_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR1_LDO0_RDY_Pos  (7UL)                     /*!< MDR_BKP REG_61_TMR1: LDO0_RDY (Bit 7)                 */
#define MDR_BKP_REG_61_TMR1_LDO0_RDY_Msk  (0x80UL)                  /*!< MDR_BKP REG_61_TMR1: LDO0_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR1_LDO1_SRILow_Pos (8UL)                   /*!< MDR_BKP REG_61_TMR1: LDO1_SRILow (Bit 8)              */
#define MDR_BKP_REG_61_TMR1_LDO1_SRILow_Msk (0x700UL)               /*!< MDR_BKP REG_61_TMR1: LDO1_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR1_LDO1_Trim_Pos (11UL)                    /*!< MDR_BKP REG_61_TMR1: LDO1_Trim (Bit 11)               */
#define MDR_BKP_REG_61_TMR1_LDO1_Trim_Msk (0x3800UL)                /*!< MDR_BKP REG_61_TMR1: LDO1_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR1_LDO1_En_Pos   (14UL)                    /*!< MDR_BKP REG_61_TMR1: LDO1_En (Bit 14)                 */
#define MDR_BKP_REG_61_TMR1_LDO1_En_Msk   (0x4000UL)                /*!< MDR_BKP REG_61_TMR1: LDO1_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR1_LDO1_RDY_Pos  (15UL)                    /*!< MDR_BKP REG_61_TMR1: LDO1_RDY (Bit 15)                */
#define MDR_BKP_REG_61_TMR1_LDO1_RDY_Msk  (0x8000UL)                /*!< MDR_BKP REG_61_TMR1: LDO1_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR1_LDO2_SRILow_Pos (16UL)                  /*!< MDR_BKP REG_61_TMR1: LDO2_SRILow (Bit 16)             */
#define MDR_BKP_REG_61_TMR1_LDO2_SRILow_Msk (0x70000UL)             /*!< MDR_BKP REG_61_TMR1: LDO2_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR1_LDO2_Trim_Pos (19UL)                    /*!< MDR_BKP REG_61_TMR1: LDO2_Trim (Bit 19)               */
#define MDR_BKP_REG_61_TMR1_LDO2_Trim_Msk (0x380000UL)              /*!< MDR_BKP REG_61_TMR1: LDO2_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR1_LDO2_En_Pos   (22UL)                    /*!< MDR_BKP REG_61_TMR1: LDO2_En (Bit 22)                 */
#define MDR_BKP_REG_61_TMR1_LDO2_En_Msk   (0x400000UL)              /*!< MDR_BKP REG_61_TMR1: LDO2_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR1_LDO2_RDY_Pos  (23UL)                    /*!< MDR_BKP REG_61_TMR1: LDO2_RDY (Bit 23)                */
#define MDR_BKP_REG_61_TMR1_LDO2_RDY_Msk  (0x800000UL)              /*!< MDR_BKP REG_61_TMR1: LDO2_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR1_LDO3_SRILow_Pos (24UL)                  /*!< MDR_BKP REG_61_TMR1: LDO3_SRILow (Bit 24)             */
#define MDR_BKP_REG_61_TMR1_LDO3_SRILow_Msk (0x7000000UL)           /*!< MDR_BKP REG_61_TMR1: LDO3_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR1_LDO3_Trim_Pos (27UL)                    /*!< MDR_BKP REG_61_TMR1: LDO3_Trim (Bit 27)               */
#define MDR_BKP_REG_61_TMR1_LDO3_Trim_Msk (0x38000000UL)            /*!< MDR_BKP REG_61_TMR1: LDO3_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR1_LDO3_En_Pos   (30UL)                    /*!< MDR_BKP REG_61_TMR1: LDO3_En (Bit 30)                 */
#define MDR_BKP_REG_61_TMR1_LDO3_En_Msk   (0x40000000UL)            /*!< MDR_BKP REG_61_TMR1: LDO3_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR1_LDO3_RDY_Pos  (31UL)                    /*!< MDR_BKP REG_61_TMR1: LDO3_RDY (Bit 31)                */
#define MDR_BKP_REG_61_TMR1_LDO3_RDY_Msk  (0x80000000UL)            /*!< MDR_BKP REG_61_TMR1: LDO3_RDY (Bitfield-Mask: 0x01)   */
/* ======================================================  REG_62_TMR1  ====================================================== */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_Pos (0UL)               /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_SRILow (Bit 0)          */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_Msk (0x7UL)             /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_Pos (3UL)                 /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_Trim (Bit 3)            */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_Msk (0x38UL)              /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_En_Pos (6UL)                   /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_En (Bit 6)              */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_En_Msk (0x40UL)                /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY_Pos (7UL)                  /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_RDY (Bit 7)             */
#define MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY_Msk (0x80UL)               /*!< MDR_BKP REG_62_TMR1: LDO_BUcc_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_Pos (8UL)                /*!< MDR_BKP REG_62_TMR1: LDO_PLL_SRILow (Bit 8)           */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_Msk (0x700UL)            /*!< MDR_BKP REG_62_TMR1: LDO_PLL_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_Pos (11UL)                 /*!< MDR_BKP REG_62_TMR1: LDO_PLL_Trim (Bit 11)            */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_Msk (0x3800UL)             /*!< MDR_BKP REG_62_TMR1: LDO_PLL_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_En_Pos (14UL)                   /*!< MDR_BKP REG_62_TMR1: LDO_PLL_En (Bit 14)              */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_En_Msk (0x4000UL)               /*!< MDR_BKP REG_62_TMR1: LDO_PLL_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_RDY_Pos (15UL)                  /*!< MDR_BKP REG_62_TMR1: LDO_PLL_RDY (Bit 15)             */
#define MDR_BKP_REG_62_TMR1_LDO_PLL_RDY_Msk (0x8000UL)              /*!< MDR_BKP REG_62_TMR1: LDO_PLL_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR1_TrimR_Pos     (16UL)                    /*!< MDR_BKP REG_62_TMR1: TrimR (Bit 16)                   */
#define MDR_BKP_REG_62_TMR1_TrimR_Msk     (0x1ff0000UL)             /*!< MDR_BKP REG_62_TMR1: TrimR (Bitfield-Mask: 0x1ff)     */
#define MDR_BKP_REG_62_TMR1_Trim_Ref_Pos  (28UL)                    /*!< MDR_BKP REG_62_TMR1: Trim_Ref (Bit 28)                */
#define MDR_BKP_REG_62_TMR1_Trim_Ref_Msk  (0x70000000UL)            /*!< MDR_BKP REG_62_TMR1: Trim_Ref (Bitfield-Mask: 0x07)   */
/* ======================================================  REG_63_TMR1  ====================================================== */
#define MDR_BKP_REG_63_TMR1_LSE_On_Pos    (0UL)                     /*!< MDR_BKP REG_63_TMR1: LSE_On (Bit 0)                   */
#define MDR_BKP_REG_63_TMR1_LSE_On_Msk    (0x1UL)                   /*!< MDR_BKP REG_63_TMR1: LSE_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR1_LSE_BYP_Pos   (1UL)                     /*!< MDR_BKP REG_63_TMR1: LSE_BYP (Bit 1)                  */
#define MDR_BKP_REG_63_TMR1_LSE_BYP_Msk   (0x2UL)                   /*!< MDR_BKP REG_63_TMR1: LSE_BYP (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR1_RTC_Sel_Pos   (2UL)                     /*!< MDR_BKP REG_63_TMR1: RTC_Sel (Bit 2)                  */
#define MDR_BKP_REG_63_TMR1_RTC_Sel_Msk   (0xcUL)                   /*!< MDR_BKP REG_63_TMR1: RTC_Sel (Bitfield-Mask: 0x03)    */
#define MDR_BKP_REG_63_TMR1_RTC_En_Pos    (4UL)                     /*!< MDR_BKP REG_63_TMR1: RTC_En (Bit 4)                   */
#define MDR_BKP_REG_63_TMR1_RTC_En_Msk    (0x10UL)                  /*!< MDR_BKP REG_63_TMR1: RTC_En (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR1_RTC_Cal_Pos   (5UL)                     /*!< MDR_BKP REG_63_TMR1: RTC_Cal (Bit 5)                  */
#define MDR_BKP_REG_63_TMR1_RTC_Cal_Msk   (0x1fe0UL)                /*!< MDR_BKP REG_63_TMR1: RTC_Cal (Bitfield-Mask: 0xff)    */
#define MDR_BKP_REG_63_TMR1_LSE_RDY_Pos   (13UL)                    /*!< MDR_BKP REG_63_TMR1: LSE_RDY (Bit 13)                 */
#define MDR_BKP_REG_63_TMR1_LSE_RDY_Msk   (0x2000UL)                /*!< MDR_BKP REG_63_TMR1: LSE_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR1_LSE_FilterEn_Pos (14UL)                 /*!< MDR_BKP REG_63_TMR1: LSE_FilterEn (Bit 14)            */
#define MDR_BKP_REG_63_TMR1_LSE_FilterEn_Msk (0x4000UL)             /*!< MDR_BKP REG_63_TMR1: LSE_FilterEn (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_63_TMR1_LSI_On_Pos    (15UL)                    /*!< MDR_BKP REG_63_TMR1: LSI_On (Bit 15)                  */
#define MDR_BKP_REG_63_TMR1_LSI_On_Msk    (0x8000UL)                /*!< MDR_BKP REG_63_TMR1: LSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR1_LSI_Trim_Pos  (16UL)                    /*!< MDR_BKP REG_63_TMR1: LSI_Trim (Bit 16)                */
#define MDR_BKP_REG_63_TMR1_LSI_Trim_Msk  (0x1f0000UL)              /*!< MDR_BKP REG_63_TMR1: LSI_Trim (Bitfield-Mask: 0x1f)   */
#define MDR_BKP_REG_63_TMR1_LSI_RDY_Pos   (21UL)                    /*!< MDR_BKP REG_63_TMR1: LSI_RDY (Bit 21)                 */
#define MDR_BKP_REG_63_TMR1_LSI_RDY_Msk   (0x200000UL)              /*!< MDR_BKP REG_63_TMR1: LSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR1_HSI_On_Pos    (22UL)                    /*!< MDR_BKP REG_63_TMR1: HSI_On (Bit 22)                  */
#define MDR_BKP_REG_63_TMR1_HSI_On_Msk    (0x400000UL)              /*!< MDR_BKP REG_63_TMR1: HSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR1_HSI_RDY_Pos   (23UL)                    /*!< MDR_BKP REG_63_TMR1: HSI_RDY (Bit 23)                 */
#define MDR_BKP_REG_63_TMR1_HSI_RDY_Msk   (0x800000UL)              /*!< MDR_BKP REG_63_TMR1: HSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR1_HSI_Trim_Pos  (24UL)                    /*!< MDR_BKP REG_63_TMR1: HSI_Trim (Bit 24)                */
#define MDR_BKP_REG_63_TMR1_HSI_Trim_Msk  (0x3f000000UL)            /*!< MDR_BKP REG_63_TMR1: HSI_Trim (Bitfield-Mask: 0x3f)   */
#define MDR_BKP_REG_63_TMR1_STANDBY_Pos   (30UL)                    /*!< MDR_BKP REG_63_TMR1: STANDBY (Bit 30)                 */
#define MDR_BKP_REG_63_TMR1_STANDBY_Msk   (0x40000000UL)            /*!< MDR_BKP REG_63_TMR1: STANDBY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR1_RTC_RST_Pos   (31UL)                    /*!< MDR_BKP REG_63_TMR1: RTC_RST (Bit 31)                 */
#define MDR_BKP_REG_63_TMR1_RTC_RST_Msk   (0x80000000UL)            /*!< MDR_BKP REG_63_TMR1: RTC_RST (Bitfield-Mask: 0x01)    */
/* ======================================================  REG_60_TMR2  ====================================================== */
#define MDR_BKP_REG_60_TMR2_MODE_Pos      (0UL)                     /*!< MDR_BKP REG_60_TMR2: MODE (Bit 0)                     */
#define MDR_BKP_REG_60_TMR2_MODE_Msk      (0x7fUL)                  /*!< MDR_BKP REG_60_TMR2: MODE (Bitfield-Mask: 0x7f)       */
#define MDR_BKP_REG_60_TMR2_FPOR_Pos      (7UL)                     /*!< MDR_BKP REG_60_TMR2: FPOR (Bit 7)                     */
#define MDR_BKP_REG_60_TMR2_FPOR_Msk      (0x80UL)                  /*!< MDR_BKP REG_60_TMR2: FPOR (Bitfield-Mask: 0x01)       */
#define MDR_BKP_REG_60_TMR2_S_UccReset_Pos (8UL)                    /*!< MDR_BKP REG_60_TMR2: S_UccReset (Bit 8)               */
#define MDR_BKP_REG_60_TMR2_S_UccReset_Msk (0x100UL)                /*!< MDR_BKP REG_60_TMR2: S_UccReset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_S_RSTn0_Pos   (9UL)                     /*!< MDR_BKP REG_60_TMR2: S_RSTn0 (Bit 9)                  */
#define MDR_BKP_REG_60_TMR2_S_RSTn0_Msk   (0x200UL)                 /*!< MDR_BKP REG_60_TMR2: S_RSTn0 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR2_S_FT_Reset_Pos (10UL)                   /*!< MDR_BKP REG_60_TMR2: S_FT_Reset (Bit 10)              */
#define MDR_BKP_REG_60_TMR2_S_FT_Reset_Msk (0x400UL)                /*!< MDR_BKP REG_60_TMR2: S_FT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_S_WDT_Reset_Pos (11UL)                  /*!< MDR_BKP REG_60_TMR2: S_WDT_Reset (Bit 11)             */
#define MDR_BKP_REG_60_TMR2_S_WDT_Reset_Msk (0x800UL)               /*!< MDR_BKP REG_60_TMR2: S_WDT_Reset (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_S_RSTn1_Pos   (12UL)                    /*!< MDR_BKP REG_60_TMR2: S_RSTn1 (Bit 12)                 */
#define MDR_BKP_REG_60_TMR2_S_RSTn1_Msk   (0x1000UL)                /*!< MDR_BKP REG_60_TMR2: S_RSTn1 (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR2_S_OVRSTn_Pos  (13UL)                    /*!< MDR_BKP REG_60_TMR2: S_OVRSTn (Bit 13)                */
#define MDR_BKP_REG_60_TMR2_S_OVRSTn_Msk  (0x2000UL)                /*!< MDR_BKP REG_60_TMR2: S_OVRSTn (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_60_TMR2_S_SYSRSTn_Pos (14UL)                    /*!< MDR_BKP REG_60_TMR2: S_SYSRSTn (Bit 14)               */
#define MDR_BKP_REG_60_TMR2_S_SYSRSTn_Msk (0x4000UL)                /*!< MDR_BKP REG_60_TMR2: S_SYSRSTn (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR2_JTAG_Enable_Pos (15UL)                  /*!< MDR_BKP REG_60_TMR2: JTAG_Enable (Bit 15)             */
#define MDR_BKP_REG_60_TMR2_JTAG_Enable_Msk (0x8000UL)              /*!< MDR_BKP REG_60_TMR2: JTAG_Enable (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0_Pos (16UL)              /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc0 (Bit 16)         */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0_Msk (0x10000UL)         /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc0 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1_Pos (17UL)              /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc1 (Bit 17)         */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1_Msk (0x20000UL)         /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc1 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2_Pos (18UL)              /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc2 (Bit 18)         */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2_Msk (0x40000UL)         /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc2 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3_Pos (19UL)              /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc3 (Bit 19)         */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3_Msk (0x80000UL)         /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_DUcc3 (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc_Pos (20UL)               /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_BUcc (Bit 20)          */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc_Msk (0x100000UL)         /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_BUcc (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL_Pos (21UL)                /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_PLL (Bit 21)           */
#define MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL_Msk (0x200000UL)          /*!< MDR_BKP REG_60_TMR2: LimEn_LDO_PLL (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_ERR_REG60x_Pos (25UL)                   /*!< MDR_BKP REG_60_TMR2: ERR_REG60x (Bit 25)              */
#define MDR_BKP_REG_60_TMR2_ERR_REG60x_Msk (0x2000000UL)            /*!< MDR_BKP REG_60_TMR2: ERR_REG60x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_ERR_REG61x_62x_Pos (26UL)               /*!< MDR_BKP REG_60_TMR2: ERR_REG61x_62x (Bit 26)          */
#define MDR_BKP_REG_60_TMR2_ERR_REG61x_62x_Msk (0x4000000UL)        /*!< MDR_BKP REG_60_TMR2: ERR_REG61x_62x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_ERR_REG63x_Pos (27UL)                   /*!< MDR_BKP REG_60_TMR2: ERR_REG63x (Bit 27)              */
#define MDR_BKP_REG_60_TMR2_ERR_REG63x_Msk (0x8000000UL)            /*!< MDR_BKP REG_60_TMR2: ERR_REG63x (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_60_TMR2_PORSTn_En_Pos (28UL)                    /*!< MDR_BKP REG_60_TMR2: PORSTn_En (Bit 28)               */
#define MDR_BKP_REG_60_TMR2_PORSTn_En_Msk (0x10000000UL)            /*!< MDR_BKP REG_60_TMR2: PORSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR2_OVRSTn_En_Pos (29UL)                    /*!< MDR_BKP REG_60_TMR2: OVRSTn_En (Bit 29)               */
#define MDR_BKP_REG_60_TMR2_OVRSTn_En_Msk (0x20000000UL)            /*!< MDR_BKP REG_60_TMR2: OVRSTn_En (Bitfield-Mask: 0x01)  */
#define MDR_BKP_REG_60_TMR2_CLR_ERR_Pos   (30UL)                    /*!< MDR_BKP REG_60_TMR2: CLR_ERR (Bit 30)                 */
#define MDR_BKP_REG_60_TMR2_CLR_ERR_Msk   (0x40000000UL)            /*!< MDR_BKP REG_60_TMR2: CLR_ERR (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_60_TMR2_ERR_IRQ_EN_Pos (31UL)                   /*!< MDR_BKP REG_60_TMR2: ERR_IRQ_EN (Bit 31)              */
#define MDR_BKP_REG_60_TMR2_ERR_IRQ_EN_Msk (0x80000000UL)           /*!< MDR_BKP REG_60_TMR2: ERR_IRQ_EN (Bitfield-Mask: 0x01) */
/* ======================================================  REG_61_TMR2  ====================================================== */
#define MDR_BKP_REG_61_TMR2_LDO0_SRILow_Pos (0UL)                   /*!< MDR_BKP REG_61_TMR2: LDO0_SRILow (Bit 0)              */
#define MDR_BKP_REG_61_TMR2_LDO0_SRILow_Msk (0x7UL)                 /*!< MDR_BKP REG_61_TMR2: LDO0_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR2_LDO0_Trim_Pos (3UL)                     /*!< MDR_BKP REG_61_TMR2: LDO0_Trim (Bit 3)                */
#define MDR_BKP_REG_61_TMR2_LDO0_Trim_Msk (0x38UL)                  /*!< MDR_BKP REG_61_TMR2: LDO0_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR2_LDO0_En_Pos   (6UL)                     /*!< MDR_BKP REG_61_TMR2: LDO0_En (Bit 6)                  */
#define MDR_BKP_REG_61_TMR2_LDO0_En_Msk   (0x40UL)                  /*!< MDR_BKP REG_61_TMR2: LDO0_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR2_LDO0_RDY_Pos  (7UL)                     /*!< MDR_BKP REG_61_TMR2: LDO0_RDY (Bit 7)                 */
#define MDR_BKP_REG_61_TMR2_LDO0_RDY_Msk  (0x80UL)                  /*!< MDR_BKP REG_61_TMR2: LDO0_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR2_LDO1_SRILow_Pos (8UL)                   /*!< MDR_BKP REG_61_TMR2: LDO1_SRILow (Bit 8)              */
#define MDR_BKP_REG_61_TMR2_LDO1_SRILow_Msk (0x700UL)               /*!< MDR_BKP REG_61_TMR2: LDO1_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR2_LDO1_Trim_Pos (11UL)                    /*!< MDR_BKP REG_61_TMR2: LDO1_Trim (Bit 11)               */
#define MDR_BKP_REG_61_TMR2_LDO1_Trim_Msk (0x3800UL)                /*!< MDR_BKP REG_61_TMR2: LDO1_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR2_LDO1_En_Pos   (14UL)                    /*!< MDR_BKP REG_61_TMR2: LDO1_En (Bit 14)                 */
#define MDR_BKP_REG_61_TMR2_LDO1_En_Msk   (0x4000UL)                /*!< MDR_BKP REG_61_TMR2: LDO1_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR2_LDO1_RDY_Pos  (15UL)                    /*!< MDR_BKP REG_61_TMR2: LDO1_RDY (Bit 15)                */
#define MDR_BKP_REG_61_TMR2_LDO1_RDY_Msk  (0x8000UL)                /*!< MDR_BKP REG_61_TMR2: LDO1_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR2_LDO2_SRILow_Pos (16UL)                  /*!< MDR_BKP REG_61_TMR2: LDO2_SRILow (Bit 16)             */
#define MDR_BKP_REG_61_TMR2_LDO2_SRILow_Msk (0x70000UL)             /*!< MDR_BKP REG_61_TMR2: LDO2_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR2_LDO2_Trim_Pos (19UL)                    /*!< MDR_BKP REG_61_TMR2: LDO2_Trim (Bit 19)               */
#define MDR_BKP_REG_61_TMR2_LDO2_Trim_Msk (0x380000UL)              /*!< MDR_BKP REG_61_TMR2: LDO2_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR2_LDO2_En_Pos   (22UL)                    /*!< MDR_BKP REG_61_TMR2: LDO2_En (Bit 22)                 */
#define MDR_BKP_REG_61_TMR2_LDO2_En_Msk   (0x400000UL)              /*!< MDR_BKP REG_61_TMR2: LDO2_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR2_LDO2_RDY_Pos  (23UL)                    /*!< MDR_BKP REG_61_TMR2: LDO2_RDY (Bit 23)                */
#define MDR_BKP_REG_61_TMR2_LDO2_RDY_Msk  (0x800000UL)              /*!< MDR_BKP REG_61_TMR2: LDO2_RDY (Bitfield-Mask: 0x01)   */
#define MDR_BKP_REG_61_TMR2_LDO3_SRILow_Pos (24UL)                  /*!< MDR_BKP REG_61_TMR2: LDO3_SRILow (Bit 24)             */
#define MDR_BKP_REG_61_TMR2_LDO3_SRILow_Msk (0x7000000UL)           /*!< MDR_BKP REG_61_TMR2: LDO3_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_61_TMR2_LDO3_Trim_Pos (27UL)                    /*!< MDR_BKP REG_61_TMR2: LDO3_Trim (Bit 27)               */
#define MDR_BKP_REG_61_TMR2_LDO3_Trim_Msk (0x38000000UL)            /*!< MDR_BKP REG_61_TMR2: LDO3_Trim (Bitfield-Mask: 0x07)  */
#define MDR_BKP_REG_61_TMR2_LDO3_En_Pos   (30UL)                    /*!< MDR_BKP REG_61_TMR2: LDO3_En (Bit 30)                 */
#define MDR_BKP_REG_61_TMR2_LDO3_En_Msk   (0x40000000UL)            /*!< MDR_BKP REG_61_TMR2: LDO3_En (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_61_TMR2_LDO3_RDY_Pos  (31UL)                    /*!< MDR_BKP REG_61_TMR2: LDO3_RDY (Bit 31)                */
#define MDR_BKP_REG_61_TMR2_LDO3_RDY_Msk  (0x80000000UL)            /*!< MDR_BKP REG_61_TMR2: LDO3_RDY (Bitfield-Mask: 0x01)   */
/* ======================================================  REG_62_TMR2  ====================================================== */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_Pos (0UL)               /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_SRILow (Bit 0)          */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_Msk (0x7UL)             /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_Pos (3UL)                 /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_Trim (Bit 3)            */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_Msk (0x38UL)              /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_En_Pos (6UL)                   /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_En (Bit 6)              */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_En_Msk (0x40UL)                /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY_Pos (7UL)                  /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_RDY (Bit 7)             */
#define MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY_Msk (0x80UL)               /*!< MDR_BKP REG_62_TMR2: LDO_BUcc_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_Pos (8UL)                /*!< MDR_BKP REG_62_TMR2: LDO_PLL_SRILow (Bit 8)           */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_Msk (0x700UL)            /*!< MDR_BKP REG_62_TMR2: LDO_PLL_SRILow (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_Pos (11UL)                 /*!< MDR_BKP REG_62_TMR2: LDO_PLL_Trim (Bit 11)            */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_Msk (0x3800UL)             /*!< MDR_BKP REG_62_TMR2: LDO_PLL_Trim (Bitfield-Mask: 0x07) */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_En_Pos (14UL)                   /*!< MDR_BKP REG_62_TMR2: LDO_PLL_En (Bit 14)              */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_En_Msk (0x4000UL)               /*!< MDR_BKP REG_62_TMR2: LDO_PLL_En (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_RDY_Pos (15UL)                  /*!< MDR_BKP REG_62_TMR2: LDO_PLL_RDY (Bit 15)             */
#define MDR_BKP_REG_62_TMR2_LDO_PLL_RDY_Msk (0x8000UL)              /*!< MDR_BKP REG_62_TMR2: LDO_PLL_RDY (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_62_TMR2_TrimR_Pos     (16UL)                    /*!< MDR_BKP REG_62_TMR2: TrimR (Bit 16)                   */
#define MDR_BKP_REG_62_TMR2_TrimR_Msk     (0x1ff0000UL)             /*!< MDR_BKP REG_62_TMR2: TrimR (Bitfield-Mask: 0x1ff)     */
#define MDR_BKP_REG_62_TMR2_Trim_Ref_Pos  (28UL)                    /*!< MDR_BKP REG_62_TMR2: Trim_Ref (Bit 28)                */
#define MDR_BKP_REG_62_TMR2_Trim_Ref_Msk  (0x70000000UL)            /*!< MDR_BKP REG_62_TMR2: Trim_Ref (Bitfield-Mask: 0x07)   */
/* ======================================================  REG_63_TMR2  ====================================================== */
#define MDR_BKP_REG_63_TMR2_LSE_On_Pos    (0UL)                     /*!< MDR_BKP REG_63_TMR2: LSE_On (Bit 0)                   */
#define MDR_BKP_REG_63_TMR2_LSE_On_Msk    (0x1UL)                   /*!< MDR_BKP REG_63_TMR2: LSE_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR2_LSE_BYP_Pos   (1UL)                     /*!< MDR_BKP REG_63_TMR2: LSE_BYP (Bit 1)                  */
#define MDR_BKP_REG_63_TMR2_LSE_BYP_Msk   (0x2UL)                   /*!< MDR_BKP REG_63_TMR2: LSE_BYP (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR2_RTC_Sel_Pos   (2UL)                     /*!< MDR_BKP REG_63_TMR2: RTC_Sel (Bit 2)                  */
#define MDR_BKP_REG_63_TMR2_RTC_Sel_Msk   (0xcUL)                   /*!< MDR_BKP REG_63_TMR2: RTC_Sel (Bitfield-Mask: 0x03)    */
#define MDR_BKP_REG_63_TMR2_RTC_En_Pos    (4UL)                     /*!< MDR_BKP REG_63_TMR2: RTC_En (Bit 4)                   */
#define MDR_BKP_REG_63_TMR2_RTC_En_Msk    (0x10UL)                  /*!< MDR_BKP REG_63_TMR2: RTC_En (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR2_RTC_Cal_Pos   (5UL)                     /*!< MDR_BKP REG_63_TMR2: RTC_Cal (Bit 5)                  */
#define MDR_BKP_REG_63_TMR2_RTC_Cal_Msk   (0x1fe0UL)                /*!< MDR_BKP REG_63_TMR2: RTC_Cal (Bitfield-Mask: 0xff)    */
#define MDR_BKP_REG_63_TMR2_LSE_RDY_Pos   (13UL)                    /*!< MDR_BKP REG_63_TMR2: LSE_RDY (Bit 13)                 */
#define MDR_BKP_REG_63_TMR2_LSE_RDY_Msk   (0x2000UL)                /*!< MDR_BKP REG_63_TMR2: LSE_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR2_LSE_FilterEn_Pos (14UL)                 /*!< MDR_BKP REG_63_TMR2: LSE_FilterEn (Bit 14)            */
#define MDR_BKP_REG_63_TMR2_LSE_FilterEn_Msk (0x4000UL)             /*!< MDR_BKP REG_63_TMR2: LSE_FilterEn (Bitfield-Mask: 0x01) */
#define MDR_BKP_REG_63_TMR2_LSI_On_Pos    (15UL)                    /*!< MDR_BKP REG_63_TMR2: LSI_On (Bit 15)                  */
#define MDR_BKP_REG_63_TMR2_LSI_On_Msk    (0x8000UL)                /*!< MDR_BKP REG_63_TMR2: LSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR2_LSI_Trim_Pos  (16UL)                    /*!< MDR_BKP REG_63_TMR2: LSI_Trim (Bit 16)                */
#define MDR_BKP_REG_63_TMR2_LSI_Trim_Msk  (0x1f0000UL)              /*!< MDR_BKP REG_63_TMR2: LSI_Trim (Bitfield-Mask: 0x1f)   */
#define MDR_BKP_REG_63_TMR2_LSI_RDY_Pos   (21UL)                    /*!< MDR_BKP REG_63_TMR2: LSI_RDY (Bit 21)                 */
#define MDR_BKP_REG_63_TMR2_LSI_RDY_Msk   (0x200000UL)              /*!< MDR_BKP REG_63_TMR2: LSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR2_HSI_On_Pos    (22UL)                    /*!< MDR_BKP REG_63_TMR2: HSI_On (Bit 22)                  */
#define MDR_BKP_REG_63_TMR2_HSI_On_Msk    (0x400000UL)              /*!< MDR_BKP REG_63_TMR2: HSI_On (Bitfield-Mask: 0x01)     */
#define MDR_BKP_REG_63_TMR2_HSI_RDY_Pos   (23UL)                    /*!< MDR_BKP REG_63_TMR2: HSI_RDY (Bit 23)                 */
#define MDR_BKP_REG_63_TMR2_HSI_RDY_Msk   (0x800000UL)              /*!< MDR_BKP REG_63_TMR2: HSI_RDY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR2_HSI_Trim_Pos  (24UL)                    /*!< MDR_BKP REG_63_TMR2: HSI_Trim (Bit 24)                */
#define MDR_BKP_REG_63_TMR2_HSI_Trim_Msk  (0x3f000000UL)            /*!< MDR_BKP REG_63_TMR2: HSI_Trim (Bitfield-Mask: 0x3f)   */
#define MDR_BKP_REG_63_TMR2_STANDBY_Pos   (30UL)                    /*!< MDR_BKP REG_63_TMR2: STANDBY (Bit 30)                 */
#define MDR_BKP_REG_63_TMR2_STANDBY_Msk   (0x40000000UL)            /*!< MDR_BKP REG_63_TMR2: STANDBY (Bitfield-Mask: 0x01)    */
#define MDR_BKP_REG_63_TMR2_RTC_RST_Pos   (31UL)                    /*!< MDR_BKP REG_63_TMR2: RTC_RST (Bit 31)                 */
#define MDR_BKP_REG_63_TMR2_RTC_RST_Msk   (0x80000000UL)            /*!< MDR_BKP REG_63_TMR2: RTC_RST (Bitfield-Mask: 0x01)    */
/* =====================================================  RTC_CNT_TMR0  ====================================================== */
/* =====================================================  RTC_DIV_TMR0  ====================================================== */
#define MDR_BKP_RTC_DIV_TMR0_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_DIV_TMR0: Value (Bit 0)                   */
#define MDR_BKP_RTC_DIV_TMR0_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_DIV_TMR0: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_PRL_TMR0  ====================================================== */
#define MDR_BKP_RTC_PRL_TMR0_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_PRL_TMR0: Value (Bit 0)                   */
#define MDR_BKP_RTC_PRL_TMR0_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_PRL_TMR0: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_ALRM_TMR0  ===================================================== */
#define MDR_BKP_RTC_ALRM_TMR0_Value_Pos   (0UL)                     /*!< MDR_BKP RTC_ALRM_TMR0: Value (Bit 0)                  */
#define MDR_BKP_RTC_ALRM_TMR0_Value_Msk   (0xffffffffUL)            /*!< MDR_BKP RTC_ALRM_TMR0: Value (Bitfield-Mask: 0xffffffff) */
/* ======================================================  RTC_CS_TMR0  ====================================================== */
#define MDR_BKP_RTC_CS_TMR0_OWF_Pos       (0UL)                     /*!< MDR_BKP RTC_CS_TMR0: OWF (Bit 0)                      */
#define MDR_BKP_RTC_CS_TMR0_OWF_Msk       (0x1UL)                   /*!< MDR_BKP RTC_CS_TMR0: OWF (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR0_SECF_Pos      (1UL)                     /*!< MDR_BKP RTC_CS_TMR0: SECF (Bit 1)                     */
#define MDR_BKP_RTC_CS_TMR0_SECF_Msk      (0x2UL)                   /*!< MDR_BKP RTC_CS_TMR0: SECF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR0_ALRF_Pos      (2UL)                     /*!< MDR_BKP RTC_CS_TMR0: ALRF (Bit 2)                     */
#define MDR_BKP_RTC_CS_TMR0_ALRF_Msk      (0x4UL)                   /*!< MDR_BKP RTC_CS_TMR0: ALRF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR0_OWF_IE_Pos    (3UL)                     /*!< MDR_BKP RTC_CS_TMR0: OWF_IE (Bit 3)                   */
#define MDR_BKP_RTC_CS_TMR0_OWF_IE_Msk    (0x8UL)                   /*!< MDR_BKP RTC_CS_TMR0: OWF_IE (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR0_SECF_IE_Pos   (4UL)                     /*!< MDR_BKP RTC_CS_TMR0: SECF_IE (Bit 4)                  */
#define MDR_BKP_RTC_CS_TMR0_SECF_IE_Msk   (0x10UL)                  /*!< MDR_BKP RTC_CS_TMR0: SECF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR0_ALRF_IE_Pos   (5UL)                     /*!< MDR_BKP RTC_CS_TMR0: ALRF_IE (Bit 5)                  */
#define MDR_BKP_RTC_CS_TMR0_ALRF_IE_Msk   (0x20UL)                  /*!< MDR_BKP RTC_CS_TMR0: ALRF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR0_WEC_Pos       (6UL)                     /*!< MDR_BKP RTC_CS_TMR0: WEC (Bit 6)                      */
#define MDR_BKP_RTC_CS_TMR0_WEC_Msk       (0x40UL)                  /*!< MDR_BKP RTC_CS_TMR0: WEC (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR0_CLR_ERRx_Pos  (7UL)                     /*!< MDR_BKP RTC_CS_TMR0: CLR_ERRx (Bit 7)                 */
#define MDR_BKP_RTC_CS_TMR0_CLR_ERRx_Msk  (0x80UL)                  /*!< MDR_BKP RTC_CS_TMR0: CLR_ERRx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR0_ERR_CNT_Pos   (8UL)                     /*!< MDR_BKP RTC_CS_TMR0: ERR_CNT (Bit 8)                  */
#define MDR_BKP_RTC_CS_TMR0_ERR_CNT_Msk   (0x100UL)                 /*!< MDR_BKP RTC_CS_TMR0: ERR_CNT (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR0_ERR_DIV_Pos   (9UL)                     /*!< MDR_BKP RTC_CS_TMR0: ERR_DIV (Bit 9)                  */
#define MDR_BKP_RTC_CS_TMR0_ERR_DIV_Msk   (0x200UL)                 /*!< MDR_BKP RTC_CS_TMR0: ERR_DIV (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR0_ERR_CM_Pos    (10UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_CM (Bit 10)                  */
#define MDR_BKP_RTC_CS_TMR0_ERR_CM_Msk    (0x400UL)                 /*!< MDR_BKP RTC_CS_TMR0: ERR_CM (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR0_ERR_CC_Pos    (11UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_CC (Bit 11)                  */
#define MDR_BKP_RTC_CS_TMR0_ERR_CC_Msk    (0x800UL)                 /*!< MDR_BKP RTC_CS_TMR0: ERR_CC (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR0_ERR_CNTx_Pos  (12UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_CNTx (Bit 12)                */
#define MDR_BKP_RTC_CS_TMR0_ERR_CNTx_Msk  (0x1000UL)                /*!< MDR_BKP RTC_CS_TMR0: ERR_CNTx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR0_ERR_DIVx_Pos  (13UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_DIVx (Bit 13)                */
#define MDR_BKP_RTC_CS_TMR0_ERR_DIVx_Msk  (0x2000UL)                /*!< MDR_BKP RTC_CS_TMR0: ERR_DIVx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR0_ERR_CMx_Pos   (14UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_CMx (Bit 14)                 */
#define MDR_BKP_RTC_CS_TMR0_ERR_CMx_Msk   (0x4000UL)                /*!< MDR_BKP RTC_CS_TMR0: ERR_CMx (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR0_ERR_IE_Pos    (15UL)                    /*!< MDR_BKP RTC_CS_TMR0: ERR_IE (Bit 15)                  */
#define MDR_BKP_RTC_CS_TMR0_ERR_IE_Msk    (0x8000UL)                /*!< MDR_BKP RTC_CS_TMR0: ERR_IE (Bitfield-Mask: 0x01)     */
/* =====================================================  RTC_CNT_TMR1  ====================================================== */
/* =====================================================  RTC_DIV_TMR1  ====================================================== */
#define MDR_BKP_RTC_DIV_TMR1_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_DIV_TMR1: Value (Bit 0)                   */
#define MDR_BKP_RTC_DIV_TMR1_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_DIV_TMR1: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_PRL_TMR1  ====================================================== */
#define MDR_BKP_RTC_PRL_TMR1_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_PRL_TMR1: Value (Bit 0)                   */
#define MDR_BKP_RTC_PRL_TMR1_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_PRL_TMR1: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_ALRM_TMR1  ===================================================== */
#define MDR_BKP_RTC_ALRM_TMR1_Value_Pos   (0UL)                     /*!< MDR_BKP RTC_ALRM_TMR1: Value (Bit 0)                  */
#define MDR_BKP_RTC_ALRM_TMR1_Value_Msk   (0xffffffffUL)            /*!< MDR_BKP RTC_ALRM_TMR1: Value (Bitfield-Mask: 0xffffffff) */
/* ======================================================  RTC_CS_TMR1  ====================================================== */
#define MDR_BKP_RTC_CS_TMR1_OWF_Pos       (0UL)                     /*!< MDR_BKP RTC_CS_TMR1: OWF (Bit 0)                      */
#define MDR_BKP_RTC_CS_TMR1_OWF_Msk       (0x1UL)                   /*!< MDR_BKP RTC_CS_TMR1: OWF (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR1_SECF_Pos      (1UL)                     /*!< MDR_BKP RTC_CS_TMR1: SECF (Bit 1)                     */
#define MDR_BKP_RTC_CS_TMR1_SECF_Msk      (0x2UL)                   /*!< MDR_BKP RTC_CS_TMR1: SECF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR1_ALRF_Pos      (2UL)                     /*!< MDR_BKP RTC_CS_TMR1: ALRF (Bit 2)                     */
#define MDR_BKP_RTC_CS_TMR1_ALRF_Msk      (0x4UL)                   /*!< MDR_BKP RTC_CS_TMR1: ALRF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR1_OWF_IE_Pos    (3UL)                     /*!< MDR_BKP RTC_CS_TMR1: OWF_IE (Bit 3)                   */
#define MDR_BKP_RTC_CS_TMR1_OWF_IE_Msk    (0x8UL)                   /*!< MDR_BKP RTC_CS_TMR1: OWF_IE (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR1_SECF_IE_Pos   (4UL)                     /*!< MDR_BKP RTC_CS_TMR1: SECF_IE (Bit 4)                  */
#define MDR_BKP_RTC_CS_TMR1_SECF_IE_Msk   (0x10UL)                  /*!< MDR_BKP RTC_CS_TMR1: SECF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR1_ALRF_IE_Pos   (5UL)                     /*!< MDR_BKP RTC_CS_TMR1: ALRF_IE (Bit 5)                  */
#define MDR_BKP_RTC_CS_TMR1_ALRF_IE_Msk   (0x20UL)                  /*!< MDR_BKP RTC_CS_TMR1: ALRF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR1_WEC_Pos       (6UL)                     /*!< MDR_BKP RTC_CS_TMR1: WEC (Bit 6)                      */
#define MDR_BKP_RTC_CS_TMR1_WEC_Msk       (0x40UL)                  /*!< MDR_BKP RTC_CS_TMR1: WEC (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR1_CLR_ERRx_Pos  (7UL)                     /*!< MDR_BKP RTC_CS_TMR1: CLR_ERRx (Bit 7)                 */
#define MDR_BKP_RTC_CS_TMR1_CLR_ERRx_Msk  (0x80UL)                  /*!< MDR_BKP RTC_CS_TMR1: CLR_ERRx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR1_ERR_CNT_Pos   (8UL)                     /*!< MDR_BKP RTC_CS_TMR1: ERR_CNT (Bit 8)                  */
#define MDR_BKP_RTC_CS_TMR1_ERR_CNT_Msk   (0x100UL)                 /*!< MDR_BKP RTC_CS_TMR1: ERR_CNT (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR1_ERR_DIV_Pos   (9UL)                     /*!< MDR_BKP RTC_CS_TMR1: ERR_DIV (Bit 9)                  */
#define MDR_BKP_RTC_CS_TMR1_ERR_DIV_Msk   (0x200UL)                 /*!< MDR_BKP RTC_CS_TMR1: ERR_DIV (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR1_ERR_CM_Pos    (10UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_CM (Bit 10)                  */
#define MDR_BKP_RTC_CS_TMR1_ERR_CM_Msk    (0x400UL)                 /*!< MDR_BKP RTC_CS_TMR1: ERR_CM (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR1_ERR_CC_Pos    (11UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_CC (Bit 11)                  */
#define MDR_BKP_RTC_CS_TMR1_ERR_CC_Msk    (0x800UL)                 /*!< MDR_BKP RTC_CS_TMR1: ERR_CC (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR1_ERR_CNTx_Pos  (12UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_CNTx (Bit 12)                */
#define MDR_BKP_RTC_CS_TMR1_ERR_CNTx_Msk  (0x1000UL)                /*!< MDR_BKP RTC_CS_TMR1: ERR_CNTx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR1_ERR_DIVx_Pos  (13UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_DIVx (Bit 13)                */
#define MDR_BKP_RTC_CS_TMR1_ERR_DIVx_Msk  (0x2000UL)                /*!< MDR_BKP RTC_CS_TMR1: ERR_DIVx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR1_ERR_CMx_Pos   (14UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_CMx (Bit 14)                 */
#define MDR_BKP_RTC_CS_TMR1_ERR_CMx_Msk   (0x4000UL)                /*!< MDR_BKP RTC_CS_TMR1: ERR_CMx (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR1_ERR_IE_Pos    (15UL)                    /*!< MDR_BKP RTC_CS_TMR1: ERR_IE (Bit 15)                  */
#define MDR_BKP_RTC_CS_TMR1_ERR_IE_Msk    (0x8000UL)                /*!< MDR_BKP RTC_CS_TMR1: ERR_IE (Bitfield-Mask: 0x01)     */
/* =====================================================  RTC_CNT_TMR2  ====================================================== */
/* =====================================================  RTC_DIV_TMR2  ====================================================== */
#define MDR_BKP_RTC_DIV_TMR2_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_DIV_TMR2: Value (Bit 0)                   */
#define MDR_BKP_RTC_DIV_TMR2_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_DIV_TMR2: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_PRL_TMR2  ====================================================== */
#define MDR_BKP_RTC_PRL_TMR2_Value_Pos    (0UL)                     /*!< MDR_BKP RTC_PRL_TMR2: Value (Bit 0)                   */
#define MDR_BKP_RTC_PRL_TMR2_Value_Msk    (0xfffffUL)               /*!< MDR_BKP RTC_PRL_TMR2: Value (Bitfield-Mask: 0xfffff)  */
/* =====================================================  RTC_ALRM_TMR2  ===================================================== */
#define MDR_BKP_RTC_ALRM_TMR2_Value_Pos   (0UL)                     /*!< MDR_BKP RTC_ALRM_TMR2: Value (Bit 0)                  */
#define MDR_BKP_RTC_ALRM_TMR2_Value_Msk   (0xffffffffUL)            /*!< MDR_BKP RTC_ALRM_TMR2: Value (Bitfield-Mask: 0xffffffff) */
/* ======================================================  RTC_CS_TMR2  ====================================================== */
#define MDR_BKP_RTC_CS_TMR2_OWF_Pos       (0UL)                     /*!< MDR_BKP RTC_CS_TMR2: OWF (Bit 0)                      */
#define MDR_BKP_RTC_CS_TMR2_OWF_Msk       (0x1UL)                   /*!< MDR_BKP RTC_CS_TMR2: OWF (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR2_SECF_Pos      (1UL)                     /*!< MDR_BKP RTC_CS_TMR2: SECF (Bit 1)                     */
#define MDR_BKP_RTC_CS_TMR2_SECF_Msk      (0x2UL)                   /*!< MDR_BKP RTC_CS_TMR2: SECF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR2_ALRF_Pos      (2UL)                     /*!< MDR_BKP RTC_CS_TMR2: ALRF (Bit 2)                     */
#define MDR_BKP_RTC_CS_TMR2_ALRF_Msk      (0x4UL)                   /*!< MDR_BKP RTC_CS_TMR2: ALRF (Bitfield-Mask: 0x01)       */
#define MDR_BKP_RTC_CS_TMR2_OWF_IE_Pos    (3UL)                     /*!< MDR_BKP RTC_CS_TMR2: OWF_IE (Bit 3)                   */
#define MDR_BKP_RTC_CS_TMR2_OWF_IE_Msk    (0x8UL)                   /*!< MDR_BKP RTC_CS_TMR2: OWF_IE (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR2_SECF_IE_Pos   (4UL)                     /*!< MDR_BKP RTC_CS_TMR2: SECF_IE (Bit 4)                  */
#define MDR_BKP_RTC_CS_TMR2_SECF_IE_Msk   (0x10UL)                  /*!< MDR_BKP RTC_CS_TMR2: SECF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR2_ALRF_IE_Pos   (5UL)                     /*!< MDR_BKP RTC_CS_TMR2: ALRF_IE (Bit 5)                  */
#define MDR_BKP_RTC_CS_TMR2_ALRF_IE_Msk   (0x20UL)                  /*!< MDR_BKP RTC_CS_TMR2: ALRF_IE (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR2_WEC_Pos       (6UL)                     /*!< MDR_BKP RTC_CS_TMR2: WEC (Bit 6)                      */
#define MDR_BKP_RTC_CS_TMR2_WEC_Msk       (0x40UL)                  /*!< MDR_BKP RTC_CS_TMR2: WEC (Bitfield-Mask: 0x01)        */
#define MDR_BKP_RTC_CS_TMR2_CLR_ERRx_Pos  (7UL)                     /*!< MDR_BKP RTC_CS_TMR2: CLR_ERRx (Bit 7)                 */
#define MDR_BKP_RTC_CS_TMR2_CLR_ERRx_Msk  (0x80UL)                  /*!< MDR_BKP RTC_CS_TMR2: CLR_ERRx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR2_ERR_CNT_Pos   (8UL)                     /*!< MDR_BKP RTC_CS_TMR2: ERR_CNT (Bit 8)                  */
#define MDR_BKP_RTC_CS_TMR2_ERR_CNT_Msk   (0x100UL)                 /*!< MDR_BKP RTC_CS_TMR2: ERR_CNT (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR2_ERR_DIV_Pos   (9UL)                     /*!< MDR_BKP RTC_CS_TMR2: ERR_DIV (Bit 9)                  */
#define MDR_BKP_RTC_CS_TMR2_ERR_DIV_Msk   (0x200UL)                 /*!< MDR_BKP RTC_CS_TMR2: ERR_DIV (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR2_ERR_CM_Pos    (10UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_CM (Bit 10)                  */
#define MDR_BKP_RTC_CS_TMR2_ERR_CM_Msk    (0x400UL)                 /*!< MDR_BKP RTC_CS_TMR2: ERR_CM (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR2_ERR_CC_Pos    (11UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_CC (Bit 11)                  */
#define MDR_BKP_RTC_CS_TMR2_ERR_CC_Msk    (0x800UL)                 /*!< MDR_BKP RTC_CS_TMR2: ERR_CC (Bitfield-Mask: 0x01)     */
#define MDR_BKP_RTC_CS_TMR2_ERR_CNTx_Pos  (12UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_CNTx (Bit 12)                */
#define MDR_BKP_RTC_CS_TMR2_ERR_CNTx_Msk  (0x1000UL)                /*!< MDR_BKP RTC_CS_TMR2: ERR_CNTx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR2_ERR_DIVx_Pos  (13UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_DIVx (Bit 13)                */
#define MDR_BKP_RTC_CS_TMR2_ERR_DIVx_Msk  (0x2000UL)                /*!< MDR_BKP RTC_CS_TMR2: ERR_DIVx (Bitfield-Mask: 0x01)   */
#define MDR_BKP_RTC_CS_TMR2_ERR_CMx_Pos   (14UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_CMx (Bit 14)                 */
#define MDR_BKP_RTC_CS_TMR2_ERR_CMx_Msk   (0x4000UL)                /*!< MDR_BKP RTC_CS_TMR2: ERR_CMx (Bitfield-Mask: 0x01)    */
#define MDR_BKP_RTC_CS_TMR2_ERR_IE_Pos    (15UL)                    /*!< MDR_BKP RTC_CS_TMR2: ERR_IE (Bit 15)                  */
#define MDR_BKP_RTC_CS_TMR2_ERR_IE_Msk    (0x8000UL)                /*!< MDR_BKP RTC_CS_TMR2: ERR_IE (Bitfield-Mask: 0x01)     */


/* =========================================================================================================================== */
/* ================                                         MDR_PORTA                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  KEY  ========================================================== */
/* =========================================================  RXTX  ========================================================== */
#define MDR_PORTA_RXTX_Pin__Pos           (0UL)                     /*!< MDR_PORTA RXTX: Pin_ (Bit 0)                          */
#define MDR_PORTA_RXTX_Pin__Msk           (0x1UL)                   /*!< MDR_PORTA RXTX: Pin_ (Bitfield-Mask: 0x01)            */
/* =======================================================  RXTX_Set  ======================================================== */
#define MDR_PORTA_RXTX_Set_Pin__Pos       (0UL)                     /*!< MDR_PORTA RXTX_Set: Pin_ (Bit 0)                      */
#define MDR_PORTA_RXTX_Set_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA RXTX_Set: Pin_ (Bitfield-Mask: 0x01)        */
/* ======================================================  RXTX_Clear  ======================================================= */
#define MDR_PORTA_RXTX_Clear_Pin__Pos     (0UL)                     /*!< MDR_PORTA RXTX_Clear: Pin_ (Bit 0)                    */
#define MDR_PORTA_RXTX_Clear_Pin__Msk     (0x1UL)                   /*!< MDR_PORTA RXTX_Clear: Pin_ (Bitfield-Mask: 0x01)      */
/* ==========================================================  OE  =========================================================== */
#define MDR_PORTA_OE_Pin__Pos             (0UL)                     /*!< MDR_PORTA OE: Pin_ (Bit 0)                            */
#define MDR_PORTA_OE_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA OE: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  OE_Set  ========================================================= */
#define MDR_PORTA_OE_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA OE_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_OE_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA OE_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  OE_Clear  ======================================================== */
#define MDR_PORTA_OE_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA OE_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_OE_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA OE_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* =========================================================  FUNC0  ========================================================= */
#define MDR_PORTA_FUNC0_Func_Pin__Pos     (0UL)                     /*!< MDR_PORTA FUNC0: Func_Pin_ (Bit 0)                    */
#define MDR_PORTA_FUNC0_Func_Pin__Msk     (0xfUL)                   /*!< MDR_PORTA FUNC0: Func_Pin_ (Bitfield-Mask: 0x0f)      */
/* =========================================================  FUNC1  ========================================================= */
#define MDR_PORTA_FUNC1_Func_Pin__Pos     (0UL)                     /*!< MDR_PORTA FUNC1: Func_Pin_ (Bit 0)                    */
#define MDR_PORTA_FUNC1_Func_Pin__Msk     (0xfUL)                   /*!< MDR_PORTA FUNC1: Func_Pin_ (Bitfield-Mask: 0x0f)      */
/* =========================================================  FUNC2  ========================================================= */
#define MDR_PORTA_FUNC2_Func_Pin__Pos     (0UL)                     /*!< MDR_PORTA FUNC2: Func_Pin_ (Bit 0)                    */
#define MDR_PORTA_FUNC2_Func_Pin__Msk     (0xfUL)                   /*!< MDR_PORTA FUNC2: Func_Pin_ (Bitfield-Mask: 0x0f)      */
/* =========================================================  FUNC3  ========================================================= */
#define MDR_PORTA_FUNC3_Func_Pin__Pos     (0UL)                     /*!< MDR_PORTA FUNC3: Func_Pin_ (Bit 0)                    */
#define MDR_PORTA_FUNC3_Func_Pin__Msk     (0xfUL)                   /*!< MDR_PORTA FUNC3: Func_Pin_ (Bitfield-Mask: 0x0f)      */
/* =======================================================  FUNC0_Set  ======================================================= */
#define MDR_PORTA_FUNC0_Set_Func_Pin__Pos (0UL)                     /*!< MDR_PORTA FUNC0_Set: Func_Pin_ (Bit 0)                */
#define MDR_PORTA_FUNC0_Set_Func_Pin__Msk (0xfUL)                   /*!< MDR_PORTA FUNC0_Set: Func_Pin_ (Bitfield-Mask: 0x0f)  */
/* =======================================================  FUNC1_Set  ======================================================= */
#define MDR_PORTA_FUNC1_Set_Func_Pin__Pos (0UL)                     /*!< MDR_PORTA FUNC1_Set: Func_Pin_ (Bit 0)                */
#define MDR_PORTA_FUNC1_Set_Func_Pin__Msk (0xfUL)                   /*!< MDR_PORTA FUNC1_Set: Func_Pin_ (Bitfield-Mask: 0x0f)  */
/* =======================================================  FUNC2_Set  ======================================================= */
#define MDR_PORTA_FUNC2_Set_Func_Pin__Pos (0UL)                     /*!< MDR_PORTA FUNC2_Set: Func_Pin_ (Bit 0)                */
#define MDR_PORTA_FUNC2_Set_Func_Pin__Msk (0xfUL)                   /*!< MDR_PORTA FUNC2_Set: Func_Pin_ (Bitfield-Mask: 0x0f)  */
/* =======================================================  FUNC3_Set  ======================================================= */
#define MDR_PORTA_FUNC3_Set_Func_Pin__Pos (0UL)                     /*!< MDR_PORTA FUNC3_Set: Func_Pin_ (Bit 0)                */
#define MDR_PORTA_FUNC3_Set_Func_Pin__Msk (0xfUL)                   /*!< MDR_PORTA FUNC3_Set: Func_Pin_ (Bitfield-Mask: 0x0f)  */
/* ======================================================  FUNC0_Clear  ====================================================== */
#define MDR_PORTA_FUNC0_Clear_Func_Pin__Pos (0UL)                   /*!< MDR_PORTA FUNC0_Clear: Func_Pin_ (Bit 0)              */
#define MDR_PORTA_FUNC0_Clear_Func_Pin__Msk (0xfUL)                 /*!< MDR_PORTA FUNC0_Clear: Func_Pin_ (Bitfield-Mask: 0x0f) */
/* ======================================================  FUNC1_Clear  ====================================================== */
#define MDR_PORTA_FUNC1_Clear_Func_Pin__Pos (0UL)                   /*!< MDR_PORTA FUNC1_Clear: Func_Pin_ (Bit 0)              */
#define MDR_PORTA_FUNC1_Clear_Func_Pin__Msk (0xfUL)                 /*!< MDR_PORTA FUNC1_Clear: Func_Pin_ (Bitfield-Mask: 0x0f) */
/* ======================================================  FUNC2_Clear  ====================================================== */
#define MDR_PORTA_FUNC2_Clear_Func_Pin__Pos (0UL)                   /*!< MDR_PORTA FUNC2_Clear: Func_Pin_ (Bit 0)              */
#define MDR_PORTA_FUNC2_Clear_Func_Pin__Msk (0xfUL)                 /*!< MDR_PORTA FUNC2_Clear: Func_Pin_ (Bitfield-Mask: 0x0f) */
/* ======================================================  FUNC3_Clear  ====================================================== */
#define MDR_PORTA_FUNC3_Clear_Func_Pin__Pos (0UL)                   /*!< MDR_PORTA FUNC3_Clear: Func_Pin_ (Bit 0)              */
#define MDR_PORTA_FUNC3_Clear_Func_Pin__Msk (0xfUL)                 /*!< MDR_PORTA FUNC3_Clear: Func_Pin_ (Bitfield-Mask: 0x0f) */
/* ========================================================  ANALOG  ========================================================= */
#define MDR_PORTA_ANALOG_Pin__Pos         (0UL)                     /*!< MDR_PORTA ANALOG: Pin_ (Bit 0)                        */
#define MDR_PORTA_ANALOG_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA ANALOG: Pin_ (Bitfield-Mask: 0x01)          */
/* ======================================================  ANALOG_Set  ======================================================= */
#define MDR_PORTA_ANALOG_Set_Pin__Pos     (0UL)                     /*!< MDR_PORTA ANALOG_Set: Pin_ (Bit 0)                    */
#define MDR_PORTA_ANALOG_Set_Pin__Msk     (0x1UL)                   /*!< MDR_PORTA ANALOG_Set: Pin_ (Bitfield-Mask: 0x01)      */
/* =====================================================  ANALOG_Clear  ====================================================== */
#define MDR_PORTA_ANALOG_Clear_Pin__Pos   (0UL)                     /*!< MDR_PORTA ANALOG_Clear: Pin_ (Bit 0)                  */
#define MDR_PORTA_ANALOG_Clear_Pin__Msk   (0x1UL)                   /*!< MDR_PORTA ANALOG_Clear: Pin_ (Bitfield-Mask: 0x01)    */
/* ========================================================  PULLUP  ========================================================= */
#define MDR_PORTA_PULLUP_Pin__Pos         (0UL)                     /*!< MDR_PORTA PULLUP: Pin_ (Bit 0)                        */
#define MDR_PORTA_PULLUP_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA PULLUP: Pin_ (Bitfield-Mask: 0x01)          */
/* ======================================================  PULLUP_Set  ======================================================= */
#define MDR_PORTA_PULLUP_Set_Pin__Pos     (0UL)                     /*!< MDR_PORTA PULLUP_Set: Pin_ (Bit 0)                    */
#define MDR_PORTA_PULLUP_Set_Pin__Msk     (0x1UL)                   /*!< MDR_PORTA PULLUP_Set: Pin_ (Bitfield-Mask: 0x01)      */
/* =====================================================  PULLUP_Clear  ====================================================== */
#define MDR_PORTA_PULLUP_Clear_Pin__Pos   (0UL)                     /*!< MDR_PORTA PULLUP_Clear: Pin_ (Bit 0)                  */
#define MDR_PORTA_PULLUP_Clear_Pin__Msk   (0x1UL)                   /*!< MDR_PORTA PULLUP_Clear: Pin_ (Bitfield-Mask: 0x01)    */
/* =======================================================  PULLDOWN  ======================================================== */
#define MDR_PORTA_PULLDOWN_Pin__Pos       (0UL)                     /*!< MDR_PORTA PULLDOWN: Pin_ (Bit 0)                      */
#define MDR_PORTA_PULLDOWN_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA PULLDOWN: Pin_ (Bitfield-Mask: 0x01)        */
/* =====================================================  PULLDOWN_Set  ====================================================== */
#define MDR_PORTA_PULLDOWN_Set_Pin__Pos   (0UL)                     /*!< MDR_PORTA PULLDOWN_Set: Pin_ (Bit 0)                  */
#define MDR_PORTA_PULLDOWN_Set_Pin__Msk   (0x1UL)                   /*!< MDR_PORTA PULLDOWN_Set: Pin_ (Bitfield-Mask: 0x01)    */
/* ====================================================  PULLDOWN_Clear  ===================================================== */
#define MDR_PORTA_PULLDOWN_Clear_Pin__Pos (0UL)                     /*!< MDR_PORTA PULLDOWN_Clear: Pin_ (Bit 0)                */
#define MDR_PORTA_PULLDOWN_Clear_Pin__Msk (0x1UL)                   /*!< MDR_PORTA PULLDOWN_Clear: Pin_ (Bitfield-Mask: 0x01)  */
/* ==========================================================  PD  =========================================================== */
#define MDR_PORTA_PD_Pin__Pos             (0UL)                     /*!< MDR_PORTA PD: Pin_ (Bit 0)                            */
#define MDR_PORTA_PD_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA PD: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  PD_Set  ========================================================= */
#define MDR_PORTA_PD_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA PD_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_PD_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA PD_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  PD_Clear  ======================================================== */
#define MDR_PORTA_PD_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA PD_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_PD_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA PD_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* =========================================================  PWR0  ========================================================== */
#define MDR_PORTA_PWR0_Pin__Pos           (0UL)                     /*!< MDR_PORTA PWR0: Pin_ (Bit 0)                          */
#define MDR_PORTA_PWR0_Pin__Msk           (0x3UL)                   /*!< MDR_PORTA PWR0: Pin_ (Bitfield-Mask: 0x03)            */
/* =========================================================  PWR1  ========================================================== */
#define MDR_PORTA_PWR1_Pin__Pos           (0UL)                     /*!< MDR_PORTA PWR1: Pin_ (Bit 0)                          */
#define MDR_PORTA_PWR1_Pin__Msk           (0x3UL)                   /*!< MDR_PORTA PWR1: Pin_ (Bitfield-Mask: 0x03)            */
/* =======================================================  PWR0_Set  ======================================================== */
#define MDR_PORTA_PWR0_Set_Pin__Pos       (0UL)                     /*!< MDR_PORTA PWR0_Set: Pin_ (Bit 0)                      */
#define MDR_PORTA_PWR0_Set_Pin__Msk       (0x3UL)                   /*!< MDR_PORTA PWR0_Set: Pin_ (Bitfield-Mask: 0x03)        */
/* =======================================================  PWR1_Set  ======================================================== */
#define MDR_PORTA_PWR1_Set_Pin__Pos       (0UL)                     /*!< MDR_PORTA PWR1_Set: Pin_ (Bit 0)                      */
#define MDR_PORTA_PWR1_Set_Pin__Msk       (0x3UL)                   /*!< MDR_PORTA PWR1_Set: Pin_ (Bitfield-Mask: 0x03)        */
/* ======================================================  PWR0_Clear  ======================================================= */
#define MDR_PORTA_PWR0_Clear_Pin__Pos     (0UL)                     /*!< MDR_PORTA PWR0_Clear: Pin_ (Bit 0)                    */
#define MDR_PORTA_PWR0_Clear_Pin__Msk     (0x3UL)                   /*!< MDR_PORTA PWR0_Clear: Pin_ (Bitfield-Mask: 0x03)      */
/* ======================================================  PWR1_Clear  ======================================================= */
#define MDR_PORTA_PWR1_Clear_Pin__Pos     (0UL)                     /*!< MDR_PORTA PWR1_Clear: Pin_ (Bit 0)                    */
#define MDR_PORTA_PWR1_Clear_Pin__Msk     (0x3UL)                   /*!< MDR_PORTA PWR1_Clear: Pin_ (Bitfield-Mask: 0x03)      */
/* ==========================================================  CL  =========================================================== */
#define MDR_PORTA_CL_Pin__Pos             (0UL)                     /*!< MDR_PORTA CL: Pin_ (Bit 0)                            */
#define MDR_PORTA_CL_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA CL: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  CL_Set  ========================================================= */
#define MDR_PORTA_CL_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA CL_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_CL_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA CL_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  CL_Clear  ======================================================== */
#define MDR_PORTA_CL_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA CL_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_CL_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA CL_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* ==========================================================  IE  =========================================================== */
#define MDR_PORTA_IE_Pin__Pos             (0UL)                     /*!< MDR_PORTA IE: Pin_ (Bit 0)                            */
#define MDR_PORTA_IE_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA IE: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  IE_Set  ========================================================= */
#define MDR_PORTA_IE_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA IE_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_IE_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA IE_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  IE_Clear  ======================================================== */
#define MDR_PORTA_IE_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA IE_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_IE_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA IE_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* ==========================================================  IT  =========================================================== */
#define MDR_PORTA_IT_Pin__Pos             (0UL)                     /*!< MDR_PORTA IT: Pin_ (Bit 0)                            */
#define MDR_PORTA_IT_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA IT: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  IT_Set  ========================================================= */
#define MDR_PORTA_IT_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA IT_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_IT_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA IT_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  IT_Clear  ======================================================== */
#define MDR_PORTA_IT_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA IT_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_IT_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA IT_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* ==========================================================  IR  =========================================================== */
#define MDR_PORTA_IR_Pin__Pos             (0UL)                     /*!< MDR_PORTA IR: Pin_ (Bit 0)                            */
#define MDR_PORTA_IR_Pin__Msk             (0x1UL)                   /*!< MDR_PORTA IR: Pin_ (Bitfield-Mask: 0x01)              */
/* ========================================================  IR_Set  ========================================================= */
#define MDR_PORTA_IR_Set_Pin__Pos         (0UL)                     /*!< MDR_PORTA IR_Set: Pin_ (Bit 0)                        */
#define MDR_PORTA_IR_Set_Pin__Msk         (0x1UL)                   /*!< MDR_PORTA IR_Set: Pin_ (Bitfield-Mask: 0x01)          */
/* =======================================================  IR_Clear  ======================================================== */
#define MDR_PORTA_IR_Clear_Pin__Pos       (0UL)                     /*!< MDR_PORTA IR_Clear: Pin_ (Bit 0)                      */
#define MDR_PORTA_IR_Clear_Pin__Msk       (0x1UL)                   /*!< MDR_PORTA IR_Clear: Pin_ (Bitfield-Mask: 0x01)        */
/* =========================================================  HCUR  ========================================================== */
#define MDR_PORTA_HCUR_Pin__Pos           (0UL)                     /*!< MDR_PORTA HCUR: Pin_ (Bit 0)                          */
#define MDR_PORTA_HCUR_Pin__Msk           (0x1UL)                   /*!< MDR_PORTA HCUR: Pin_ (Bitfield-Mask: 0x01)            */


/* =========================================================================================================================== */
/* ================                                        MDR_TIMER1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  CNT  ========================================================== */
#define MDR_TIMER1_CNT_Value_Pos          (0UL)                     /*!< MDR_TIMER1 CNT: Value (Bit 0)                         */
#define MDR_TIMER1_CNT_Value_Msk          (0xffffffffUL)            /*!< MDR_TIMER1 CNT: Value (Bitfield-Mask: 0xffffffff)     */
/* ==========================================================  PSG  ========================================================== */
#define MDR_TIMER1_PSG_Value_Pos          (0UL)                     /*!< MDR_TIMER1 PSG: Value (Bit 0)                         */
#define MDR_TIMER1_PSG_Value_Msk          (0xffffUL)                /*!< MDR_TIMER1 PSG: Value (Bitfield-Mask: 0xffff)         */
/* ==========================================================  ARR  ========================================================== */
#define MDR_TIMER1_ARR_Value_Pos          (0UL)                     /*!< MDR_TIMER1 ARR: Value (Bit 0)                         */
#define MDR_TIMER1_ARR_Value_Msk          (0xffffffffUL)            /*!< MDR_TIMER1 ARR: Value (Bitfield-Mask: 0xffffffff)     */
/* =========================================================  CNTRL  ========================================================= */
#define MDR_TIMER1_CNTRL_CNT_EN_Pos       (0UL)                     /*!< MDR_TIMER1 CNTRL: CNT_EN (Bit 0)                      */
#define MDR_TIMER1_CNTRL_CNT_EN_Msk       (0x1UL)                   /*!< MDR_TIMER1 CNTRL: CNT_EN (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_CNTRL_ARRB_EN_Pos      (1UL)                     /*!< MDR_TIMER1 CNTRL: ARRB_EN (Bit 1)                     */
#define MDR_TIMER1_CNTRL_ARRB_EN_Msk      (0x2UL)                   /*!< MDR_TIMER1 CNTRL: ARRB_EN (Bitfield-Mask: 0x01)       */
#define MDR_TIMER1_CNTRL_WR_CMPL_Pos      (2UL)                     /*!< MDR_TIMER1 CNTRL: WR_CMPL (Bit 2)                     */
#define MDR_TIMER1_CNTRL_WR_CMPL_Msk      (0x4UL)                   /*!< MDR_TIMER1 CNTRL: WR_CMPL (Bitfield-Mask: 0x01)       */
#define MDR_TIMER1_CNTRL_DIR_Pos          (3UL)                     /*!< MDR_TIMER1 CNTRL: DIR (Bit 3)                         */
#define MDR_TIMER1_CNTRL_DIR_Msk          (0x8UL)                   /*!< MDR_TIMER1 CNTRL: DIR (Bitfield-Mask: 0x01)           */
#define MDR_TIMER1_CNTRL_FDTS_Pos         (4UL)                     /*!< MDR_TIMER1 CNTRL: FDTS (Bit 4)                        */
#define MDR_TIMER1_CNTRL_FDTS_Msk         (0x30UL)                  /*!< MDR_TIMER1 CNTRL: FDTS (Bitfield-Mask: 0x03)          */
#define MDR_TIMER1_CNTRL_CNT_MODE_Pos     (6UL)                     /*!< MDR_TIMER1 CNTRL: CNT_MODE (Bit 6)                    */
#define MDR_TIMER1_CNTRL_CNT_MODE_Msk     (0xc0UL)                  /*!< MDR_TIMER1 CNTRL: CNT_MODE (Bitfield-Mask: 0x03)      */
#define MDR_TIMER1_CNTRL_EVENT_SEL_Pos    (8UL)                     /*!< MDR_TIMER1 CNTRL: EVENT_SEL (Bit 8)                   */
#define MDR_TIMER1_CNTRL_EVENT_SEL_Msk    (0xf00UL)                 /*!< MDR_TIMER1 CNTRL: EVENT_SEL (Bitfield-Mask: 0x0f)     */
/* =========================================================  CCR1  ========================================================== */
#define MDR_TIMER1_CCR1_Value_Pos         (0UL)                     /*!< MDR_TIMER1 CCR1: Value (Bit 0)                        */
#define MDR_TIMER1_CCR1_Value_Msk         (0xffffffffUL)            /*!< MDR_TIMER1 CCR1: Value (Bitfield-Mask: 0xffffffff)    */
/* =========================================================  CCR2  ========================================================== */
#define MDR_TIMER1_CCR2_Value_Pos         (0UL)                     /*!< MDR_TIMER1 CCR2: Value (Bit 0)                        */
#define MDR_TIMER1_CCR2_Value_Msk         (0xffffffffUL)            /*!< MDR_TIMER1 CCR2: Value (Bitfield-Mask: 0xffffffff)    */
/* =========================================================  CCR3  ========================================================== */
#define MDR_TIMER1_CCR3_Value_Pos         (0UL)                     /*!< MDR_TIMER1 CCR3: Value (Bit 0)                        */
#define MDR_TIMER1_CCR3_Value_Msk         (0xffffffffUL)            /*!< MDR_TIMER1 CCR3: Value (Bitfield-Mask: 0xffffffff)    */
/* =========================================================  CCR4  ========================================================== */
#define MDR_TIMER1_CCR4_Value_Pos         (0UL)                     /*!< MDR_TIMER1 CCR4: Value (Bit 0)                        */
#define MDR_TIMER1_CCR4_Value_Msk         (0xffffffffUL)            /*!< MDR_TIMER1 CCR4: Value (Bitfield-Mask: 0xffffffff)    */
/* =======================================================  CH1_CNTRL  ======================================================= */
#define MDR_TIMER1_CH1_CNTRL_CHFLTR_Pos   (0UL)                     /*!< MDR_TIMER1 CH1_CNTRL: CHFLTR (Bit 0)                  */
#define MDR_TIMER1_CH1_CNTRL_CHFLTR_Msk   (0xfUL)                   /*!< MDR_TIMER1 CH1_CNTRL: CHFLTR (Bitfield-Mask: 0x0f)    */
#define MDR_TIMER1_CH1_CNTRL_CHSEL_Pos    (4UL)                     /*!< MDR_TIMER1 CH1_CNTRL: CHSEL (Bit 4)                   */
#define MDR_TIMER1_CH1_CNTRL_CHSEL_Msk    (0x30UL)                  /*!< MDR_TIMER1 CH1_CNTRL: CHSEL (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH1_CNTRL_CHPSC_Pos    (6UL)                     /*!< MDR_TIMER1 CH1_CNTRL: CHPSC (Bit 6)                   */
#define MDR_TIMER1_CH1_CNTRL_CHPSC_Msk    (0xc0UL)                  /*!< MDR_TIMER1 CH1_CNTRL: CHPSC (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH1_CNTRL_OCCE_Pos     (8UL)                     /*!< MDR_TIMER1 CH1_CNTRL: OCCE (Bit 8)                    */
#define MDR_TIMER1_CH1_CNTRL_OCCE_Msk     (0x100UL)                 /*!< MDR_TIMER1 CH1_CNTRL: OCCE (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH1_CNTRL_OCCM_Pos     (9UL)                     /*!< MDR_TIMER1 CH1_CNTRL: OCCM (Bit 9)                    */
#define MDR_TIMER1_CH1_CNTRL_OCCM_Msk     (0xe00UL)                 /*!< MDR_TIMER1 CH1_CNTRL: OCCM (Bitfield-Mask: 0x07)      */
#define MDR_TIMER1_CH1_CNTRL_BRKEN_Pos    (12UL)                    /*!< MDR_TIMER1 CH1_CNTRL: BRKEN (Bit 12)                  */
#define MDR_TIMER1_CH1_CNTRL_BRKEN_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH1_CNTRL: BRKEN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH1_CNTRL_ETREN_Pos    (13UL)                    /*!< MDR_TIMER1 CH1_CNTRL: ETREN (Bit 13)                  */
#define MDR_TIMER1_CH1_CNTRL_ETREN_Msk    (0x2000UL)                /*!< MDR_TIMER1 CH1_CNTRL: ETREN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH1_CNTRL_WR_CMPL_Pos  (14UL)                    /*!< MDR_TIMER1 CH1_CNTRL: WR_CMPL (Bit 14)                */
#define MDR_TIMER1_CH1_CNTRL_WR_CMPL_Msk  (0x4000UL)                /*!< MDR_TIMER1 CH1_CNTRL: WR_CMPL (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH1_CNTRL_CAP_nPWM_Pos (15UL)                    /*!< MDR_TIMER1 CH1_CNTRL: CAP_nPWM (Bit 15)               */
#define MDR_TIMER1_CH1_CNTRL_CAP_nPWM_Msk (0x8000UL)                /*!< MDR_TIMER1 CH1_CNTRL: CAP_nPWM (Bitfield-Mask: 0x01)  */
/* =======================================================  CH2_CNTRL  ======================================================= */
#define MDR_TIMER1_CH2_CNTRL_CHFLTR_Pos   (0UL)                     /*!< MDR_TIMER1 CH2_CNTRL: CHFLTR (Bit 0)                  */
#define MDR_TIMER1_CH2_CNTRL_CHFLTR_Msk   (0xfUL)                   /*!< MDR_TIMER1 CH2_CNTRL: CHFLTR (Bitfield-Mask: 0x0f)    */
#define MDR_TIMER1_CH2_CNTRL_CHSEL_Pos    (4UL)                     /*!< MDR_TIMER1 CH2_CNTRL: CHSEL (Bit 4)                   */
#define MDR_TIMER1_CH2_CNTRL_CHSEL_Msk    (0x30UL)                  /*!< MDR_TIMER1 CH2_CNTRL: CHSEL (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH2_CNTRL_CHPSC_Pos    (6UL)                     /*!< MDR_TIMER1 CH2_CNTRL: CHPSC (Bit 6)                   */
#define MDR_TIMER1_CH2_CNTRL_CHPSC_Msk    (0xc0UL)                  /*!< MDR_TIMER1 CH2_CNTRL: CHPSC (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH2_CNTRL_OCCE_Pos     (8UL)                     /*!< MDR_TIMER1 CH2_CNTRL: OCCE (Bit 8)                    */
#define MDR_TIMER1_CH2_CNTRL_OCCE_Msk     (0x100UL)                 /*!< MDR_TIMER1 CH2_CNTRL: OCCE (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH2_CNTRL_OCCM_Pos     (9UL)                     /*!< MDR_TIMER1 CH2_CNTRL: OCCM (Bit 9)                    */
#define MDR_TIMER1_CH2_CNTRL_OCCM_Msk     (0xe00UL)                 /*!< MDR_TIMER1 CH2_CNTRL: OCCM (Bitfield-Mask: 0x07)      */
#define MDR_TIMER1_CH2_CNTRL_BRKEN_Pos    (12UL)                    /*!< MDR_TIMER1 CH2_CNTRL: BRKEN (Bit 12)                  */
#define MDR_TIMER1_CH2_CNTRL_BRKEN_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH2_CNTRL: BRKEN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH2_CNTRL_ETREN_Pos    (13UL)                    /*!< MDR_TIMER1 CH2_CNTRL: ETREN (Bit 13)                  */
#define MDR_TIMER1_CH2_CNTRL_ETREN_Msk    (0x2000UL)                /*!< MDR_TIMER1 CH2_CNTRL: ETREN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH2_CNTRL_WR_CMPL_Pos  (14UL)                    /*!< MDR_TIMER1 CH2_CNTRL: WR_CMPL (Bit 14)                */
#define MDR_TIMER1_CH2_CNTRL_WR_CMPL_Msk  (0x4000UL)                /*!< MDR_TIMER1 CH2_CNTRL: WR_CMPL (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH2_CNTRL_CAP_nPWM_Pos (15UL)                    /*!< MDR_TIMER1 CH2_CNTRL: CAP_nPWM (Bit 15)               */
#define MDR_TIMER1_CH2_CNTRL_CAP_nPWM_Msk (0x8000UL)                /*!< MDR_TIMER1 CH2_CNTRL: CAP_nPWM (Bitfield-Mask: 0x01)  */
/* =======================================================  CH3_CNTRL  ======================================================= */
#define MDR_TIMER1_CH3_CNTRL_CHFLTR_Pos   (0UL)                     /*!< MDR_TIMER1 CH3_CNTRL: CHFLTR (Bit 0)                  */
#define MDR_TIMER1_CH3_CNTRL_CHFLTR_Msk   (0xfUL)                   /*!< MDR_TIMER1 CH3_CNTRL: CHFLTR (Bitfield-Mask: 0x0f)    */
#define MDR_TIMER1_CH3_CNTRL_CHSEL_Pos    (4UL)                     /*!< MDR_TIMER1 CH3_CNTRL: CHSEL (Bit 4)                   */
#define MDR_TIMER1_CH3_CNTRL_CHSEL_Msk    (0x30UL)                  /*!< MDR_TIMER1 CH3_CNTRL: CHSEL (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH3_CNTRL_CHPSC_Pos    (6UL)                     /*!< MDR_TIMER1 CH3_CNTRL: CHPSC (Bit 6)                   */
#define MDR_TIMER1_CH3_CNTRL_CHPSC_Msk    (0xc0UL)                  /*!< MDR_TIMER1 CH3_CNTRL: CHPSC (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH3_CNTRL_OCCE_Pos     (8UL)                     /*!< MDR_TIMER1 CH3_CNTRL: OCCE (Bit 8)                    */
#define MDR_TIMER1_CH3_CNTRL_OCCE_Msk     (0x100UL)                 /*!< MDR_TIMER1 CH3_CNTRL: OCCE (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH3_CNTRL_OCCM_Pos     (9UL)                     /*!< MDR_TIMER1 CH3_CNTRL: OCCM (Bit 9)                    */
#define MDR_TIMER1_CH3_CNTRL_OCCM_Msk     (0xe00UL)                 /*!< MDR_TIMER1 CH3_CNTRL: OCCM (Bitfield-Mask: 0x07)      */
#define MDR_TIMER1_CH3_CNTRL_BRKEN_Pos    (12UL)                    /*!< MDR_TIMER1 CH3_CNTRL: BRKEN (Bit 12)                  */
#define MDR_TIMER1_CH3_CNTRL_BRKEN_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH3_CNTRL: BRKEN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH3_CNTRL_ETREN_Pos    (13UL)                    /*!< MDR_TIMER1 CH3_CNTRL: ETREN (Bit 13)                  */
#define MDR_TIMER1_CH3_CNTRL_ETREN_Msk    (0x2000UL)                /*!< MDR_TIMER1 CH3_CNTRL: ETREN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH3_CNTRL_WR_CMPL_Pos  (14UL)                    /*!< MDR_TIMER1 CH3_CNTRL: WR_CMPL (Bit 14)                */
#define MDR_TIMER1_CH3_CNTRL_WR_CMPL_Msk  (0x4000UL)                /*!< MDR_TIMER1 CH3_CNTRL: WR_CMPL (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH3_CNTRL_CAP_nPWM_Pos (15UL)                    /*!< MDR_TIMER1 CH3_CNTRL: CAP_nPWM (Bit 15)               */
#define MDR_TIMER1_CH3_CNTRL_CAP_nPWM_Msk (0x8000UL)                /*!< MDR_TIMER1 CH3_CNTRL: CAP_nPWM (Bitfield-Mask: 0x01)  */
/* =======================================================  CH4_CNTRL  ======================================================= */
#define MDR_TIMER1_CH4_CNTRL_CHFLTR_Pos   (0UL)                     /*!< MDR_TIMER1 CH4_CNTRL: CHFLTR (Bit 0)                  */
#define MDR_TIMER1_CH4_CNTRL_CHFLTR_Msk   (0xfUL)                   /*!< MDR_TIMER1 CH4_CNTRL: CHFLTR (Bitfield-Mask: 0x0f)    */
#define MDR_TIMER1_CH4_CNTRL_CHSEL_Pos    (4UL)                     /*!< MDR_TIMER1 CH4_CNTRL: CHSEL (Bit 4)                   */
#define MDR_TIMER1_CH4_CNTRL_CHSEL_Msk    (0x30UL)                  /*!< MDR_TIMER1 CH4_CNTRL: CHSEL (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH4_CNTRL_CHPSC_Pos    (6UL)                     /*!< MDR_TIMER1 CH4_CNTRL: CHPSC (Bit 6)                   */
#define MDR_TIMER1_CH4_CNTRL_CHPSC_Msk    (0xc0UL)                  /*!< MDR_TIMER1 CH4_CNTRL: CHPSC (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH4_CNTRL_OCCE_Pos     (8UL)                     /*!< MDR_TIMER1 CH4_CNTRL: OCCE (Bit 8)                    */
#define MDR_TIMER1_CH4_CNTRL_OCCE_Msk     (0x100UL)                 /*!< MDR_TIMER1 CH4_CNTRL: OCCE (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH4_CNTRL_OCCM_Pos     (9UL)                     /*!< MDR_TIMER1 CH4_CNTRL: OCCM (Bit 9)                    */
#define MDR_TIMER1_CH4_CNTRL_OCCM_Msk     (0xe00UL)                 /*!< MDR_TIMER1 CH4_CNTRL: OCCM (Bitfield-Mask: 0x07)      */
#define MDR_TIMER1_CH4_CNTRL_BRKEN_Pos    (12UL)                    /*!< MDR_TIMER1 CH4_CNTRL: BRKEN (Bit 12)                  */
#define MDR_TIMER1_CH4_CNTRL_BRKEN_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH4_CNTRL: BRKEN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH4_CNTRL_ETREN_Pos    (13UL)                    /*!< MDR_TIMER1 CH4_CNTRL: ETREN (Bit 13)                  */
#define MDR_TIMER1_CH4_CNTRL_ETREN_Msk    (0x2000UL)                /*!< MDR_TIMER1 CH4_CNTRL: ETREN (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_CH4_CNTRL_WR_CMPL_Pos  (14UL)                    /*!< MDR_TIMER1 CH4_CNTRL: WR_CMPL (Bit 14)                */
#define MDR_TIMER1_CH4_CNTRL_WR_CMPL_Msk  (0x4000UL)                /*!< MDR_TIMER1 CH4_CNTRL: WR_CMPL (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH4_CNTRL_CAP_nPWM_Pos (15UL)                    /*!< MDR_TIMER1 CH4_CNTRL: CAP_nPWM (Bit 15)               */
#define MDR_TIMER1_CH4_CNTRL_CAP_nPWM_Msk (0x8000UL)                /*!< MDR_TIMER1 CH4_CNTRL: CAP_nPWM (Bitfield-Mask: 0x01)  */
/* ======================================================  CH1_CNTRL1  ======================================================= */
#define MDR_TIMER1_CH1_CNTRL1_SelOE_Pos   (0UL)                     /*!< MDR_TIMER1 CH1_CNTRL1: SelOE (Bit 0)                  */
#define MDR_TIMER1_CH1_CNTRL1_SelOE_Msk   (0x3UL)                   /*!< MDR_TIMER1 CH1_CNTRL1: SelOE (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH1_CNTRL1_SelO_Pos    (2UL)                     /*!< MDR_TIMER1 CH1_CNTRL1: SelO (Bit 2)                   */
#define MDR_TIMER1_CH1_CNTRL1_SelO_Msk    (0xcUL)                   /*!< MDR_TIMER1 CH1_CNTRL1: SelO (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH1_CNTRL1_Inv_Pos     (4UL)                     /*!< MDR_TIMER1 CH1_CNTRL1: Inv (Bit 4)                    */
#define MDR_TIMER1_CH1_CNTRL1_Inv_Msk     (0x10UL)                  /*!< MDR_TIMER1 CH1_CNTRL1: Inv (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH1_CNTRL1_NSelOE_Pos  (8UL)                     /*!< MDR_TIMER1 CH1_CNTRL1: NSelOE (Bit 8)                 */
#define MDR_TIMER1_CH1_CNTRL1_NSelOE_Msk  (0x300UL)                 /*!< MDR_TIMER1 CH1_CNTRL1: NSelOE (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH1_CNTRL1_NSelO_Pos   (10UL)                    /*!< MDR_TIMER1 CH1_CNTRL1: NSelO (Bit 10)                 */
#define MDR_TIMER1_CH1_CNTRL1_NSelO_Msk   (0xc00UL)                 /*!< MDR_TIMER1 CH1_CNTRL1: NSelO (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH1_CNTRL1_NInv_Pos    (12UL)                    /*!< MDR_TIMER1 CH1_CNTRL1: NInv (Bit 12)                  */
#define MDR_TIMER1_CH1_CNTRL1_NInv_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH1_CNTRL1: NInv (Bitfield-Mask: 0x01)     */
/* ======================================================  CH2_CNTRL1  ======================================================= */
#define MDR_TIMER1_CH2_CNTRL1_SelOE_Pos   (0UL)                     /*!< MDR_TIMER1 CH2_CNTRL1: SelOE (Bit 0)                  */
#define MDR_TIMER1_CH2_CNTRL1_SelOE_Msk   (0x3UL)                   /*!< MDR_TIMER1 CH2_CNTRL1: SelOE (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH2_CNTRL1_SelO_Pos    (2UL)                     /*!< MDR_TIMER1 CH2_CNTRL1: SelO (Bit 2)                   */
#define MDR_TIMER1_CH2_CNTRL1_SelO_Msk    (0xcUL)                   /*!< MDR_TIMER1 CH2_CNTRL1: SelO (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH2_CNTRL1_Inv_Pos     (4UL)                     /*!< MDR_TIMER1 CH2_CNTRL1: Inv (Bit 4)                    */
#define MDR_TIMER1_CH2_CNTRL1_Inv_Msk     (0x10UL)                  /*!< MDR_TIMER1 CH2_CNTRL1: Inv (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH2_CNTRL1_NSelOE_Pos  (8UL)                     /*!< MDR_TIMER1 CH2_CNTRL1: NSelOE (Bit 8)                 */
#define MDR_TIMER1_CH2_CNTRL1_NSelOE_Msk  (0x300UL)                 /*!< MDR_TIMER1 CH2_CNTRL1: NSelOE (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH2_CNTRL1_NSelO_Pos   (10UL)                    /*!< MDR_TIMER1 CH2_CNTRL1: NSelO (Bit 10)                 */
#define MDR_TIMER1_CH2_CNTRL1_NSelO_Msk   (0xc00UL)                 /*!< MDR_TIMER1 CH2_CNTRL1: NSelO (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH2_CNTRL1_NInv_Pos    (12UL)                    /*!< MDR_TIMER1 CH2_CNTRL1: NInv (Bit 12)                  */
#define MDR_TIMER1_CH2_CNTRL1_NInv_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH2_CNTRL1: NInv (Bitfield-Mask: 0x01)     */
/* ======================================================  CH3_CNTRL1  ======================================================= */
#define MDR_TIMER1_CH3_CNTRL1_SelOE_Pos   (0UL)                     /*!< MDR_TIMER1 CH3_CNTRL1: SelOE (Bit 0)                  */
#define MDR_TIMER1_CH3_CNTRL1_SelOE_Msk   (0x3UL)                   /*!< MDR_TIMER1 CH3_CNTRL1: SelOE (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH3_CNTRL1_SelO_Pos    (2UL)                     /*!< MDR_TIMER1 CH3_CNTRL1: SelO (Bit 2)                   */
#define MDR_TIMER1_CH3_CNTRL1_SelO_Msk    (0xcUL)                   /*!< MDR_TIMER1 CH3_CNTRL1: SelO (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH3_CNTRL1_Inv_Pos     (4UL)                     /*!< MDR_TIMER1 CH3_CNTRL1: Inv (Bit 4)                    */
#define MDR_TIMER1_CH3_CNTRL1_Inv_Msk     (0x10UL)                  /*!< MDR_TIMER1 CH3_CNTRL1: Inv (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH3_CNTRL1_NSelOE_Pos  (8UL)                     /*!< MDR_TIMER1 CH3_CNTRL1: NSelOE (Bit 8)                 */
#define MDR_TIMER1_CH3_CNTRL1_NSelOE_Msk  (0x300UL)                 /*!< MDR_TIMER1 CH3_CNTRL1: NSelOE (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH3_CNTRL1_NSelO_Pos   (10UL)                    /*!< MDR_TIMER1 CH3_CNTRL1: NSelO (Bit 10)                 */
#define MDR_TIMER1_CH3_CNTRL1_NSelO_Msk   (0xc00UL)                 /*!< MDR_TIMER1 CH3_CNTRL1: NSelO (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH3_CNTRL1_NInv_Pos    (12UL)                    /*!< MDR_TIMER1 CH3_CNTRL1: NInv (Bit 12)                  */
#define MDR_TIMER1_CH3_CNTRL1_NInv_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH3_CNTRL1: NInv (Bitfield-Mask: 0x01)     */
/* ======================================================  CH4_CNTRL1  ======================================================= */
#define MDR_TIMER1_CH4_CNTRL1_SelOE_Pos   (0UL)                     /*!< MDR_TIMER1 CH4_CNTRL1: SelOE (Bit 0)                  */
#define MDR_TIMER1_CH4_CNTRL1_SelOE_Msk   (0x3UL)                   /*!< MDR_TIMER1 CH4_CNTRL1: SelOE (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH4_CNTRL1_SelO_Pos    (2UL)                     /*!< MDR_TIMER1 CH4_CNTRL1: SelO (Bit 2)                   */
#define MDR_TIMER1_CH4_CNTRL1_SelO_Msk    (0xcUL)                   /*!< MDR_TIMER1 CH4_CNTRL1: SelO (Bitfield-Mask: 0x03)     */
#define MDR_TIMER1_CH4_CNTRL1_Inv_Pos     (4UL)                     /*!< MDR_TIMER1 CH4_CNTRL1: Inv (Bit 4)                    */
#define MDR_TIMER1_CH4_CNTRL1_Inv_Msk     (0x10UL)                  /*!< MDR_TIMER1 CH4_CNTRL1: Inv (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_CH4_CNTRL1_NSelOE_Pos  (8UL)                     /*!< MDR_TIMER1 CH4_CNTRL1: NSelOE (Bit 8)                 */
#define MDR_TIMER1_CH4_CNTRL1_NSelOE_Msk  (0x300UL)                 /*!< MDR_TIMER1 CH4_CNTRL1: NSelOE (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH4_CNTRL1_NSelO_Pos   (10UL)                    /*!< MDR_TIMER1 CH4_CNTRL1: NSelO (Bit 10)                 */
#define MDR_TIMER1_CH4_CNTRL1_NSelO_Msk   (0xc00UL)                 /*!< MDR_TIMER1 CH4_CNTRL1: NSelO (Bitfield-Mask: 0x03)    */
#define MDR_TIMER1_CH4_CNTRL1_NInv_Pos    (12UL)                    /*!< MDR_TIMER1 CH4_CNTRL1: NInv (Bit 12)                  */
#define MDR_TIMER1_CH4_CNTRL1_NInv_Msk    (0x1000UL)                /*!< MDR_TIMER1 CH4_CNTRL1: NInv (Bitfield-Mask: 0x01)     */
/* ========================================================  CH1_DTG  ======================================================== */
#define MDR_TIMER1_CH1_DTG_DTG_Pos        (0UL)                     /*!< MDR_TIMER1 CH1_DTG: DTG (Bit 0)                       */
#define MDR_TIMER1_CH1_DTG_DTG_Msk        (0xfUL)                   /*!< MDR_TIMER1 CH1_DTG: DTG (Bitfield-Mask: 0x0f)         */
#define MDR_TIMER1_CH1_DTG_EDTS_Pos       (4UL)                     /*!< MDR_TIMER1 CH1_DTG: EDTS (Bit 4)                      */
#define MDR_TIMER1_CH1_DTG_EDTS_Msk       (0x10UL)                  /*!< MDR_TIMER1 CH1_DTG: EDTS (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_CH1_DTG_DTGx_Pos       (8UL)                     /*!< MDR_TIMER1 CH1_DTG: DTGx (Bit 8)                      */
#define MDR_TIMER1_CH1_DTG_DTGx_Msk       (0xff00UL)                /*!< MDR_TIMER1 CH1_DTG: DTGx (Bitfield-Mask: 0xff)        */
/* ========================================================  CH2_DTG  ======================================================== */
#define MDR_TIMER1_CH2_DTG_DTG_Pos        (0UL)                     /*!< MDR_TIMER1 CH2_DTG: DTG (Bit 0)                       */
#define MDR_TIMER1_CH2_DTG_DTG_Msk        (0xfUL)                   /*!< MDR_TIMER1 CH2_DTG: DTG (Bitfield-Mask: 0x0f)         */
#define MDR_TIMER1_CH2_DTG_EDTS_Pos       (4UL)                     /*!< MDR_TIMER1 CH2_DTG: EDTS (Bit 4)                      */
#define MDR_TIMER1_CH2_DTG_EDTS_Msk       (0x10UL)                  /*!< MDR_TIMER1 CH2_DTG: EDTS (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_CH2_DTG_DTGx_Pos       (8UL)                     /*!< MDR_TIMER1 CH2_DTG: DTGx (Bit 8)                      */
#define MDR_TIMER1_CH2_DTG_DTGx_Msk       (0xff00UL)                /*!< MDR_TIMER1 CH2_DTG: DTGx (Bitfield-Mask: 0xff)        */
/* ========================================================  CH3_DTG  ======================================================== */
#define MDR_TIMER1_CH3_DTG_DTG_Pos        (0UL)                     /*!< MDR_TIMER1 CH3_DTG: DTG (Bit 0)                       */
#define MDR_TIMER1_CH3_DTG_DTG_Msk        (0xfUL)                   /*!< MDR_TIMER1 CH3_DTG: DTG (Bitfield-Mask: 0x0f)         */
#define MDR_TIMER1_CH3_DTG_EDTS_Pos       (4UL)                     /*!< MDR_TIMER1 CH3_DTG: EDTS (Bit 4)                      */
#define MDR_TIMER1_CH3_DTG_EDTS_Msk       (0x10UL)                  /*!< MDR_TIMER1 CH3_DTG: EDTS (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_CH3_DTG_DTGx_Pos       (8UL)                     /*!< MDR_TIMER1 CH3_DTG: DTGx (Bit 8)                      */
#define MDR_TIMER1_CH3_DTG_DTGx_Msk       (0xff00UL)                /*!< MDR_TIMER1 CH3_DTG: DTGx (Bitfield-Mask: 0xff)        */
/* ========================================================  CH4_DTG  ======================================================== */
#define MDR_TIMER1_CH4_DTG_DTG_Pos        (0UL)                     /*!< MDR_TIMER1 CH4_DTG: DTG (Bit 0)                       */
#define MDR_TIMER1_CH4_DTG_DTG_Msk        (0xfUL)                   /*!< MDR_TIMER1 CH4_DTG: DTG (Bitfield-Mask: 0x0f)         */
#define MDR_TIMER1_CH4_DTG_EDTS_Pos       (4UL)                     /*!< MDR_TIMER1 CH4_DTG: EDTS (Bit 4)                      */
#define MDR_TIMER1_CH4_DTG_EDTS_Msk       (0x10UL)                  /*!< MDR_TIMER1 CH4_DTG: EDTS (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_CH4_DTG_DTGx_Pos       (8UL)                     /*!< MDR_TIMER1 CH4_DTG: DTGx (Bit 8)                      */
#define MDR_TIMER1_CH4_DTG_DTGx_Msk       (0xff00UL)                /*!< MDR_TIMER1 CH4_DTG: DTGx (Bitfield-Mask: 0xff)        */
/* =====================================================  BRKETR_CNTRL  ====================================================== */
#define MDR_TIMER1_BRKETR_CNTRL_BRK_INV_Pos (0UL)                   /*!< MDR_TIMER1 BRKETR_CNTRL: BRK_INV (Bit 0)              */
#define MDR_TIMER1_BRKETR_CNTRL_BRK_INV_Msk (0x1UL)                 /*!< MDR_TIMER1 BRKETR_CNTRL: BRK_INV (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_INV_Pos (1UL)                   /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_INV (Bit 1)              */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_INV_Msk (0x2UL)                 /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_INV (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_Pos (2UL)                   /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_PSC (Bit 2)              */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_Msk (0xcUL)                 /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_PSC (Bitfield-Mask: 0x03) */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_Pos (4UL)                /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_Filter (Bit 4)           */
#define MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_Msk (0xf0UL)             /*!< MDR_TIMER1 BRKETR_CNTRL: ETR_Filter (Bitfield-Mask: 0x0f) */
/* ========================================================  STATUS  ========================================================= */
#define MDR_TIMER1_STATUS_CNT_ZERO_Pos    (0UL)                     /*!< MDR_TIMER1 STATUS: CNT_ZERO (Bit 0)                   */
#define MDR_TIMER1_STATUS_CNT_ZERO_Msk    (0x1UL)                   /*!< MDR_TIMER1 STATUS: CNT_ZERO (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_STATUS_CNT_ARR_Pos     (1UL)                     /*!< MDR_TIMER1 STATUS: CNT_ARR (Bit 1)                    */
#define MDR_TIMER1_STATUS_CNT_ARR_Msk     (0x2UL)                   /*!< MDR_TIMER1 STATUS: CNT_ARR (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_STATUS_ETR_RE_Pos      (2UL)                     /*!< MDR_TIMER1 STATUS: ETR_RE (Bit 2)                     */
#define MDR_TIMER1_STATUS_ETR_RE_Msk      (0x4UL)                   /*!< MDR_TIMER1 STATUS: ETR_RE (Bitfield-Mask: 0x01)       */
#define MDR_TIMER1_STATUS_ETR_FE_Pos      (3UL)                     /*!< MDR_TIMER1 STATUS: ETR_FE (Bit 3)                     */
#define MDR_TIMER1_STATUS_ETR_FE_Msk      (0x8UL)                   /*!< MDR_TIMER1 STATUS: ETR_FE (Bitfield-Mask: 0x01)       */
#define MDR_TIMER1_STATUS_BRK_Pos         (4UL)                     /*!< MDR_TIMER1 STATUS: BRK (Bit 4)                        */
#define MDR_TIMER1_STATUS_BRK_Msk         (0x10UL)                  /*!< MDR_TIMER1 STATUS: BRK (Bitfield-Mask: 0x01)          */
#define MDR_TIMER1_STATUS_CCR_CAP_CH1_Pos (5UL)                     /*!< MDR_TIMER1 STATUS: CCR_CAP_CH1 (Bit 5)                */
#define MDR_TIMER1_STATUS_CCR_CAP_CH1_Msk (0x20UL)                  /*!< MDR_TIMER1 STATUS: CCR_CAP_CH1 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_CAP_CH2_Pos (6UL)                     /*!< MDR_TIMER1 STATUS: CCR_CAP_CH2 (Bit 6)                */
#define MDR_TIMER1_STATUS_CCR_CAP_CH2_Msk (0x40UL)                  /*!< MDR_TIMER1 STATUS: CCR_CAP_CH2 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_CAP_CH3_Pos (7UL)                     /*!< MDR_TIMER1 STATUS: CCR_CAP_CH3 (Bit 7)                */
#define MDR_TIMER1_STATUS_CCR_CAP_CH3_Msk (0x80UL)                  /*!< MDR_TIMER1 STATUS: CCR_CAP_CH3 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_CAP_CH4_Pos (8UL)                     /*!< MDR_TIMER1 STATUS: CCR_CAP_CH4 (Bit 8)                */
#define MDR_TIMER1_STATUS_CCR_CAP_CH4_Msk (0x100UL)                 /*!< MDR_TIMER1 STATUS: CCR_CAP_CH4 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_REF_CH1_Pos (9UL)                     /*!< MDR_TIMER1 STATUS: CCR_REF_CH1 (Bit 9)                */
#define MDR_TIMER1_STATUS_CCR_REF_CH1_Msk (0x200UL)                 /*!< MDR_TIMER1 STATUS: CCR_REF_CH1 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_REF_CH2_Pos (10UL)                    /*!< MDR_TIMER1 STATUS: CCR_REF_CH2 (Bit 10)               */
#define MDR_TIMER1_STATUS_CCR_REF_CH2_Msk (0x400UL)                 /*!< MDR_TIMER1 STATUS: CCR_REF_CH2 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_REF_CH3_Pos (11UL)                    /*!< MDR_TIMER1 STATUS: CCR_REF_CH3 (Bit 11)               */
#define MDR_TIMER1_STATUS_CCR_REF_CH3_Msk (0x800UL)                 /*!< MDR_TIMER1 STATUS: CCR_REF_CH3 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR_REF_CH4_Pos (12UL)                    /*!< MDR_TIMER1 STATUS: CCR_REF_CH4 (Bit 12)               */
#define MDR_TIMER1_STATUS_CCR_REF_CH4_Msk (0x1000UL)                /*!< MDR_TIMER1 STATUS: CCR_REF_CH4 (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH1_Pos (13UL)                   /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH1 (Bit 13)              */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH1_Msk (0x2000UL)               /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH1 (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH2_Pos (14UL)                   /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH2 (Bit 14)              */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH2_Msk (0x4000UL)               /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH2 (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH3_Pos (15UL)                   /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH3 (Bit 15)              */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH3_Msk (0x8000UL)               /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH3 (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH4_Pos (16UL)                   /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH4 (Bit 16)              */
#define MDR_TIMER1_STATUS_CCR1_CAP_CH4_Msk (0x10000UL)              /*!< MDR_TIMER1 STATUS: CCR1_CAP_CH4 (Bitfield-Mask: 0x01) */
/* ==========================================================  IE  =========================================================== */
#define MDR_TIMER1_IE_CNT_ZERO_IE_Pos     (0UL)                     /*!< MDR_TIMER1 IE: CNT_ZERO_IE (Bit 0)                    */
#define MDR_TIMER1_IE_CNT_ZERO_IE_Msk     (0x1UL)                   /*!< MDR_TIMER1 IE: CNT_ZERO_IE (Bitfield-Mask: 0x01)      */
#define MDR_TIMER1_IE_CNT_ARR_IE_Pos      (1UL)                     /*!< MDR_TIMER1 IE: CNT_ARR_IE (Bit 1)                     */
#define MDR_TIMER1_IE_CNT_ARR_IE_Msk      (0x2UL)                   /*!< MDR_TIMER1 IE: CNT_ARR_IE (Bitfield-Mask: 0x01)       */
#define MDR_TIMER1_IE_ETR_RE_IE_Pos       (2UL)                     /*!< MDR_TIMER1 IE: ETR_RE_IE (Bit 2)                      */
#define MDR_TIMER1_IE_ETR_RE_IE_Msk       (0x4UL)                   /*!< MDR_TIMER1 IE: ETR_RE_IE (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_IE_ETR_FE_IE_Pos       (3UL)                     /*!< MDR_TIMER1 IE: ETR_FE_IE (Bit 3)                      */
#define MDR_TIMER1_IE_ETR_FE_IE_Msk       (0x8UL)                   /*!< MDR_TIMER1 IE: ETR_FE_IE (Bitfield-Mask: 0x01)        */
#define MDR_TIMER1_IE_BRK_IE_Pos          (4UL)                     /*!< MDR_TIMER1 IE: BRK_IE (Bit 4)                         */
#define MDR_TIMER1_IE_BRK_IE_Msk          (0x10UL)                  /*!< MDR_TIMER1 IE: BRK_IE (Bitfield-Mask: 0x01)           */
#define MDR_TIMER1_IE_CCR_CAP_CH1_IE_Pos  (5UL)                     /*!< MDR_TIMER1 IE: CCR_CAP_CH1_IE (Bit 5)                 */
#define MDR_TIMER1_IE_CCR_CAP_CH1_IE_Msk  (0x20UL)                  /*!< MDR_TIMER1 IE: CCR_CAP_CH1_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_CAP_CH2_IE_Pos  (6UL)                     /*!< MDR_TIMER1 IE: CCR_CAP_CH2_IE (Bit 6)                 */
#define MDR_TIMER1_IE_CCR_CAP_CH2_IE_Msk  (0x40UL)                  /*!< MDR_TIMER1 IE: CCR_CAP_CH2_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_CAP_CH3_IE_Pos  (7UL)                     /*!< MDR_TIMER1 IE: CCR_CAP_CH3_IE (Bit 7)                 */
#define MDR_TIMER1_IE_CCR_CAP_CH3_IE_Msk  (0x80UL)                  /*!< MDR_TIMER1 IE: CCR_CAP_CH3_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_CAP_CH4_IE_Pos  (8UL)                     /*!< MDR_TIMER1 IE: CCR_CAP_CH4_IE (Bit 8)                 */
#define MDR_TIMER1_IE_CCR_CAP_CH4_IE_Msk  (0x100UL)                 /*!< MDR_TIMER1 IE: CCR_CAP_CH4_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_REF_CH1_IE_Pos  (9UL)                     /*!< MDR_TIMER1 IE: CCR_REF_CH1_IE (Bit 9)                 */
#define MDR_TIMER1_IE_CCR_REF_CH1_IE_Msk  (0x200UL)                 /*!< MDR_TIMER1 IE: CCR_REF_CH1_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_REF_CH2_IE_Pos  (10UL)                    /*!< MDR_TIMER1 IE: CCR_REF_CH2_IE (Bit 10)                */
#define MDR_TIMER1_IE_CCR_REF_CH2_IE_Msk  (0x400UL)                 /*!< MDR_TIMER1 IE: CCR_REF_CH2_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_REF_CH3_IE_Pos  (11UL)                    /*!< MDR_TIMER1 IE: CCR_REF_CH3_IE (Bit 11)                */
#define MDR_TIMER1_IE_CCR_REF_CH3_IE_Msk  (0x800UL)                 /*!< MDR_TIMER1 IE: CCR_REF_CH3_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR_REF_CH4_IE_Pos  (12UL)                    /*!< MDR_TIMER1 IE: CCR_REF_CH4_IE (Bit 12)                */
#define MDR_TIMER1_IE_CCR_REF_CH4_IE_Msk  (0x1000UL)                /*!< MDR_TIMER1 IE: CCR_REF_CH4_IE (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_IE_CCR1_CAP_CH1_IE_Pos (13UL)                    /*!< MDR_TIMER1 IE: CCR1_CAP_CH1_IE (Bit 13)               */
#define MDR_TIMER1_IE_CCR1_CAP_CH1_IE_Msk (0x2000UL)                /*!< MDR_TIMER1 IE: CCR1_CAP_CH1_IE (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_IE_CCR1_CAP_CH2_IE_Pos (14UL)                    /*!< MDR_TIMER1 IE: CCR1_CAP_CH2_IE (Bit 14)               */
#define MDR_TIMER1_IE_CCR1_CAP_CH2_IE_Msk (0x4000UL)                /*!< MDR_TIMER1 IE: CCR1_CAP_CH2_IE (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_IE_CCR1_CAP_CH3_IE_Pos (15UL)                    /*!< MDR_TIMER1 IE: CCR1_CAP_CH3_IE (Bit 15)               */
#define MDR_TIMER1_IE_CCR1_CAP_CH3_IE_Msk (0x8000UL)                /*!< MDR_TIMER1 IE: CCR1_CAP_CH3_IE (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_IE_CCR1_CAP_CH4_IE_Pos (16UL)                    /*!< MDR_TIMER1 IE: CCR1_CAP_CH4_IE (Bit 16)               */
#define MDR_TIMER1_IE_CCR1_CAP_CH4_IE_Msk (0x10000UL)               /*!< MDR_TIMER1 IE: CCR1_CAP_CH4_IE (Bitfield-Mask: 0x01)  */
/* ========================================================  DMA_RE  ========================================================= */
#define MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE_Pos (0UL)                   /*!< MDR_TIMER1 DMA_RE: CNT_ZERO_DMAE (Bit 0)              */
#define MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE_Msk (0x1UL)                 /*!< MDR_TIMER1 DMA_RE: CNT_ZERO_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CNT_ARR_DMAE_Pos (1UL)                    /*!< MDR_TIMER1 DMA_RE: CNT_ARR_DMAE (Bit 1)               */
#define MDR_TIMER1_DMA_RE_CNT_ARR_DMAE_Msk (0x2UL)                  /*!< MDR_TIMER1 DMA_RE: CNT_ARR_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_ETR_RE_DMAE_Pos (2UL)                     /*!< MDR_TIMER1 DMA_RE: ETR_RE_DMAE (Bit 2)                */
#define MDR_TIMER1_DMA_RE_ETR_RE_DMAE_Msk (0x4UL)                   /*!< MDR_TIMER1 DMA_RE: ETR_RE_DMAE (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_DMA_RE_ETR_FE_DMAE_Pos (3UL)                     /*!< MDR_TIMER1 DMA_RE: ETR_FE_DMAE (Bit 3)                */
#define MDR_TIMER1_DMA_RE_ETR_FE_DMAE_Msk (0x8UL)                   /*!< MDR_TIMER1 DMA_RE: ETR_FE_DMAE (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_DMA_RE_BRK_DMAE_Pos    (4UL)                     /*!< MDR_TIMER1 DMA_RE: BRK_DMAE (Bit 4)                   */
#define MDR_TIMER1_DMA_RE_BRK_DMAE_Msk    (0x10UL)                  /*!< MDR_TIMER1 DMA_RE: BRK_DMAE (Bitfield-Mask: 0x01)     */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE_Pos (5UL)                /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH1_DMAE (Bit 5)           */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE_Msk (0x20UL)             /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE_Pos (6UL)                /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH2_DMAE (Bit 6)           */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE_Msk (0x40UL)             /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE_Pos (7UL)                /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH3_DMAE (Bit 7)           */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE_Msk (0x80UL)             /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE_Pos (8UL)                /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH4_DMAE (Bit 8)           */
#define MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE_Msk (0x100UL)            /*!< MDR_TIMER1 DMA_RE: CCR_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE_Pos (9UL)                /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH1_DMAE (Bit 9)           */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE_Msk (0x200UL)            /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE_Pos (10UL)               /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH2_DMAE (Bit 10)          */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE_Msk (0x400UL)            /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE_Pos (11UL)               /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH3_DMAE (Bit 11)          */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE_Msk (0x800UL)            /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE_Pos (12UL)               /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH4_DMAE (Bit 12)          */
#define MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE_Msk (0x1000UL)           /*!< MDR_TIMER1 DMA_RE: CCR_REF_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE_Pos (13UL)              /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH1_DMAE (Bit 13)         */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE_Msk (0x2000UL)          /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE_Pos (14UL)              /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH2_DMAE (Bit 14)         */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE_Msk (0x4000UL)          /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE_Pos (15UL)              /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH3_DMAE (Bit 15)         */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE_Msk (0x8000UL)          /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE_Pos (16UL)              /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH4_DMAE (Bit 16)         */
#define MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE_Msk (0x10000UL)         /*!< MDR_TIMER1 DMA_RE: CCR1_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
/* ======================================================  CH1_CNTRL2  ======================================================= */
#define MDR_TIMER1_CH1_CNTRL2_CHSel1_Pos  (0UL)                     /*!< MDR_TIMER1 CH1_CNTRL2: CHSel1 (Bit 0)                 */
#define MDR_TIMER1_CH1_CNTRL2_CHSel1_Msk  (0x3UL)                   /*!< MDR_TIMER1 CH1_CNTRL2: CHSel1 (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH1_CNTRL2_CCR1_En_Pos (2UL)                     /*!< MDR_TIMER1 CH1_CNTRL2: CCR1_En (Bit 2)                */
#define MDR_TIMER1_CH1_CNTRL2_CCR1_En_Msk (0x4UL)                   /*!< MDR_TIMER1 CH1_CNTRL2: CCR1_En (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_CH1_CNTRL2_CCRRLD_Pos  (3UL)                     /*!< MDR_TIMER1 CH1_CNTRL2: CCRRLD (Bit 3)                 */
#define MDR_TIMER1_CH1_CNTRL2_CCRRLD_Msk  (0x8UL)                   /*!< MDR_TIMER1 CH1_CNTRL2: CCRRLD (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix_Pos (4UL)                 /*!< MDR_TIMER1 CH1_CNTRL2: CAP_CCR_Fix (Bit 4)            */
#define MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix_Msk (0x10UL)              /*!< MDR_TIMER1 CH1_CNTRL2: CAP_CCR_Fix (Bitfield-Mask: 0x01) */
/* ======================================================  CH2_CNTRL2  ======================================================= */
#define MDR_TIMER1_CH2_CNTRL2_CHSel1_Pos  (0UL)                     /*!< MDR_TIMER1 CH2_CNTRL2: CHSel1 (Bit 0)                 */
#define MDR_TIMER1_CH2_CNTRL2_CHSel1_Msk  (0x3UL)                   /*!< MDR_TIMER1 CH2_CNTRL2: CHSel1 (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH2_CNTRL2_CCR1_En_Pos (2UL)                     /*!< MDR_TIMER1 CH2_CNTRL2: CCR1_En (Bit 2)                */
#define MDR_TIMER1_CH2_CNTRL2_CCR1_En_Msk (0x4UL)                   /*!< MDR_TIMER1 CH2_CNTRL2: CCR1_En (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_CH2_CNTRL2_CCRRLD_Pos  (3UL)                     /*!< MDR_TIMER1 CH2_CNTRL2: CCRRLD (Bit 3)                 */
#define MDR_TIMER1_CH2_CNTRL2_CCRRLD_Msk  (0x8UL)                   /*!< MDR_TIMER1 CH2_CNTRL2: CCRRLD (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix_Pos (4UL)                 /*!< MDR_TIMER1 CH2_CNTRL2: CAP_CCR_Fix (Bit 4)            */
#define MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix_Msk (0x10UL)              /*!< MDR_TIMER1 CH2_CNTRL2: CAP_CCR_Fix (Bitfield-Mask: 0x01) */
/* ======================================================  CH3_CNTRL2  ======================================================= */
#define MDR_TIMER1_CH3_CNTRL2_CHSel1_Pos  (0UL)                     /*!< MDR_TIMER1 CH3_CNTRL2: CHSel1 (Bit 0)                 */
#define MDR_TIMER1_CH3_CNTRL2_CHSel1_Msk  (0x3UL)                   /*!< MDR_TIMER1 CH3_CNTRL2: CHSel1 (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH3_CNTRL2_CCR1_En_Pos (2UL)                     /*!< MDR_TIMER1 CH3_CNTRL2: CCR1_En (Bit 2)                */
#define MDR_TIMER1_CH3_CNTRL2_CCR1_En_Msk (0x4UL)                   /*!< MDR_TIMER1 CH3_CNTRL2: CCR1_En (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_CH3_CNTRL2_CCRRLD_Pos  (3UL)                     /*!< MDR_TIMER1 CH3_CNTRL2: CCRRLD (Bit 3)                 */
#define MDR_TIMER1_CH3_CNTRL2_CCRRLD_Msk  (0x8UL)                   /*!< MDR_TIMER1 CH3_CNTRL2: CCRRLD (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix_Pos (4UL)                 /*!< MDR_TIMER1 CH3_CNTRL2: CAP_CCR_Fix (Bit 4)            */
#define MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix_Msk (0x10UL)              /*!< MDR_TIMER1 CH3_CNTRL2: CAP_CCR_Fix (Bitfield-Mask: 0x01) */
/* ======================================================  CH4_CNTRL2  ======================================================= */
#define MDR_TIMER1_CH4_CNTRL2_CHSel1_Pos  (0UL)                     /*!< MDR_TIMER1 CH4_CNTRL2: CHSel1 (Bit 0)                 */
#define MDR_TIMER1_CH4_CNTRL2_CHSel1_Msk  (0x3UL)                   /*!< MDR_TIMER1 CH4_CNTRL2: CHSel1 (Bitfield-Mask: 0x03)   */
#define MDR_TIMER1_CH4_CNTRL2_CCR1_En_Pos (2UL)                     /*!< MDR_TIMER1 CH4_CNTRL2: CCR1_En (Bit 2)                */
#define MDR_TIMER1_CH4_CNTRL2_CCR1_En_Msk (0x4UL)                   /*!< MDR_TIMER1 CH4_CNTRL2: CCR1_En (Bitfield-Mask: 0x01)  */
#define MDR_TIMER1_CH4_CNTRL2_CCRRLD_Pos  (3UL)                     /*!< MDR_TIMER1 CH4_CNTRL2: CCRRLD (Bit 3)                 */
#define MDR_TIMER1_CH4_CNTRL2_CCRRLD_Msk  (0x8UL)                   /*!< MDR_TIMER1 CH4_CNTRL2: CCRRLD (Bitfield-Mask: 0x01)   */
#define MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix_Pos (4UL)                 /*!< MDR_TIMER1 CH4_CNTRL2: CAP_CCR_Fix (Bit 4)            */
#define MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix_Msk (0x10UL)              /*!< MDR_TIMER1 CH4_CNTRL2: CAP_CCR_Fix (Bitfield-Mask: 0x01) */
/* =========================================================  CCR11  ========================================================= */
#define MDR_TIMER1_CCR11_Value_Pos        (0UL)                     /*!< MDR_TIMER1 CCR11: Value (Bit 0)                       */
#define MDR_TIMER1_CCR11_Value_Msk        (0xffffffffUL)            /*!< MDR_TIMER1 CCR11: Value (Bitfield-Mask: 0xffffffff)   */
/* =========================================================  CCR21  ========================================================= */
#define MDR_TIMER1_CCR21_Value_Pos        (0UL)                     /*!< MDR_TIMER1 CCR21: Value (Bit 0)                       */
#define MDR_TIMER1_CCR21_Value_Msk        (0xffffffffUL)            /*!< MDR_TIMER1 CCR21: Value (Bitfield-Mask: 0xffffffff)   */
/* =========================================================  CCR31  ========================================================= */
#define MDR_TIMER1_CCR31_Value_Pos        (0UL)                     /*!< MDR_TIMER1 CCR31: Value (Bit 0)                       */
#define MDR_TIMER1_CCR31_Value_Msk        (0xffffffffUL)            /*!< MDR_TIMER1 CCR31: Value (Bitfield-Mask: 0xffffffff)   */
/* =========================================================  CCR41  ========================================================= */
#define MDR_TIMER1_CCR41_Value_Pos        (0UL)                     /*!< MDR_TIMER1 CCR41: Value (Bit 0)                       */
#define MDR_TIMER1_CCR41_Value_Msk        (0xffffffffUL)            /*!< MDR_TIMER1 CCR41: Value (Bitfield-Mask: 0xffffffff)   */
/* ========================================================  DMA_RE1  ======================================================== */
#define MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE_Pos (0UL)                  /*!< MDR_TIMER1 DMA_RE1: CNT_ZERO_DMAE (Bit 0)             */
#define MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE_Msk (0x1UL)                /*!< MDR_TIMER1 DMA_RE1: CNT_ZERO_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE_Pos (1UL)                   /*!< MDR_TIMER1 DMA_RE1: CNT_ARR_DMAE (Bit 1)              */
#define MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE_Msk (0x2UL)                 /*!< MDR_TIMER1 DMA_RE1: CNT_ARR_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_ETR_RE_DMAE_Pos (2UL)                    /*!< MDR_TIMER1 DMA_RE1: ETR_RE_DMAE (Bit 2)               */
#define MDR_TIMER1_DMA_RE1_ETR_RE_DMAE_Msk (0x4UL)                  /*!< MDR_TIMER1 DMA_RE1: ETR_RE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_ETR_FE_DMAE_Pos (3UL)                    /*!< MDR_TIMER1 DMA_RE1: ETR_FE_DMAE (Bit 3)               */
#define MDR_TIMER1_DMA_RE1_ETR_FE_DMAE_Msk (0x8UL)                  /*!< MDR_TIMER1 DMA_RE1: ETR_FE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_BRK_DMAE_Pos   (4UL)                     /*!< MDR_TIMER1 DMA_RE1: BRK_DMAE (Bit 4)                  */
#define MDR_TIMER1_DMA_RE1_BRK_DMAE_Msk   (0x10UL)                  /*!< MDR_TIMER1 DMA_RE1: BRK_DMAE (Bitfield-Mask: 0x01)    */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE_Pos (5UL)               /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH1_DMAE (Bit 5)          */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE_Msk (0x20UL)            /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE_Pos (6UL)               /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH2_DMAE (Bit 6)          */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE_Msk (0x40UL)            /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE_Pos (7UL)               /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH3_DMAE (Bit 7)          */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE_Msk (0x80UL)            /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE_Pos (8UL)               /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH4_DMAE (Bit 8)          */
#define MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE_Msk (0x100UL)           /*!< MDR_TIMER1 DMA_RE1: CCR_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE_Pos (9UL)               /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH1_DMAE (Bit 9)          */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE_Msk (0x200UL)           /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE_Pos (10UL)              /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH2_DMAE (Bit 10)         */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE_Msk (0x400UL)           /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE_Pos (11UL)              /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH3_DMAE (Bit 11)         */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE_Msk (0x800UL)           /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE_Pos (12UL)              /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH4_DMAE (Bit 12)         */
#define MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE_Msk (0x1000UL)          /*!< MDR_TIMER1 DMA_RE1: CCR_REF_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE_Pos (13UL)             /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH1_DMAE (Bit 13)        */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE_Msk (0x2000UL)         /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE_Pos (14UL)             /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH2_DMAE (Bit 14)        */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE_Msk (0x4000UL)         /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE_Pos (15UL)             /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH3_DMAE (Bit 15)        */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE_Msk (0x8000UL)         /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE_Pos (16UL)             /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH4_DMAE (Bit 16)        */
#define MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE_Msk (0x10000UL)        /*!< MDR_TIMER1 DMA_RE1: CCR1_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
/* ========================================================  DMA_RE2  ======================================================== */
#define MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE_Pos (0UL)                  /*!< MDR_TIMER1 DMA_RE2: CNT_ZERO_DMAE (Bit 0)             */
#define MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE_Msk (0x1UL)                /*!< MDR_TIMER1 DMA_RE2: CNT_ZERO_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE_Pos (1UL)                   /*!< MDR_TIMER1 DMA_RE2: CNT_ARR_DMAE (Bit 1)              */
#define MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE_Msk (0x2UL)                 /*!< MDR_TIMER1 DMA_RE2: CNT_ARR_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_ETR_RE_DMAE_Pos (2UL)                    /*!< MDR_TIMER1 DMA_RE2: ETR_RE_DMAE (Bit 2)               */
#define MDR_TIMER1_DMA_RE2_ETR_RE_DMAE_Msk (0x4UL)                  /*!< MDR_TIMER1 DMA_RE2: ETR_RE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_ETR_FE_DMAE_Pos (3UL)                    /*!< MDR_TIMER1 DMA_RE2: ETR_FE_DMAE (Bit 3)               */
#define MDR_TIMER1_DMA_RE2_ETR_FE_DMAE_Msk (0x8UL)                  /*!< MDR_TIMER1 DMA_RE2: ETR_FE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_BRK_DMAE_Pos   (4UL)                     /*!< MDR_TIMER1 DMA_RE2: BRK_DMAE (Bit 4)                  */
#define MDR_TIMER1_DMA_RE2_BRK_DMAE_Msk   (0x10UL)                  /*!< MDR_TIMER1 DMA_RE2: BRK_DMAE (Bitfield-Mask: 0x01)    */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE_Pos (5UL)               /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH1_DMAE (Bit 5)          */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE_Msk (0x20UL)            /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE_Pos (6UL)               /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH2_DMAE (Bit 6)          */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE_Msk (0x40UL)            /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE_Pos (7UL)               /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH3_DMAE (Bit 7)          */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE_Msk (0x80UL)            /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE_Pos (8UL)               /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH4_DMAE (Bit 8)          */
#define MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE_Msk (0x100UL)           /*!< MDR_TIMER1 DMA_RE2: CCR_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE_Pos (9UL)               /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH1_DMAE (Bit 9)          */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE_Msk (0x200UL)           /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE_Pos (10UL)              /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH2_DMAE (Bit 10)         */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE_Msk (0x400UL)           /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE_Pos (11UL)              /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH3_DMAE (Bit 11)         */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE_Msk (0x800UL)           /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE_Pos (12UL)              /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH4_DMAE (Bit 12)         */
#define MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE_Msk (0x1000UL)          /*!< MDR_TIMER1 DMA_RE2: CCR_REF_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE_Pos (13UL)             /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH1_DMAE (Bit 13)        */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE_Msk (0x2000UL)         /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE_Pos (14UL)             /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH2_DMAE (Bit 14)        */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE_Msk (0x4000UL)         /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE_Pos (15UL)             /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH3_DMAE (Bit 15)        */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE_Msk (0x8000UL)         /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE_Pos (16UL)             /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH4_DMAE (Bit 16)        */
#define MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE_Msk (0x10000UL)        /*!< MDR_TIMER1 DMA_RE2: CCR1_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
/* ========================================================  DMA_RE3  ======================================================== */
#define MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE_Pos (0UL)                  /*!< MDR_TIMER1 DMA_RE3: CNT_ZERO_DMAE (Bit 0)             */
#define MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE_Msk (0x1UL)                /*!< MDR_TIMER1 DMA_RE3: CNT_ZERO_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE_Pos (1UL)                   /*!< MDR_TIMER1 DMA_RE3: CNT_ARR_DMAE (Bit 1)              */
#define MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE_Msk (0x2UL)                 /*!< MDR_TIMER1 DMA_RE3: CNT_ARR_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_ETR_RE_DMAE_Pos (2UL)                    /*!< MDR_TIMER1 DMA_RE3: ETR_RE_DMAE (Bit 2)               */
#define MDR_TIMER1_DMA_RE3_ETR_RE_DMAE_Msk (0x4UL)                  /*!< MDR_TIMER1 DMA_RE3: ETR_RE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_ETR_FE_DMAE_Pos (3UL)                    /*!< MDR_TIMER1 DMA_RE3: ETR_FE_DMAE (Bit 3)               */
#define MDR_TIMER1_DMA_RE3_ETR_FE_DMAE_Msk (0x8UL)                  /*!< MDR_TIMER1 DMA_RE3: ETR_FE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_BRK_DMAE_Pos   (4UL)                     /*!< MDR_TIMER1 DMA_RE3: BRK_DMAE (Bit 4)                  */
#define MDR_TIMER1_DMA_RE3_BRK_DMAE_Msk   (0x10UL)                  /*!< MDR_TIMER1 DMA_RE3: BRK_DMAE (Bitfield-Mask: 0x01)    */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE_Pos (5UL)               /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH1_DMAE (Bit 5)          */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE_Msk (0x20UL)            /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE_Pos (6UL)               /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH2_DMAE (Bit 6)          */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE_Msk (0x40UL)            /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE_Pos (7UL)               /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH3_DMAE (Bit 7)          */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE_Msk (0x80UL)            /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE_Pos (8UL)               /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH4_DMAE (Bit 8)          */
#define MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE_Msk (0x100UL)           /*!< MDR_TIMER1 DMA_RE3: CCR_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE_Pos (9UL)               /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH1_DMAE (Bit 9)          */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE_Msk (0x200UL)           /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE_Pos (10UL)              /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH2_DMAE (Bit 10)         */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE_Msk (0x400UL)           /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE_Pos (11UL)              /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH3_DMAE (Bit 11)         */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE_Msk (0x800UL)           /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE_Pos (12UL)              /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH4_DMAE (Bit 12)         */
#define MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE_Msk (0x1000UL)          /*!< MDR_TIMER1 DMA_RE3: CCR_REF_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE_Pos (13UL)             /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH1_DMAE (Bit 13)        */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE_Msk (0x2000UL)         /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE_Pos (14UL)             /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH2_DMAE (Bit 14)        */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE_Msk (0x4000UL)         /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE_Pos (15UL)             /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH3_DMAE (Bit 15)        */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE_Msk (0x8000UL)         /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE_Pos (16UL)             /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH4_DMAE (Bit 16)        */
#define MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE_Msk (0x10000UL)        /*!< MDR_TIMER1 DMA_RE3: CCR1_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
/* ========================================================  DMA_RE4  ======================================================== */
#define MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE_Pos (0UL)                  /*!< MDR_TIMER1 DMA_RE4: CNT_ZERO_DMAE (Bit 0)             */
#define MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE_Msk (0x1UL)                /*!< MDR_TIMER1 DMA_RE4: CNT_ZERO_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE_Pos (1UL)                   /*!< MDR_TIMER1 DMA_RE4: CNT_ARR_DMAE (Bit 1)              */
#define MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE_Msk (0x2UL)                 /*!< MDR_TIMER1 DMA_RE4: CNT_ARR_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_ETR_RE_DMAE_Pos (2UL)                    /*!< MDR_TIMER1 DMA_RE4: ETR_RE_DMAE (Bit 2)               */
#define MDR_TIMER1_DMA_RE4_ETR_RE_DMAE_Msk (0x4UL)                  /*!< MDR_TIMER1 DMA_RE4: ETR_RE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_ETR_FE_DMAE_Pos (3UL)                    /*!< MDR_TIMER1 DMA_RE4: ETR_FE_DMAE (Bit 3)               */
#define MDR_TIMER1_DMA_RE4_ETR_FE_DMAE_Msk (0x8UL)                  /*!< MDR_TIMER1 DMA_RE4: ETR_FE_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_BRK_DMAE_Pos   (4UL)                     /*!< MDR_TIMER1 DMA_RE4: BRK_DMAE (Bit 4)                  */
#define MDR_TIMER1_DMA_RE4_BRK_DMAE_Msk   (0x10UL)                  /*!< MDR_TIMER1 DMA_RE4: BRK_DMAE (Bitfield-Mask: 0x01)    */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE_Pos (5UL)               /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH1_DMAE (Bit 5)          */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE_Msk (0x20UL)            /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE_Pos (6UL)               /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH2_DMAE (Bit 6)          */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE_Msk (0x40UL)            /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE_Pos (7UL)               /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH3_DMAE (Bit 7)          */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE_Msk (0x80UL)            /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE_Pos (8UL)               /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH4_DMAE (Bit 8)          */
#define MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE_Msk (0x100UL)           /*!< MDR_TIMER1 DMA_RE4: CCR_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE_Pos (9UL)               /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH1_DMAE (Bit 9)          */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE_Msk (0x200UL)           /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE_Pos (10UL)              /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH2_DMAE (Bit 10)         */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE_Msk (0x400UL)           /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE_Pos (11UL)              /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH3_DMAE (Bit 11)         */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE_Msk (0x800UL)           /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE_Pos (12UL)              /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH4_DMAE (Bit 12)         */
#define MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE_Msk (0x1000UL)          /*!< MDR_TIMER1 DMA_RE4: CCR_REF_CH4_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE_Pos (13UL)             /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH1_DMAE (Bit 13)        */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE_Msk (0x2000UL)         /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH1_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE_Pos (14UL)             /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH2_DMAE (Bit 14)        */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE_Msk (0x4000UL)         /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH2_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE_Pos (15UL)             /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH3_DMAE (Bit 15)        */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE_Msk (0x8000UL)         /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH3_DMAE (Bitfield-Mask: 0x01) */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE_Pos (16UL)             /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH4_DMAE (Bit 16)        */
#define MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE_Msk (0x10000UL)        /*!< MDR_TIMER1 DMA_RE4: CCR1_CAP_CH4_DMAE (Bitfield-Mask: 0x01) */


/* =========================================================================================================================== */
/* ================                                         MDR_SSP1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
#define MDR_SSP1_CR0_DSS_Pos              (0UL)                     /*!< MDR_SSP1 CR0: DSS (Bit 0)                             */
#define MDR_SSP1_CR0_DSS_Msk              (0xfUL)                   /*!< MDR_SSP1 CR0: DSS (Bitfield-Mask: 0x0f)               */
#define MDR_SSP1_CR0_FRF_Pos              (4UL)                     /*!< MDR_SSP1 CR0: FRF (Bit 4)                             */
#define MDR_SSP1_CR0_FRF_Msk              (0x30UL)                  /*!< MDR_SSP1 CR0: FRF (Bitfield-Mask: 0x03)               */
#define MDR_SSP1_CR0_SPO_Pos              (6UL)                     /*!< MDR_SSP1 CR0: SPO (Bit 6)                             */
#define MDR_SSP1_CR0_SPO_Msk              (0x40UL)                  /*!< MDR_SSP1 CR0: SPO (Bitfield-Mask: 0x01)               */
#define MDR_SSP1_CR0_SPH_Pos              (7UL)                     /*!< MDR_SSP1 CR0: SPH (Bit 7)                             */
#define MDR_SSP1_CR0_SPH_Msk              (0x80UL)                  /*!< MDR_SSP1 CR0: SPH (Bitfield-Mask: 0x01)               */
#define MDR_SSP1_CR0_SCR_Pos              (8UL)                     /*!< MDR_SSP1 CR0: SCR (Bit 8)                             */
#define MDR_SSP1_CR0_SCR_Msk              (0xff00UL)                /*!< MDR_SSP1 CR0: SCR (Bitfield-Mask: 0xff)               */
#define MDR_SSP1_CR0_ExtraLen_En_Pos      (16UL)                    /*!< MDR_SSP1 CR0: ExtraLen_En (Bit 16)                    */
#define MDR_SSP1_CR0_ExtraLen_En_Msk      (0x10000UL)               /*!< MDR_SSP1 CR0: ExtraLen_En (Bitfield-Mask: 0x01)       */
#define MDR_SSP1_CR0_FastRX_En_Pos        (17UL)                    /*!< MDR_SSP1 CR0: FastRX_En (Bit 17)                      */
#define MDR_SSP1_CR0_FastRX_En_Msk        (0x20000UL)               /*!< MDR_SSP1 CR0: FastRX_En (Bitfield-Mask: 0x01)         */
/* ==========================================================  CR1  ========================================================== */
#define MDR_SSP1_CR1_LBM_Pos              (0UL)                     /*!< MDR_SSP1 CR1: LBM (Bit 0)                             */
#define MDR_SSP1_CR1_LBM_Msk              (0x1UL)                   /*!< MDR_SSP1 CR1: LBM (Bitfield-Mask: 0x01)               */
#define MDR_SSP1_CR1_SSE_Pos              (1UL)                     /*!< MDR_SSP1 CR1: SSE (Bit 1)                             */
#define MDR_SSP1_CR1_SSE_Msk              (0x2UL)                   /*!< MDR_SSP1 CR1: SSE (Bitfield-Mask: 0x01)               */
#define MDR_SSP1_CR1_MS_Pos               (2UL)                     /*!< MDR_SSP1 CR1: MS (Bit 2)                              */
#define MDR_SSP1_CR1_MS_Msk               (0x4UL)                   /*!< MDR_SSP1 CR1: MS (Bitfield-Mask: 0x01)                */
#define MDR_SSP1_CR1_SOD_Pos              (3UL)                     /*!< MDR_SSP1 CR1: SOD (Bit 3)                             */
#define MDR_SSP1_CR1_SOD_Msk              (0x8UL)                   /*!< MDR_SSP1 CR1: SOD (Bitfield-Mask: 0x01)               */
#define MDR_SSP1_CR1_ClearTX_Pos          (4UL)                     /*!< MDR_SSP1 CR1: ClearTX (Bit 4)                         */
#define MDR_SSP1_CR1_ClearTX_Msk          (0x10UL)                  /*!< MDR_SSP1 CR1: ClearTX (Bitfield-Mask: 0x01)           */
/* ==========================================================  DR  =========================================================== */
#define MDR_SSP1_DR_Data_Pos              (0UL)                     /*!< MDR_SSP1 DR: Data (Bit 0)                             */
#define MDR_SSP1_DR_Data_Msk              (0xffffffffUL)            /*!< MDR_SSP1 DR: Data (Bitfield-Mask: 0xffffffff)         */
/* ==========================================================  SR  =========================================================== */
#define MDR_SSP1_SR_TFE_Pos               (0UL)                     /*!< MDR_SSP1 SR: TFE (Bit 0)                              */
#define MDR_SSP1_SR_TFE_Msk               (0x1UL)                   /*!< MDR_SSP1 SR: TFE (Bitfield-Mask: 0x01)                */
#define MDR_SSP1_SR_TNF_Pos               (1UL)                     /*!< MDR_SSP1 SR: TNF (Bit 1)                              */
#define MDR_SSP1_SR_TNF_Msk               (0x2UL)                   /*!< MDR_SSP1 SR: TNF (Bitfield-Mask: 0x01)                */
#define MDR_SSP1_SR_RNE_Pos               (2UL)                     /*!< MDR_SSP1 SR: RNE (Bit 2)                              */
#define MDR_SSP1_SR_RNE_Msk               (0x4UL)                   /*!< MDR_SSP1 SR: RNE (Bitfield-Mask: 0x01)                */
#define MDR_SSP1_SR_RFF_Pos               (3UL)                     /*!< MDR_SSP1 SR: RFF (Bit 3)                              */
#define MDR_SSP1_SR_RFF_Msk               (0x8UL)                   /*!< MDR_SSP1 SR: RFF (Bitfield-Mask: 0x01)                */
#define MDR_SSP1_SR_BSY_Pos               (4UL)                     /*!< MDR_SSP1 SR: BSY (Bit 4)                              */
#define MDR_SSP1_SR_BSY_Msk               (0x10UL)                  /*!< MDR_SSP1 SR: BSY (Bitfield-Mask: 0x01)                */
/* =========================================================  CPSR  ========================================================== */
#define MDR_SSP1_CPSR_CPSDVSR_Pos         (0UL)                     /*!< MDR_SSP1 CPSR: CPSDVSR (Bit 0)                        */
#define MDR_SSP1_CPSR_CPSDVSR_Msk         (0xffUL)                  /*!< MDR_SSP1 CPSR: CPSDVSR (Bitfield-Mask: 0xff)          */
/* =========================================================  IMSC  ========================================================== */
#define MDR_SSP1_IMSC_RORIM_Pos           (0UL)                     /*!< MDR_SSP1 IMSC: RORIM (Bit 0)                          */
#define MDR_SSP1_IMSC_RORIM_Msk           (0x1UL)                   /*!< MDR_SSP1 IMSC: RORIM (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_IMSC_RTIM_Pos            (1UL)                     /*!< MDR_SSP1 IMSC: RTIM (Bit 1)                           */
#define MDR_SSP1_IMSC_RTIM_Msk            (0x2UL)                   /*!< MDR_SSP1 IMSC: RTIM (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_IMSC_RXIM_Pos            (2UL)                     /*!< MDR_SSP1 IMSC: RXIM (Bit 2)                           */
#define MDR_SSP1_IMSC_RXIM_Msk            (0x4UL)                   /*!< MDR_SSP1 IMSC: RXIM (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_IMSC_TXIM_Pos            (3UL)                     /*!< MDR_SSP1 IMSC: TXIM (Bit 3)                           */
#define MDR_SSP1_IMSC_TXIM_Msk            (0x8UL)                   /*!< MDR_SSP1 IMSC: TXIM (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_IMSC_RNEIM_Pos           (4UL)                     /*!< MDR_SSP1 IMSC: RNEIM (Bit 4)                          */
#define MDR_SSP1_IMSC_RNEIM_Msk           (0x10UL)                  /*!< MDR_SSP1 IMSC: RNEIM (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_IMSC_TFEIM_Pos           (5UL)                     /*!< MDR_SSP1 IMSC: TFEIM (Bit 5)                          */
#define MDR_SSP1_IMSC_TFEIM_Msk           (0x20UL)                  /*!< MDR_SSP1 IMSC: TFEIM (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_IMSC_TBSYIM_Pos          (6UL)                     /*!< MDR_SSP1 IMSC: TBSYIM (Bit 6)                         */
#define MDR_SSP1_IMSC_TBSYIM_Msk          (0x40UL)                  /*!< MDR_SSP1 IMSC: TBSYIM (Bitfield-Mask: 0x01)           */
/* ==========================================================  RIS  ========================================================== */
#define MDR_SSP1_RIS_RORRIS_Pos           (0UL)                     /*!< MDR_SSP1 RIS: RORRIS (Bit 0)                          */
#define MDR_SSP1_RIS_RORRIS_Msk           (0x1UL)                   /*!< MDR_SSP1 RIS: RORRIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_RIS_RTRIS_Pos            (1UL)                     /*!< MDR_SSP1 RIS: RTRIS (Bit 1)                           */
#define MDR_SSP1_RIS_RTRIS_Msk            (0x2UL)                   /*!< MDR_SSP1 RIS: RTRIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_RIS_RXRIS_Pos            (2UL)                     /*!< MDR_SSP1 RIS: RXRIS (Bit 2)                           */
#define MDR_SSP1_RIS_RXRIS_Msk            (0x4UL)                   /*!< MDR_SSP1 RIS: RXRIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_RIS_TXRIS_Pos            (3UL)                     /*!< MDR_SSP1 RIS: TXRIS (Bit 3)                           */
#define MDR_SSP1_RIS_TXRIS_Msk            (0x8UL)                   /*!< MDR_SSP1 RIS: TXRIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_RIS_RNERIS_Pos           (4UL)                     /*!< MDR_SSP1 RIS: RNERIS (Bit 4)                          */
#define MDR_SSP1_RIS_RNERIS_Msk           (0x10UL)                  /*!< MDR_SSP1 RIS: RNERIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_RIS_TFERIS_Pos           (5UL)                     /*!< MDR_SSP1 RIS: TFERIS (Bit 5)                          */
#define MDR_SSP1_RIS_TFERIS_Msk           (0x20UL)                  /*!< MDR_SSP1 RIS: TFERIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_RIS_TBSYRIS_Pos          (6UL)                     /*!< MDR_SSP1 RIS: TBSYRIS (Bit 6)                         */
#define MDR_SSP1_RIS_TBSYRIS_Msk          (0x40UL)                  /*!< MDR_SSP1 RIS: TBSYRIS (Bitfield-Mask: 0x01)           */
/* ==========================================================  MIS  ========================================================== */
#define MDR_SSP1_MIS_RORMIS_Pos           (0UL)                     /*!< MDR_SSP1 MIS: RORMIS (Bit 0)                          */
#define MDR_SSP1_MIS_RORMIS_Msk           (0x1UL)                   /*!< MDR_SSP1 MIS: RORMIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_MIS_RTMIS_Pos            (1UL)                     /*!< MDR_SSP1 MIS: RTMIS (Bit 1)                           */
#define MDR_SSP1_MIS_RTMIS_Msk            (0x2UL)                   /*!< MDR_SSP1 MIS: RTMIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_MIS_RXMIS_Pos            (2UL)                     /*!< MDR_SSP1 MIS: RXMIS (Bit 2)                           */
#define MDR_SSP1_MIS_RXMIS_Msk            (0x4UL)                   /*!< MDR_SSP1 MIS: RXMIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_MIS_TXMIS_Pos            (3UL)                     /*!< MDR_SSP1 MIS: TXMIS (Bit 3)                           */
#define MDR_SSP1_MIS_TXMIS_Msk            (0x8UL)                   /*!< MDR_SSP1 MIS: TXMIS (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_MIS_RNEMIS_Pos           (4UL)                     /*!< MDR_SSP1 MIS: RNEMIS (Bit 4)                          */
#define MDR_SSP1_MIS_RNEMIS_Msk           (0x10UL)                  /*!< MDR_SSP1 MIS: RNEMIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_MIS_TFEMIS_Pos           (5UL)                     /*!< MDR_SSP1 MIS: TFEMIS (Bit 5)                          */
#define MDR_SSP1_MIS_TFEMIS_Msk           (0x20UL)                  /*!< MDR_SSP1 MIS: TFEMIS (Bitfield-Mask: 0x01)            */
#define MDR_SSP1_MIS_TBSYMIS_Pos          (6UL)                     /*!< MDR_SSP1 MIS: TBSYMIS (Bit 6)                         */
#define MDR_SSP1_MIS_TBSYMIS_Msk          (0x40UL)                  /*!< MDR_SSP1 MIS: TBSYMIS (Bitfield-Mask: 0x01)           */
/* ==========================================================  ICR  ========================================================== */
#define MDR_SSP1_ICR_RORIC_Pos            (0UL)                     /*!< MDR_SSP1 ICR: RORIC (Bit 0)                           */
#define MDR_SSP1_ICR_RORIC_Msk            (0x1UL)                   /*!< MDR_SSP1 ICR: RORIC (Bitfield-Mask: 0x01)             */
#define MDR_SSP1_ICR_RTIC_Pos             (1UL)                     /*!< MDR_SSP1 ICR: RTIC (Bit 1)                            */
#define MDR_SSP1_ICR_RTIC_Msk             (0x2UL)                   /*!< MDR_SSP1 ICR: RTIC (Bitfield-Mask: 0x01)              */
/* =========================================================  DMACR  ========================================================= */
#define MDR_SSP1_DMACR_RXDMAE_Pos         (0UL)                     /*!< MDR_SSP1 DMACR: RXDMAE (Bit 0)                        */
#define MDR_SSP1_DMACR_RXDMAE_Msk         (0x1UL)                   /*!< MDR_SSP1 DMACR: RXDMAE (Bitfield-Mask: 0x01)          */
#define MDR_SSP1_DMACR_TXDMAE_Pos         (1UL)                     /*!< MDR_SSP1 DMACR: TXDMAE (Bit 1)                        */
#define MDR_SSP1_DMACR_TXDMAE_Msk         (0x2UL)                   /*!< MDR_SSP1 DMACR: TXDMAE (Bitfield-Mask: 0x01)          */


/* =========================================================================================================================== */
/* ================                                         MDR_UART1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
#define MDR_UART1_DR_DATA_Pos             (0UL)                     /*!< MDR_UART1 DR: DATA (Bit 0)                            */
#define MDR_UART1_DR_DATA_Msk             (0x1ffUL)                 /*!< MDR_UART1 DR: DATA (Bitfield-Mask: 0x1ff)             */
#define MDR_UART1_DR_FE_Pos               (9UL)                     /*!< MDR_UART1 DR: FE (Bit 9)                              */
#define MDR_UART1_DR_FE_Msk               (0x200UL)                 /*!< MDR_UART1 DR: FE (Bitfield-Mask: 0x01)                */
#define MDR_UART1_DR_PE_Pos               (10UL)                    /*!< MDR_UART1 DR: PE (Bit 10)                             */
#define MDR_UART1_DR_PE_Msk               (0x400UL)                 /*!< MDR_UART1 DR: PE (Bitfield-Mask: 0x01)                */
#define MDR_UART1_DR_BE_Pos               (11UL)                    /*!< MDR_UART1 DR: BE (Bit 11)                             */
#define MDR_UART1_DR_BE_Msk               (0x800UL)                 /*!< MDR_UART1 DR: BE (Bitfield-Mask: 0x01)                */
#define MDR_UART1_DR_OE_Pos               (12UL)                    /*!< MDR_UART1 DR: OE (Bit 12)                             */
#define MDR_UART1_DR_OE_Msk               (0x1000UL)                /*!< MDR_UART1 DR: OE (Bitfield-Mask: 0x01)                */
/* ========================================================  RSR_ECR  ======================================================== */
#define MDR_UART1_RSR_ECR_FE_Pos          (0UL)                     /*!< MDR_UART1 RSR_ECR: FE (Bit 0)                         */
#define MDR_UART1_RSR_ECR_FE_Msk          (0x1UL)                   /*!< MDR_UART1 RSR_ECR: FE (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RSR_ECR_PE_Pos          (1UL)                     /*!< MDR_UART1 RSR_ECR: PE (Bit 1)                         */
#define MDR_UART1_RSR_ECR_PE_Msk          (0x2UL)                   /*!< MDR_UART1 RSR_ECR: PE (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RSR_ECR_BE_Pos          (2UL)                     /*!< MDR_UART1 RSR_ECR: BE (Bit 2)                         */
#define MDR_UART1_RSR_ECR_BE_Msk          (0x4UL)                   /*!< MDR_UART1 RSR_ECR: BE (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RSR_ECR_OE_Pos          (3UL)                     /*!< MDR_UART1 RSR_ECR: OE (Bit 3)                         */
#define MDR_UART1_RSR_ECR_OE_Msk          (0x8UL)                   /*!< MDR_UART1 RSR_ECR: OE (Bitfield-Mask: 0x01)           */
/* ==========================================================  FR  =========================================================== */
#define MDR_UART1_FR_CTS_Pos              (0UL)                     /*!< MDR_UART1 FR: CTS (Bit 0)                             */
#define MDR_UART1_FR_CTS_Msk              (0x1UL)                   /*!< MDR_UART1 FR: CTS (Bitfield-Mask: 0x01)               */
#define MDR_UART1_FR_DSR_Pos              (1UL)                     /*!< MDR_UART1 FR: DSR (Bit 1)                             */
#define MDR_UART1_FR_DSR_Msk              (0x2UL)                   /*!< MDR_UART1 FR: DSR (Bitfield-Mask: 0x01)               */
#define MDR_UART1_FR_DCD_Pos              (2UL)                     /*!< MDR_UART1 FR: DCD (Bit 2)                             */
#define MDR_UART1_FR_DCD_Msk              (0x4UL)                   /*!< MDR_UART1 FR: DCD (Bitfield-Mask: 0x01)               */
#define MDR_UART1_FR_BUSY_Pos             (3UL)                     /*!< MDR_UART1 FR: BUSY (Bit 3)                            */
#define MDR_UART1_FR_BUSY_Msk             (0x8UL)                   /*!< MDR_UART1 FR: BUSY (Bitfield-Mask: 0x01)              */
#define MDR_UART1_FR_RXFE_Pos             (4UL)                     /*!< MDR_UART1 FR: RXFE (Bit 4)                            */
#define MDR_UART1_FR_RXFE_Msk             (0x10UL)                  /*!< MDR_UART1 FR: RXFE (Bitfield-Mask: 0x01)              */
#define MDR_UART1_FR_TXFF_Pos             (5UL)                     /*!< MDR_UART1 FR: TXFF (Bit 5)                            */
#define MDR_UART1_FR_TXFF_Msk             (0x20UL)                  /*!< MDR_UART1 FR: TXFF (Bitfield-Mask: 0x01)              */
#define MDR_UART1_FR_RXFF_Pos             (6UL)                     /*!< MDR_UART1 FR: RXFF (Bit 6)                            */
#define MDR_UART1_FR_RXFF_Msk             (0x40UL)                  /*!< MDR_UART1 FR: RXFF (Bitfield-Mask: 0x01)              */
#define MDR_UART1_FR_TXFE_Pos             (7UL)                     /*!< MDR_UART1 FR: TXFE (Bit 7)                            */
#define MDR_UART1_FR_TXFE_Msk             (0x80UL)                  /*!< MDR_UART1 FR: TXFE (Bitfield-Mask: 0x01)              */
#define MDR_UART1_FR_RI_Pos               (8UL)                     /*!< MDR_UART1 FR: RI (Bit 8)                              */
#define MDR_UART1_FR_RI_Msk               (0x100UL)                 /*!< MDR_UART1 FR: RI (Bitfield-Mask: 0x01)                */
/* =========================================================  ILPR  ========================================================== */
#define MDR_UART1_ILPR_DVSR_Pos           (0UL)                     /*!< MDR_UART1 ILPR: DVSR (Bit 0)                          */
#define MDR_UART1_ILPR_DVSR_Msk           (0xffUL)                  /*!< MDR_UART1 ILPR: DVSR (Bitfield-Mask: 0xff)            */
/* =========================================================  IBRD  ========================================================== */
#define MDR_UART1_IBRD_Baud_DivInt_Pos    (0UL)                     /*!< MDR_UART1 IBRD: Baud_DivInt (Bit 0)                   */
#define MDR_UART1_IBRD_Baud_DivInt_Msk    (0xffffUL)                /*!< MDR_UART1 IBRD: Baud_DivInt (Bitfield-Mask: 0xffff)   */
/* =========================================================  FBRD  ========================================================== */
#define MDR_UART1_FBRD_Baud_DivFrac_Pos   (0UL)                     /*!< MDR_UART1 FBRD: Baud_DivFrac (Bit 0)                  */
#define MDR_UART1_FBRD_Baud_DivFrac_Msk   (0x3fUL)                  /*!< MDR_UART1 FBRD: Baud_DivFrac (Bitfield-Mask: 0x3f)    */
/* =========================================================  LCR_H  ========================================================= */
#define MDR_UART1_LCR_H_BRK_Pos           (0UL)                     /*!< MDR_UART1 LCR_H: BRK (Bit 0)                          */
#define MDR_UART1_LCR_H_BRK_Msk           (0x1UL)                   /*!< MDR_UART1 LCR_H: BRK (Bitfield-Mask: 0x01)            */
#define MDR_UART1_LCR_H_PEN_Pos           (1UL)                     /*!< MDR_UART1 LCR_H: PEN (Bit 1)                          */
#define MDR_UART1_LCR_H_PEN_Msk           (0x2UL)                   /*!< MDR_UART1 LCR_H: PEN (Bitfield-Mask: 0x01)            */
#define MDR_UART1_LCR_H_EPS_Pos           (2UL)                     /*!< MDR_UART1 LCR_H: EPS (Bit 2)                          */
#define MDR_UART1_LCR_H_EPS_Msk           (0x4UL)                   /*!< MDR_UART1 LCR_H: EPS (Bitfield-Mask: 0x01)            */
#define MDR_UART1_LCR_H_STP2_Pos          (3UL)                     /*!< MDR_UART1 LCR_H: STP2 (Bit 3)                         */
#define MDR_UART1_LCR_H_STP2_Msk          (0x8UL)                   /*!< MDR_UART1 LCR_H: STP2 (Bitfield-Mask: 0x01)           */
#define MDR_UART1_LCR_H_FEN_Pos           (4UL)                     /*!< MDR_UART1 LCR_H: FEN (Bit 4)                          */
#define MDR_UART1_LCR_H_FEN_Msk           (0x10UL)                  /*!< MDR_UART1 LCR_H: FEN (Bitfield-Mask: 0x01)            */
#define MDR_UART1_LCR_H_WLEN_Pos          (5UL)                     /*!< MDR_UART1 LCR_H: WLEN (Bit 5)                         */
#define MDR_UART1_LCR_H_WLEN_Msk          (0x60UL)                  /*!< MDR_UART1 LCR_H: WLEN (Bitfield-Mask: 0x03)           */
#define MDR_UART1_LCR_H_SPS_Pos           (7UL)                     /*!< MDR_UART1 LCR_H: SPS (Bit 7)                          */
#define MDR_UART1_LCR_H_SPS_Msk           (0x80UL)                  /*!< MDR_UART1 LCR_H: SPS (Bitfield-Mask: 0x01)            */
#define MDR_UART1_LCR_H_9Bit_En_Pos       (8UL)                     /*!< MDR_UART1 LCR_H: 9Bit_En (Bit 8)                      */
#define MDR_UART1_LCR_H_9Bit_En_Msk       (0x100UL)                 /*!< MDR_UART1 LCR_H: 9Bit_En (Bitfield-Mask: 0x01)        */
/* ==========================================================  CR  =========================================================== */
#define MDR_UART1_CR_EN_Pos               (0UL)                     /*!< MDR_UART1 CR: EN (Bit 0)                              */
#define MDR_UART1_CR_EN_Msk               (0x1UL)                   /*!< MDR_UART1 CR: EN (Bitfield-Mask: 0x01)                */
#define MDR_UART1_CR_SIREN_Pos            (1UL)                     /*!< MDR_UART1 CR: SIREN (Bit 1)                           */
#define MDR_UART1_CR_SIREN_Msk            (0x2UL)                   /*!< MDR_UART1 CR: SIREN (Bitfield-Mask: 0x01)             */
#define MDR_UART1_CR_SIRLP_Pos            (2UL)                     /*!< MDR_UART1 CR: SIRLP (Bit 2)                           */
#define MDR_UART1_CR_SIRLP_Msk            (0x4UL)                   /*!< MDR_UART1 CR: SIRLP (Bitfield-Mask: 0x01)             */
#define MDR_UART1_CR_LBE_Pos              (7UL)                     /*!< MDR_UART1 CR: LBE (Bit 7)                             */
#define MDR_UART1_CR_LBE_Msk              (0x80UL)                  /*!< MDR_UART1 CR: LBE (Bitfield-Mask: 0x01)               */
#define MDR_UART1_CR_TXE_Pos              (8UL)                     /*!< MDR_UART1 CR: TXE (Bit 8)                             */
#define MDR_UART1_CR_TXE_Msk              (0x100UL)                 /*!< MDR_UART1 CR: TXE (Bitfield-Mask: 0x01)               */
#define MDR_UART1_CR_RXE_Pos              (9UL)                     /*!< MDR_UART1 CR: RXE (Bit 9)                             */
#define MDR_UART1_CR_RXE_Msk              (0x200UL)                 /*!< MDR_UART1 CR: RXE (Bitfield-Mask: 0x01)               */
#define MDR_UART1_CR_DTR_Pos              (10UL)                    /*!< MDR_UART1 CR: DTR (Bit 10)                            */
#define MDR_UART1_CR_DTR_Msk              (0x400UL)                 /*!< MDR_UART1 CR: DTR (Bitfield-Mask: 0x01)               */
#define MDR_UART1_CR_RTS_Pos              (11UL)                    /*!< MDR_UART1 CR: RTS (Bit 11)                            */
#define MDR_UART1_CR_RTS_Msk              (0x800UL)                 /*!< MDR_UART1 CR: RTS (Bitfield-Mask: 0x01)               */
#define MDR_UART1_CR_Out1_Pos             (12UL)                    /*!< MDR_UART1 CR: Out1 (Bit 12)                           */
#define MDR_UART1_CR_Out1_Msk             (0x1000UL)                /*!< MDR_UART1 CR: Out1 (Bitfield-Mask: 0x01)              */
#define MDR_UART1_CR_Out2_Pos             (13UL)                    /*!< MDR_UART1 CR: Out2 (Bit 13)                           */
#define MDR_UART1_CR_Out2_Msk             (0x2000UL)                /*!< MDR_UART1 CR: Out2 (Bitfield-Mask: 0x01)              */
#define MDR_UART1_CR_RTSEn_Pos            (14UL)                    /*!< MDR_UART1 CR: RTSEn (Bit 14)                          */
#define MDR_UART1_CR_RTSEn_Msk            (0x4000UL)                /*!< MDR_UART1 CR: RTSEn (Bitfield-Mask: 0x01)             */
#define MDR_UART1_CR_CTSEn_Pos            (15UL)                    /*!< MDR_UART1 CR: CTSEn (Bit 15)                          */
#define MDR_UART1_CR_CTSEn_Msk            (0x8000UL)                /*!< MDR_UART1 CR: CTSEn (Bitfield-Mask: 0x01)             */
/* =========================================================  IFLS  ========================================================== */
#define MDR_UART1_IFLS_TXIFLSES_Pos       (0UL)                     /*!< MDR_UART1 IFLS: TXIFLSES (Bit 0)                      */
#define MDR_UART1_IFLS_TXIFLSES_Msk       (0x7UL)                   /*!< MDR_UART1 IFLS: TXIFLSES (Bitfield-Mask: 0x07)        */
#define MDR_UART1_IFLS_RXIFLSES_Pos       (3UL)                     /*!< MDR_UART1 IFLS: RXIFLSES (Bit 3)                      */
#define MDR_UART1_IFLS_RXIFLSES_Msk       (0x38UL)                  /*!< MDR_UART1 IFLS: RXIFLSES (Bitfield-Mask: 0x07)        */
/* =========================================================  IMSC  ========================================================== */
#define MDR_UART1_IMSC_RIM_IM_Pos         (0UL)                     /*!< MDR_UART1 IMSC: RIM_IM (Bit 0)                        */
#define MDR_UART1_IMSC_RIM_IM_Msk         (0x1UL)                   /*!< MDR_UART1 IMSC: RIM_IM (Bitfield-Mask: 0x01)          */
#define MDR_UART1_IMSC_STCM_IM_Pos        (1UL)                     /*!< MDR_UART1 IMSC: STCM_IM (Bit 1)                       */
#define MDR_UART1_IMSC_STCM_IM_Msk        (0x2UL)                   /*!< MDR_UART1 IMSC: STCM_IM (Bitfield-Mask: 0x01)         */
#define MDR_UART1_IMSC_DCDM_IM_Pos        (2UL)                     /*!< MDR_UART1 IMSC: DCDM_IM (Bit 2)                       */
#define MDR_UART1_IMSC_DCDM_IM_Msk        (0x4UL)                   /*!< MDR_UART1 IMSC: DCDM_IM (Bitfield-Mask: 0x01)         */
#define MDR_UART1_IMSC_DSRM_IM_Pos        (3UL)                     /*!< MDR_UART1 IMSC: DSRM_IM (Bit 3)                       */
#define MDR_UART1_IMSC_DSRM_IM_Msk        (0x8UL)                   /*!< MDR_UART1 IMSC: DSRM_IM (Bitfield-Mask: 0x01)         */
#define MDR_UART1_IMSC_RX_IM_Pos          (4UL)                     /*!< MDR_UART1 IMSC: RX_IM (Bit 4)                         */
#define MDR_UART1_IMSC_RX_IM_Msk          (0x10UL)                  /*!< MDR_UART1 IMSC: RX_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_TX_IM_Pos          (5UL)                     /*!< MDR_UART1 IMSC: TX_IM (Bit 5)                         */
#define MDR_UART1_IMSC_TX_IM_Msk          (0x20UL)                  /*!< MDR_UART1 IMSC: TX_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_RT_IM_Pos          (6UL)                     /*!< MDR_UART1 IMSC: RT_IM (Bit 6)                         */
#define MDR_UART1_IMSC_RT_IM_Msk          (0x40UL)                  /*!< MDR_UART1 IMSC: RT_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_FE_IM_Pos          (7UL)                     /*!< MDR_UART1 IMSC: FE_IM (Bit 7)                         */
#define MDR_UART1_IMSC_FE_IM_Msk          (0x80UL)                  /*!< MDR_UART1 IMSC: FE_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_PE_IM_Pos          (8UL)                     /*!< MDR_UART1 IMSC: PE_IM (Bit 8)                         */
#define MDR_UART1_IMSC_PE_IM_Msk          (0x100UL)                 /*!< MDR_UART1 IMSC: PE_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_BE_IM_Pos          (9UL)                     /*!< MDR_UART1 IMSC: BE_IM (Bit 9)                         */
#define MDR_UART1_IMSC_BE_IM_Msk          (0x200UL)                 /*!< MDR_UART1 IMSC: BE_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_OE_IM_Pos          (10UL)                    /*!< MDR_UART1 IMSC: OE_IM (Bit 10)                        */
#define MDR_UART1_IMSC_OE_IM_Msk          (0x400UL)                 /*!< MDR_UART1 IMSC: OE_IM (Bitfield-Mask: 0x01)           */
#define MDR_UART1_IMSC_RNE_IM_Pos         (11UL)                    /*!< MDR_UART1 IMSC: RNE_IM (Bit 11)                       */
#define MDR_UART1_IMSC_RNE_IM_Msk         (0x800UL)                 /*!< MDR_UART1 IMSC: RNE_IM (Bitfield-Mask: 0x01)          */
#define MDR_UART1_IMSC_TFE_IM_Pos         (12UL)                    /*!< MDR_UART1 IMSC: TFE_IM (Bit 12)                       */
#define MDR_UART1_IMSC_TFE_IM_Msk         (0x1000UL)                /*!< MDR_UART1 IMSC: TFE_IM (Bitfield-Mask: 0x01)          */
#define MDR_UART1_IMSC_TBSY_IM_Pos        (13UL)                    /*!< MDR_UART1 IMSC: TBSY_IM (Bit 13)                      */
#define MDR_UART1_IMSC_TBSY_IM_Msk        (0x2000UL)                /*!< MDR_UART1 IMSC: TBSY_IM (Bitfield-Mask: 0x01)         */
/* ==========================================================  RIS  ========================================================== */
#define MDR_UART1_RIS_RIM_RIS_Pos         (0UL)                     /*!< MDR_UART1 RIS: RIM_RIS (Bit 0)                        */
#define MDR_UART1_RIS_RIM_RIS_Msk         (0x1UL)                   /*!< MDR_UART1 RIS: RIM_RIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_RIS_STCM_RIS_Pos        (1UL)                     /*!< MDR_UART1 RIS: STCM_RIS (Bit 1)                       */
#define MDR_UART1_RIS_STCM_RIS_Msk        (0x2UL)                   /*!< MDR_UART1 RIS: STCM_RIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_RIS_DCDM_RIS_Pos        (2UL)                     /*!< MDR_UART1 RIS: DCDM_RIS (Bit 2)                       */
#define MDR_UART1_RIS_DCDM_RIS_Msk        (0x4UL)                   /*!< MDR_UART1 RIS: DCDM_RIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_RIS_DSRM_RIS_Pos        (3UL)                     /*!< MDR_UART1 RIS: DSRM_RIS (Bit 3)                       */
#define MDR_UART1_RIS_DSRM_RIS_Msk        (0x8UL)                   /*!< MDR_UART1 RIS: DSRM_RIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_RIS_RX_RIS_Pos          (4UL)                     /*!< MDR_UART1 RIS: RX_RIS (Bit 4)                         */
#define MDR_UART1_RIS_RX_RIS_Msk          (0x10UL)                  /*!< MDR_UART1 RIS: RX_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_TX_RIS_Pos          (5UL)                     /*!< MDR_UART1 RIS: TX_RIS (Bit 5)                         */
#define MDR_UART1_RIS_TX_RIS_Msk          (0x20UL)                  /*!< MDR_UART1 RIS: TX_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_RT_RIS_Pos          (6UL)                     /*!< MDR_UART1 RIS: RT_RIS (Bit 6)                         */
#define MDR_UART1_RIS_RT_RIS_Msk          (0x40UL)                  /*!< MDR_UART1 RIS: RT_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_FE_RIS_Pos          (7UL)                     /*!< MDR_UART1 RIS: FE_RIS (Bit 7)                         */
#define MDR_UART1_RIS_FE_RIS_Msk          (0x80UL)                  /*!< MDR_UART1 RIS: FE_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_PE_RIS_Pos          (8UL)                     /*!< MDR_UART1 RIS: PE_RIS (Bit 8)                         */
#define MDR_UART1_RIS_PE_RIS_Msk          (0x100UL)                 /*!< MDR_UART1 RIS: PE_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_BE_RIS_Pos          (9UL)                     /*!< MDR_UART1 RIS: BE_RIS (Bit 9)                         */
#define MDR_UART1_RIS_BE_RIS_Msk          (0x200UL)                 /*!< MDR_UART1 RIS: BE_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_OE_RIS_Pos          (10UL)                    /*!< MDR_UART1 RIS: OE_RIS (Bit 10)                        */
#define MDR_UART1_RIS_OE_RIS_Msk          (0x400UL)                 /*!< MDR_UART1 RIS: OE_RIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_RIS_RNE_RIS_Pos         (11UL)                    /*!< MDR_UART1 RIS: RNE_RIS (Bit 11)                       */
#define MDR_UART1_RIS_RNE_RIS_Msk         (0x800UL)                 /*!< MDR_UART1 RIS: RNE_RIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_RIS_TFE_RIS_Pos         (12UL)                    /*!< MDR_UART1 RIS: TFE_RIS (Bit 12)                       */
#define MDR_UART1_RIS_TFE_RIS_Msk         (0x1000UL)                /*!< MDR_UART1 RIS: TFE_RIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_RIS_TBSY_RIS_Pos        (13UL)                    /*!< MDR_UART1 RIS: TBSY_RIS (Bit 13)                      */
#define MDR_UART1_RIS_TBSY_RIS_Msk        (0x2000UL)                /*!< MDR_UART1 RIS: TBSY_RIS (Bitfield-Mask: 0x01)         */
/* ==========================================================  MIS  ========================================================== */
#define MDR_UART1_MIS_RIM_MIS_Pos         (0UL)                     /*!< MDR_UART1 MIS: RIM_MIS (Bit 0)                        */
#define MDR_UART1_MIS_RIM_MIS_Msk         (0x1UL)                   /*!< MDR_UART1 MIS: RIM_MIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_MIS_STCM_MIS_Pos        (1UL)                     /*!< MDR_UART1 MIS: STCM_MIS (Bit 1)                       */
#define MDR_UART1_MIS_STCM_MIS_Msk        (0x2UL)                   /*!< MDR_UART1 MIS: STCM_MIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_MIS_DCDM_MIS_Pos        (2UL)                     /*!< MDR_UART1 MIS: DCDM_MIS (Bit 2)                       */
#define MDR_UART1_MIS_DCDM_MIS_Msk        (0x4UL)                   /*!< MDR_UART1 MIS: DCDM_MIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_MIS_DSRM_MIS_Pos        (3UL)                     /*!< MDR_UART1 MIS: DSRM_MIS (Bit 3)                       */
#define MDR_UART1_MIS_DSRM_MIS_Msk        (0x8UL)                   /*!< MDR_UART1 MIS: DSRM_MIS (Bitfield-Mask: 0x01)         */
#define MDR_UART1_MIS_RX_MIS_Pos          (4UL)                     /*!< MDR_UART1 MIS: RX_MIS (Bit 4)                         */
#define MDR_UART1_MIS_RX_MIS_Msk          (0x10UL)                  /*!< MDR_UART1 MIS: RX_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_TX_MIS_Pos          (5UL)                     /*!< MDR_UART1 MIS: TX_MIS (Bit 5)                         */
#define MDR_UART1_MIS_TX_MIS_Msk          (0x20UL)                  /*!< MDR_UART1 MIS: TX_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_RT_MIS_Pos          (6UL)                     /*!< MDR_UART1 MIS: RT_MIS (Bit 6)                         */
#define MDR_UART1_MIS_RT_MIS_Msk          (0x40UL)                  /*!< MDR_UART1 MIS: RT_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_FE_MIS_Pos          (7UL)                     /*!< MDR_UART1 MIS: FE_MIS (Bit 7)                         */
#define MDR_UART1_MIS_FE_MIS_Msk          (0x80UL)                  /*!< MDR_UART1 MIS: FE_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_PE_MIS_Pos          (8UL)                     /*!< MDR_UART1 MIS: PE_MIS (Bit 8)                         */
#define MDR_UART1_MIS_PE_MIS_Msk          (0x100UL)                 /*!< MDR_UART1 MIS: PE_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_BE_MIS_Pos          (9UL)                     /*!< MDR_UART1 MIS: BE_MIS (Bit 9)                         */
#define MDR_UART1_MIS_BE_MIS_Msk          (0x200UL)                 /*!< MDR_UART1 MIS: BE_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_OE_MIS_Pos          (10UL)                    /*!< MDR_UART1 MIS: OE_MIS (Bit 10)                        */
#define MDR_UART1_MIS_OE_MIS_Msk          (0x400UL)                 /*!< MDR_UART1 MIS: OE_MIS (Bitfield-Mask: 0x01)           */
#define MDR_UART1_MIS_RNE_MIS_Pos         (11UL)                    /*!< MDR_UART1 MIS: RNE_MIS (Bit 11)                       */
#define MDR_UART1_MIS_RNE_MIS_Msk         (0x800UL)                 /*!< MDR_UART1 MIS: RNE_MIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_MIS_TFE_MIS_Pos         (12UL)                    /*!< MDR_UART1 MIS: TFE_MIS (Bit 12)                       */
#define MDR_UART1_MIS_TFE_MIS_Msk         (0x1000UL)                /*!< MDR_UART1 MIS: TFE_MIS (Bitfield-Mask: 0x01)          */
#define MDR_UART1_MIS_TBSY_MIS_Pos        (13UL)                    /*!< MDR_UART1 MIS: TBSY_MIS (Bit 13)                      */
#define MDR_UART1_MIS_TBSY_MIS_Msk        (0x2000UL)                /*!< MDR_UART1 MIS: TBSY_MIS (Bitfield-Mask: 0x01)         */
/* ==========================================================  ICR  ========================================================== */
#define MDR_UART1_ICR_RIM_IC_Pos          (0UL)                     /*!< MDR_UART1 ICR: RIM_IC (Bit 0)                         */
#define MDR_UART1_ICR_RIM_IC_Msk          (0x1UL)                   /*!< MDR_UART1 ICR: RIM_IC (Bitfield-Mask: 0x01)           */
#define MDR_UART1_ICR_STCM_IC_Pos         (1UL)                     /*!< MDR_UART1 ICR: STCM_IC (Bit 1)                        */
#define MDR_UART1_ICR_STCM_IC_Msk         (0x2UL)                   /*!< MDR_UART1 ICR: STCM_IC (Bitfield-Mask: 0x01)          */
#define MDR_UART1_ICR_DCDM_IC_Pos         (2UL)                     /*!< MDR_UART1 ICR: DCDM_IC (Bit 2)                        */
#define MDR_UART1_ICR_DCDM_IC_Msk         (0x4UL)                   /*!< MDR_UART1 ICR: DCDM_IC (Bitfield-Mask: 0x01)          */
#define MDR_UART1_ICR_DSRM_IC_Pos         (3UL)                     /*!< MDR_UART1 ICR: DSRM_IC (Bit 3)                        */
#define MDR_UART1_ICR_DSRM_IC_Msk         (0x8UL)                   /*!< MDR_UART1 ICR: DSRM_IC (Bitfield-Mask: 0x01)          */
#define MDR_UART1_ICR_RX_IC_Pos           (4UL)                     /*!< MDR_UART1 ICR: RX_IC (Bit 4)                          */
#define MDR_UART1_ICR_RX_IC_Msk           (0x10UL)                  /*!< MDR_UART1 ICR: RX_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_TX_IC_Pos           (5UL)                     /*!< MDR_UART1 ICR: TX_IC (Bit 5)                          */
#define MDR_UART1_ICR_TX_IC_Msk           (0x20UL)                  /*!< MDR_UART1 ICR: TX_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_RT_IC_Pos           (6UL)                     /*!< MDR_UART1 ICR: RT_IC (Bit 6)                          */
#define MDR_UART1_ICR_RT_IC_Msk           (0x40UL)                  /*!< MDR_UART1 ICR: RT_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_FE_IC_Pos           (7UL)                     /*!< MDR_UART1 ICR: FE_IC (Bit 7)                          */
#define MDR_UART1_ICR_FE_IC_Msk           (0x80UL)                  /*!< MDR_UART1 ICR: FE_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_PE_IC_Pos           (8UL)                     /*!< MDR_UART1 ICR: PE_IC (Bit 8)                          */
#define MDR_UART1_ICR_PE_IC_Msk           (0x100UL)                 /*!< MDR_UART1 ICR: PE_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_BE_IC_Pos           (9UL)                     /*!< MDR_UART1 ICR: BE_IC (Bit 9)                          */
#define MDR_UART1_ICR_BE_IC_Msk           (0x200UL)                 /*!< MDR_UART1 ICR: BE_IC (Bitfield-Mask: 0x01)            */
#define MDR_UART1_ICR_OE_IC_Pos           (10UL)                    /*!< MDR_UART1 ICR: OE_IC (Bit 10)                         */
#define MDR_UART1_ICR_OE_IC_Msk           (0x400UL)                 /*!< MDR_UART1 ICR: OE_IC (Bitfield-Mask: 0x01)            */
/* =========================================================  DMACR  ========================================================= */
#define MDR_UART1_DMACR_RXDMAE_Pos        (0UL)                     /*!< MDR_UART1 DMACR: RXDMAE (Bit 0)                       */
#define MDR_UART1_DMACR_RXDMAE_Msk        (0x1UL)                   /*!< MDR_UART1 DMACR: RXDMAE (Bitfield-Mask: 0x01)         */
#define MDR_UART1_DMACR_TXDMAE_Pos        (1UL)                     /*!< MDR_UART1 DMACR: TXDMAE (Bit 1)                       */
#define MDR_UART1_DMACR_TXDMAE_Msk        (0x2UL)                   /*!< MDR_UART1 DMACR: TXDMAE (Bitfield-Mask: 0x01)         */
#define MDR_UART1_DMACR_DMAonErr_Pos      (2UL)                     /*!< MDR_UART1 DMACR: DMAonErr (Bit 2)                     */
#define MDR_UART1_DMACR_DMAonErr_Msk      (0x4UL)                   /*!< MDR_UART1 DMACR: DMAonErr (Bitfield-Mask: 0x01)       */
/* ==========================================================  TCR  ========================================================== */
#define MDR_UART1_TCR_ITEN_Pos            (0UL)                     /*!< MDR_UART1 TCR: ITEN (Bit 0)                           */
#define MDR_UART1_TCR_ITEN_Msk            (0x1UL)                   /*!< MDR_UART1 TCR: ITEN (Bitfield-Mask: 0x01)             */
#define MDR_UART1_TCR_TestFIFO_Pos        (1UL)                     /*!< MDR_UART1 TCR: TestFIFO (Bit 1)                       */
#define MDR_UART1_TCR_TestFIFO_Msk        (0x2UL)                   /*!< MDR_UART1 TCR: TestFIFO (Bitfield-Mask: 0x01)         */
#define MDR_UART1_TCR_SIRTest_Pos         (2UL)                     /*!< MDR_UART1 TCR: SIRTest (Bit 2)                        */
#define MDR_UART1_TCR_SIRTest_Msk         (0x4UL)                   /*!< MDR_UART1 TCR: SIRTest (Bitfield-Mask: 0x01)          */

/** @} */ /* End of group PosMask_peripherals */


/* =========================================================================================================================== */
/* ================                           Enumerated Values Peripheral Section                            ================ */
/* =========================================================================================================================== */


/** @addtogroup EnumValue_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                       MDR_RST_CLOCK                                       ================ */
/* =========================================================================================================================== */

/* ==========================================================  KEY  ========================================================== */
/* ========================================================  MAX_CLK  ======================================================== */
/* ==========================================  MDR_RST_CLOCK MAX_CLK Select [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_MAX_CLK_Select                                              */
  MDR_RST_CLOCK_MAX_CLK_Select_HSI     = 0,     /*!< HSI : MAX_CLOCK is HSI                                                    */
  MDR_RST_CLOCK_MAX_CLK_Select_HSI_div2 = 1,    /*!< HSI_div2 : MAX_CLOCK is HSI/2                                             */
  MDR_RST_CLOCK_MAX_CLK_Select_HSE0    = 2,     /*!< HSE0 : MAX_CLOCK is HSE0                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_HSE0_div2 = 3,   /*!< HSE0_div2 : MAX_CLOCK is HSE0/2                                           */
  MDR_RST_CLOCK_MAX_CLK_Select_HSE1    = 4,     /*!< HSE1 : MAX_CLOCK is HSE1                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_HSE1_div2 = 5,   /*!< HSE1_div2 : MAX_CLOCK is HSE1/2                                           */
  MDR_RST_CLOCK_MAX_CLK_Select_LSI     = 6,     /*!< LSI : MAX_CLOCK is LSI                                                    */
  MDR_RST_CLOCK_MAX_CLK_Select_LSE     = 7,     /*!< LSE : MAX_CLOCK is LSE                                                    */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL0    = 8,     /*!< PLL0 : MAX_CLOCK is PLL0                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL1    = 9,     /*!< PLL1 : MAX_CLOCK is PLL1                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL2    = 10,    /*!< PLL2 : MAX_CLOCK is PLL2                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL3    = 11,    /*!< PLL3 : MAX_CLOCK is PLL3                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL4    = 12,    /*!< PLL4 : MAX_CLOCK is PLL4                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL5    = 13,    /*!< PLL5 : MAX_CLOCK is PLL5                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL6    = 14,    /*!< PLL6 : MAX_CLOCK is PLL6                                                  */
  MDR_RST_CLOCK_MAX_CLK_Select_PLL7    = 15,    /*!< PLL7 : MAX_CLOCK is PLL7                                                  */
} MDR_RST_CLOCK_MAX_CLK_Select_Enum;

/* ========================================================  CPU_CLK  ======================================================== */
/* =====================================  MDR_RST_CLOCK CPU_CLK EN_CHK_EVENT0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0                                       */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK EN_CHK_EVENT1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1                                       */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK EN_CHK_EVENT2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2                                       */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK EN_CHK_EVENT3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3                                       */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_CPU_CLK_EN_CHK_EVENT3_Enum;

/* =========================================  MDR_RST_CLOCK CPU_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_EN_CHK                                              */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_CPU_CLK_EN_CHK_On      = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_CPU_CLK_EN_CHK_Enum;

/* ===================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ===================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0                                      */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1                                      */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2                                      */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK CPU_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3                                      */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_CPU_CLK_CLR_CHK_EVENT3_Enum;

/* =======================================================  PER0_CLK  ======================================================== */
/* =======================================  MDR_RST_CLOCK PER0_CLK RST_CLK_EN [0..0]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN                                         */
  MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_RST_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER0_CLK BKP_CLK_EN [1..1]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN                                         */
  MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_BKP_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER0_CLK PWR_CLK_EN [2..2]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN                                         */
  MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PWR_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK FTCNTR_CLK_EN [3..3]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN                                      */
  MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_FTCNTR_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER0_CLK WDT_CLK_EN [4..4]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN                                         */
  MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_WDT_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK DMA_CLK_EN [11..11]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN                                         */
  MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_DMA_CLK_EN_Enum;

/* =====================================  MDR_RST_CLOCK PER0_CLK PortA_CLK_EN [13..13]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN                                       */
  MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PortA_CLK_EN_Enum;

/* =====================================  MDR_RST_CLOCK PER0_CLK PortB_CLK_EN [14..14]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN                                       */
  MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PortB_CLK_EN_Enum;

/* =====================================  MDR_RST_CLOCK PER0_CLK PortC_CLK_EN [15..15]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN                                       */
  MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PortC_CLK_EN_Enum;

/* =====================================  MDR_RST_CLOCK PER0_CLK PortD_CLK_EN [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN                                       */
  MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PortD_CLK_EN_Enum;

/* =====================================  MDR_RST_CLOCK PER0_CLK PortE_CLK_EN [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN                                       */
  MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_PortE_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK SPW1_CLK_EN [21..21]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_SPW1_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK SPW2_CLK_EN [22..22]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_SPW2_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK TIM1_CLK_EN [23..23]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_TIM1_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK TIM2_CLK_EN [24..24]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_TIM2_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK TIM3_CLK_EN [25..25]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_TIM3_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK TIM4_CLK_EN [26..26]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_TIM4_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK CAN1_CLK_EN [29..29]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_CAN1_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER0_CLK CAN2_CLK_EN [30..30]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN                                        */
  MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER0_CLK_CAN2_CLK_EN_Enum;

/* =======================================================  PER1_CLK  ======================================================== */
/* =======================================  MDR_RST_CLOCK PER1_CLK SSP1_CLK_EN [2..2]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP1_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER1_CLK SSP2_CLK_EN [3..3]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP2_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER1_CLK SSP3_CLK_EN [4..4]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP3_CLK_EN_Enum;

/* =======================================  MDR_RST_CLOCK PER1_CLK SSP4_CLK_EN [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP4_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK UART1_CLK_EN [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN                                       */
  MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_UART1_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK UART2_CLK_EN [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN                                       */
  MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_UART2_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK MIL1_CLK_EN [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_MIL1_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK MIL2_CLK_EN [21..21]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_MIL2_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK MIL3_CLK_EN [25..25]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_MIL3_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK CRC_CLK_EN [28..28]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN                                         */
  MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_CRC_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK ECC_CLK_EN [29..29]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN                                         */
  MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN_Off = 0,    /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN_On = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_ECC_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK SSP5_CLK_EN [30..30]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP5_CLK_EN_Enum;

/* ======================================  MDR_RST_CLOCK PER1_CLK SSP6_CLK_EN [31..31]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN                                        */
  MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN_Off = 0,   /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN_On = 1,    /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PER1_CLK_SSP6_CLK_EN_Enum;

/* =======================================================  CPU_CHK0  ======================================================== */
/* =======================================================  CPU_CHK1  ======================================================== */
/* =======================================================  CPU_CHK2  ======================================================== */
/* =======================================================  CPU_STAT  ======================================================== */
/* ========================================  MDR_RST_CLOCK CPU_STAT EVENT0 [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_STAT_EVENT0                                             */
  MDR_RST_CLOCK_CPU_STAT_EVENT0_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_CPU_STAT_EVENT0_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_CPU_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK CPU_STAT EVENT1 [17..17]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_STAT_EVENT1                                             */
  MDR_RST_CLOCK_CPU_STAT_EVENT1_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_CPU_STAT_EVENT1_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_CPU_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK CPU_STAT EVENT2 [18..18]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_STAT_EVENT2                                             */
  MDR_RST_CLOCK_CPU_STAT_EVENT2_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_CPU_STAT_EVENT2_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_CPU_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK CPU_STAT EVENT3 [19..19]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CPU_STAT_EVENT3                                             */
  MDR_RST_CLOCK_CPU_STAT_EVENT3_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_CPU_STAT_EVENT3_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_CPU_STAT_EVENT3_Enum;

/* ========================================================  LSI_CLK  ======================================================== */
/* =====================================  MDR_RST_CLOCK LSI_CLK EN_CHK_EVENT0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0                                       */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK EN_CHK_EVENT1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1                                       */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK EN_CHK_EVENT2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2                                       */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK EN_CHK_EVENT3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3                                       */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSI_CLK_EN_CHK_EVENT3_Enum;

/* =========================================  MDR_RST_CLOCK LSI_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_EN_CHK                                              */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSI_CLK_EN_CHK_On      = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSI_CLK_EN_CHK_Enum;

/* ===================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ===================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0                                      */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1                                      */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2                                      */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK LSI_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3                                      */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSI_CLK_CLR_CHK_EVENT3_Enum;

/* =======================================================  LSI_CHK0  ======================================================== */
/* =======================================================  LSI_CHK1  ======================================================== */
/* =======================================================  LSI_CHK2  ======================================================== */
/* =======================================================  LSI_STAT  ======================================================== */
/* ========================================  MDR_RST_CLOCK LSI_STAT EVENT0 [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_EVENT0                                             */
  MDR_RST_CLOCK_LSI_STAT_EVENT0_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSI_STAT_EVENT0_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSI_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK LSI_STAT EVENT1 [17..17]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_EVENT1                                             */
  MDR_RST_CLOCK_LSI_STAT_EVENT1_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSI_STAT_EVENT1_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSI_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK LSI_STAT EVENT2 [18..18]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_EVENT2                                             */
  MDR_RST_CLOCK_LSI_STAT_EVENT2_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSI_STAT_EVENT2_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSI_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK LSI_STAT EVENT3 [19..19]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_EVENT3                                             */
  MDR_RST_CLOCK_LSI_STAT_EVENT3_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSI_STAT_EVENT3_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSI_STAT_EVENT3_Enum;

/* =========================================  MDR_RST_CLOCK LSI_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_READY                                              */
  MDR_RST_CLOCK_LSI_STAT_READY_Off     = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_LSI_STAT_READY_On      = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_LSI_STAT_READY_Enum;

/* =========================================  MDR_RST_CLOCK LSI_STAT Error [21..21]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSI_STAT_Error                                              */
  MDR_RST_CLOCK_LSI_STAT_Error_Off     = 0,     /*!< Off : Inactive state                                                      */
  MDR_RST_CLOCK_LSI_STAT_Error_On      = 1,     /*!< On : Ready Fault                                                          */
} MDR_RST_CLOCK_LSI_STAT_Error_Enum;

/* =======================================================  HSI_STAT  ======================================================== */
/* =========================================  MDR_RST_CLOCK HSI_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSI_STAT_READY                                              */
  MDR_RST_CLOCK_HSI_STAT_READY_Off     = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_HSI_STAT_READY_On      = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_HSI_STAT_READY_Enum;

/* =========================================  MDR_RST_CLOCK HSI_STAT Error [21..21]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSI_STAT_Error                                              */
  MDR_RST_CLOCK_HSI_STAT_Error_Off     = 0,     /*!< Off : Inactive state                                                      */
  MDR_RST_CLOCK_HSI_STAT_Error_On      = 1,     /*!< On : Ready Fault                                                          */
} MDR_RST_CLOCK_HSI_STAT_Error_Enum;

/* ========================================================  LSE_CLK  ======================================================== */
/* =====================================  MDR_RST_CLOCK LSE_CLK EN_CHK_EVENT0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0                                       */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK EN_CHK_EVENT1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1                                       */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK EN_CHK_EVENT2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2                                       */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK EN_CHK_EVENT3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3                                       */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3_On = 1,   /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSE_CLK_EN_CHK_EVENT3_Enum;

/* =========================================  MDR_RST_CLOCK LSE_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_EN_CHK                                              */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_LSE_CLK_EN_CHK_On      = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_LSE_CLK_EN_CHK_Enum;

/* ===================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ===================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                              */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                  */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0                                      */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1                                      */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2                                      */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK LSE_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3                                      */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                  */
  MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                      */
} MDR_RST_CLOCK_LSE_CLK_CLR_CHK_EVENT3_Enum;

/* =======================================================  LSE_CHK0  ======================================================== */
/* =======================================================  LSE_CHK1  ======================================================== */
/* =======================================================  LSE_CHK2  ======================================================== */
/* =======================================================  LSE_STAT  ======================================================== */
/* ========================================  MDR_RST_CLOCK LSE_STAT EVENT0 [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_STAT_EVENT0                                             */
  MDR_RST_CLOCK_LSE_STAT_EVENT0_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSE_STAT_EVENT0_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSE_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK LSE_STAT EVENT1 [17..17]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_STAT_EVENT1                                             */
  MDR_RST_CLOCK_LSE_STAT_EVENT1_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSE_STAT_EVENT1_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSE_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK LSE_STAT EVENT2 [18..18]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_STAT_EVENT2                                             */
  MDR_RST_CLOCK_LSE_STAT_EVENT2_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSE_STAT_EVENT2_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSE_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK LSE_STAT EVENT3 [19..19]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_STAT_EVENT3                                             */
  MDR_RST_CLOCK_LSE_STAT_EVENT3_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_LSE_STAT_EVENT3_On     = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_LSE_STAT_EVENT3_Enum;

/* =========================================  MDR_RST_CLOCK LSE_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_LSE_STAT_READY                                              */
  MDR_RST_CLOCK_LSE_STAT_READY_Off     = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_LSE_STAT_READY_On      = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_LSE_STAT_READY_Enum;

/* =======================================================  HSE0_CLK  ======================================================== */
/* =====================================  MDR_RST_CLOCK HSE0_CLK EN_CHK_EVENT0 [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0                                      */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK HSE0_CLK EN_CHK_EVENT1 [17..17]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1                                      */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK HSE0_CLK EN_CHK_EVENT2 [18..18]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2                                      */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK HSE0_CLK EN_CHK_EVENT3 [19..19]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3                                      */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_EN_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_EN_CHK                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_EN_CHK_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_EN_CHK_Enum;

/* ==================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ==================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* ====================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0                                     */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT0_Enum;

/* ====================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1                                     */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT1_Enum;

/* ====================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2                                     */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT2_Enum;

/* ====================================  MDR_RST_CLOCK HSE0_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3                                     */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE0_CLK_CLR_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_CLK HSE_ON [27..27]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_HSE_ON                                             */
  MDR_RST_CLOCK_HSE0_CLK_HSE_ON_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_HSE_ON_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_HSE_ON_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_CLK HSE_BYP [28..28]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_HSE_BYP                                            */
  MDR_RST_CLOCK_HSE0_CLK_HSE_BYP_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_HSE_BYP_On    = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_HSE_BYP_Enum;

/* =======================================  MDR_RST_CLOCK HSE0_CLK FILTER_EN [29..29]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_CLK_FILTER_EN                                          */
  MDR_RST_CLOCK_HSE0_CLK_FILTER_EN_Off = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE0_CLK_FILTER_EN_On  = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE0_CLK_FILTER_EN_Enum;

/* =======================================================  HSE0_CHK0  ======================================================= */
/* =======================================================  HSE0_CHK1  ======================================================= */
/* =======================================================  HSE0_CHK2  ======================================================= */
/* =======================================================  HSE0_STAT  ======================================================= */
/* ========================================  MDR_RST_CLOCK HSE0_STAT EVENT0 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_STAT_EVENT0                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT0_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT0_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE0_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_STAT EVENT1 [17..17]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_STAT_EVENT1                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT1_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE0_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_STAT EVENT2 [18..18]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_STAT_EVENT2                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT2_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE0_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_STAT EVENT3 [19..19]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_STAT_EVENT3                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE0_STAT_EVENT3_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE0_STAT_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE0_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE0_STAT_READY                                             */
  MDR_RST_CLOCK_HSE0_STAT_READY_Off    = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_HSE0_STAT_READY_On     = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_HSE0_STAT_READY_Enum;

/* =======================================================  HSE1_CLK  ======================================================== */
/* =====================================  MDR_RST_CLOCK HSE1_CLK EN_CHK_EVENT0 [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0                                      */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK HSE1_CLK EN_CHK_EVENT1 [17..17]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1                                      */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK HSE1_CLK EN_CHK_EVENT2 [18..18]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2                                      */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK HSE1_CLK EN_CHK_EVENT3 [19..19]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3                                      */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_EN_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_EN_CHK                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_EN_CHK_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_EN_CHK_Enum;

/* ==================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ==================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* ====================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0                                     */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT0_Enum;

/* ====================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1                                     */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT1_Enum;

/* ====================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2                                     */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT2_Enum;

/* ====================================  MDR_RST_CLOCK HSE1_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3                                     */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_HSE1_CLK_CLR_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_CLK HSE_ON [27..27]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_HSE_ON                                             */
  MDR_RST_CLOCK_HSE1_CLK_HSE_ON_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_HSE_ON_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_HSE_ON_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_CLK HSE_BYP [28..28]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_HSE_BYP                                            */
  MDR_RST_CLOCK_HSE1_CLK_HSE_BYP_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_HSE_BYP_On    = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_HSE_BYP_Enum;

/* =======================================  MDR_RST_CLOCK HSE1_CLK FILTER_EN [29..29]  ======================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_CLK_FILTER_EN                                          */
  MDR_RST_CLOCK_HSE1_CLK_FILTER_EN_Off = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_HSE1_CLK_FILTER_EN_On  = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_HSE1_CLK_FILTER_EN_Enum;

/* =======================================================  HSE1_CHK0  ======================================================= */
/* =======================================================  HSE1_CHK1  ======================================================= */
/* =======================================================  HSE1_CHK2  ======================================================= */
/* =======================================================  HSE1_STAT  ======================================================= */
/* ========================================  MDR_RST_CLOCK HSE1_STAT EVENT0 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_STAT_EVENT0                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT0_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT0_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE1_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_STAT EVENT1 [17..17]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_STAT_EVENT1                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT1_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE1_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_STAT EVENT2 [18..18]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_STAT_EVENT2                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT2_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE1_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_STAT EVENT3 [19..19]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_STAT_EVENT3                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_HSE1_STAT_EVENT3_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_HSE1_STAT_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK HSE1_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_HSE1_STAT_READY                                             */
  MDR_RST_CLOCK_HSE1_STAT_READY_Off    = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_HSE1_STAT_READY_On     = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_HSE1_STAT_READY_Enum;

/* =======================================================  PLL0_CLK  ======================================================== */
/* ==========================================  MDR_RST_CLOCK PLL0_CLK PLL_Q [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_PLL_Q                                              */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div1    = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div2    = 1,     /*!< div2 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div3    = 2,     /*!< div3 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div4    = 3,     /*!< div4 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div5    = 4,     /*!< div5 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div6    = 5,     /*!< div6 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div7    = 6,     /*!< div7 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div8    = 7,     /*!< div8 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div9    = 8,     /*!< div9 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div10   = 9,     /*!< div10 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div11   = 10,    /*!< div11 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div12   = 11,    /*!< div12 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div13   = 12,    /*!< div13 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div14   = 13,    /*!< div14 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div15   = 14,    /*!< div15 : Divider                                                           */
  MDR_RST_CLOCK_PLL0_CLK_PLL_Q_div16   = 15,    /*!< div16 : Divider                                                           */
} MDR_RST_CLOCK_PLL0_CLK_PLL_Q_Enum;

/* ===========================================  MDR_RST_CLOCK PLL0_CLK DV [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_DV                                                 */
  MDR_RST_CLOCK_PLL0_CLK_DV_div1       = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL0_CLK_DV_div2       = 1,     /*!< div2 : Divider                                                            */
} MDR_RST_CLOCK_PLL0_CLK_DV_Enum;

/* =====================================  MDR_RST_CLOCK PLL0_CLK EN_CHK_EVENT0 [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0                                      */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK PLL0_CLK EN_CHK_EVENT1 [17..17]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1                                      */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK PLL0_CLK EN_CHK_EVENT2 [18..18]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2                                      */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK PLL0_CLK EN_CHK_EVENT3 [19..19]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3                                      */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_EN_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_EN_CHK                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_EN_CHK_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_EN_CHK_Enum;

/* ==================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ==================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* ====================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0                                     */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT0_Enum;

/* ====================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1                                     */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT1_Enum;

/* ====================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2                                     */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT2_Enum;

/* ====================================  MDR_RST_CLOCK PLL0_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3                                     */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL0_CLK_CLR_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_CLK PLL_ON [27..27]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_PLL_ON                                             */
  MDR_RST_CLOCK_PLL0_CLK_PLL_ON_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL0_CLK_PLL_ON_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL0_CLK_PLL_ON_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_CLK PLL_RLD [28..28]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_PLL_RLD                                            */
  MDR_RST_CLOCK_PLL0_CLK_PLL_RLD_Inactive = 0,  /*!< Inactive : Inactive state                                                 */
  MDR_RST_CLOCK_PLL0_CLK_PLL_RLD_Reload = 1,    /*!< Reload : Reload PLL                                                       */
} MDR_RST_CLOCK_PLL0_CLK_PLL_RLD_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_CLK SELECT [29..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_CLK_SELECT                                             */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSI    = 0,     /*!< HSI : HSI signal                                                          */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSI_div2 = 1,   /*!< HSI_div2 : HSI/2 signal                                                   */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSE0   = 2,     /*!< HSE0 : HSE0 signal                                                        */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSE0_div2 = 3,  /*!< HSE0_div2 : HSE0/2 signal                                                 */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSE1   = 4,     /*!< HSE1 : HSE1 signal                                                        */
  MDR_RST_CLOCK_PLL0_CLK_SELECT_HSE1_div2 = 5,  /*!< HSE1_div2 : HSE1/2 signal                                                 */
} MDR_RST_CLOCK_PLL0_CLK_SELECT_Enum;

/* =======================================================  PLL0_CHK0  ======================================================= */
/* =======================================================  PLL0_CHK1  ======================================================= */
/* =======================================================  PLL0_CHK2  ======================================================= */
/* =======================================================  PLL0_STAT  ======================================================= */
/* ========================================  MDR_RST_CLOCK PLL0_STAT EVENT0 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_STAT_EVENT0                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT0_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT0_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL0_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_STAT EVENT1 [17..17]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_STAT_EVENT1                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT1_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL0_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_STAT EVENT2 [18..18]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_STAT_EVENT2                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT2_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL0_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_STAT EVENT3 [19..19]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_STAT_EVENT3                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL0_STAT_EVENT3_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL0_STAT_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL0_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL0_STAT_READY                                             */
  MDR_RST_CLOCK_PLL0_STAT_READY_Off    = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_PLL0_STAT_READY_On     = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_PLL0_STAT_READY_Enum;

/* =======================================================  PLL1_CLK  ======================================================== */
/* ==========================================  MDR_RST_CLOCK PLL1_CLK PLL_Q [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_PLL_Q                                              */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div1    = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div2    = 1,     /*!< div2 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div3    = 2,     /*!< div3 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div4    = 3,     /*!< div4 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div5    = 4,     /*!< div5 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div6    = 5,     /*!< div6 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div7    = 6,     /*!< div7 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div8    = 7,     /*!< div8 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div9    = 8,     /*!< div9 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div10   = 9,     /*!< div10 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div11   = 10,    /*!< div11 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div12   = 11,    /*!< div12 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div13   = 12,    /*!< div13 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div14   = 13,    /*!< div14 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div15   = 14,    /*!< div15 : Divider                                                           */
  MDR_RST_CLOCK_PLL1_CLK_PLL_Q_div16   = 15,    /*!< div16 : Divider                                                           */
} MDR_RST_CLOCK_PLL1_CLK_PLL_Q_Enum;

/* ===========================================  MDR_RST_CLOCK PLL1_CLK DV [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_DV                                                 */
  MDR_RST_CLOCK_PLL1_CLK_DV_div1       = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL1_CLK_DV_div2       = 1,     /*!< div2 : Divider                                                            */
} MDR_RST_CLOCK_PLL1_CLK_DV_Enum;

/* =====================================  MDR_RST_CLOCK PLL1_CLK EN_CHK_EVENT0 [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0                                      */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK PLL1_CLK EN_CHK_EVENT1 [17..17]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1                                      */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK PLL1_CLK EN_CHK_EVENT2 [18..18]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2                                      */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK PLL1_CLK EN_CHK_EVENT3 [19..19]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3                                      */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_EN_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_EN_CHK                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_EN_CHK_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_EN_CHK_Enum;

/* ==================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ==================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* ====================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0                                     */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT0_Enum;

/* ====================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1                                     */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT1_Enum;

/* ====================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2                                     */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT2_Enum;

/* ====================================  MDR_RST_CLOCK PLL1_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3                                     */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL1_CLK_CLR_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_CLK PLL_ON [27..27]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_PLL_ON                                             */
  MDR_RST_CLOCK_PLL1_CLK_PLL_ON_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL1_CLK_PLL_ON_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL1_CLK_PLL_ON_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_CLK PLL_RLD [28..28]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_PLL_RLD                                            */
  MDR_RST_CLOCK_PLL1_CLK_PLL_RLD_Inactive = 0,  /*!< Inactive : Inactive state                                                 */
  MDR_RST_CLOCK_PLL1_CLK_PLL_RLD_Reload = 1,    /*!< Reload : Reload PLL                                                       */
} MDR_RST_CLOCK_PLL1_CLK_PLL_RLD_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_CLK SELECT [29..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_CLK_SELECT                                             */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSI    = 0,     /*!< HSI : HSI signal                                                          */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSI_div2 = 1,   /*!< HSI_div2 : HSI/2 signal                                                   */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSE0   = 2,     /*!< HSE0 : HSE0 signal                                                        */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSE0_div2 = 3,  /*!< HSE0_div2 : HSE0/2 signal                                                 */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSE1   = 4,     /*!< HSE1 : HSE1 signal                                                        */
  MDR_RST_CLOCK_PLL1_CLK_SELECT_HSE1_div2 = 5,  /*!< HSE1_div2 : HSE1/2 signal                                                 */
} MDR_RST_CLOCK_PLL1_CLK_SELECT_Enum;

/* =======================================================  PLL1_CHK0  ======================================================= */
/* =======================================================  PLL1_CHK1  ======================================================= */
/* =======================================================  PLL1_CHK2  ======================================================= */
/* =======================================================  PLL1_STAT  ======================================================= */
/* ========================================  MDR_RST_CLOCK PLL1_STAT EVENT0 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_STAT_EVENT0                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT0_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT0_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL1_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_STAT EVENT1 [17..17]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_STAT_EVENT1                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT1_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL1_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_STAT EVENT2 [18..18]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_STAT_EVENT2                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT2_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL1_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_STAT EVENT3 [19..19]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_STAT_EVENT3                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL1_STAT_EVENT3_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL1_STAT_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL1_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL1_STAT_READY                                             */
  MDR_RST_CLOCK_PLL1_STAT_READY_Off    = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_PLL1_STAT_READY_On     = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_PLL1_STAT_READY_Enum;

/* =======================================================  PLL2_CLK  ======================================================== */
/* ==========================================  MDR_RST_CLOCK PLL2_CLK PLL_Q [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_PLL_Q                                              */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div1    = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div2    = 1,     /*!< div2 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div3    = 2,     /*!< div3 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div4    = 3,     /*!< div4 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div5    = 4,     /*!< div5 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div6    = 5,     /*!< div6 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div7    = 6,     /*!< div7 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div8    = 7,     /*!< div8 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div9    = 8,     /*!< div9 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div10   = 9,     /*!< div10 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div11   = 10,    /*!< div11 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div12   = 11,    /*!< div12 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div13   = 12,    /*!< div13 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div14   = 13,    /*!< div14 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div15   = 14,    /*!< div15 : Divider                                                           */
  MDR_RST_CLOCK_PLL2_CLK_PLL_Q_div16   = 15,    /*!< div16 : Divider                                                           */
} MDR_RST_CLOCK_PLL2_CLK_PLL_Q_Enum;

/* ===========================================  MDR_RST_CLOCK PLL2_CLK DV [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_DV                                                 */
  MDR_RST_CLOCK_PLL2_CLK_DV_div1       = 0,     /*!< div1 : Divider                                                            */
  MDR_RST_CLOCK_PLL2_CLK_DV_div2       = 1,     /*!< div2 : Divider                                                            */
} MDR_RST_CLOCK_PLL2_CLK_DV_Enum;

/* =====================================  MDR_RST_CLOCK PLL2_CLK EN_CHK_EVENT0 [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0                                      */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT0_Enum;

/* =====================================  MDR_RST_CLOCK PLL2_CLK EN_CHK_EVENT1 [17..17]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1                                      */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT1_Enum;

/* =====================================  MDR_RST_CLOCK PLL2_CLK EN_CHK_EVENT2 [18..18]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2                                      */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT2_Enum;

/* =====================================  MDR_RST_CLOCK PLL2_CLK EN_CHK_EVENT3 [19..19]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3                                      */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3_Off = 0, /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3_On = 1,  /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_EN_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_CLK EN_CHK [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_EN_CHK                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_EN_CHK_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_EN_CHK_Enum;

/* ==================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_SHIFT_REG0 [21..21]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG0_Enum;

/* ==================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_SHIFT_REG1 [22..22]  =================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1_Inactive = 0,/*!< Inactive : No action                                             */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1_Clear = 1,/*!< Clear : Clear level                                                 */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_SHIFT_REG1_Enum;

/* ====================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_EVENT0 [23..23]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0                                     */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT0_Enum;

/* ====================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_EVENT1 [24..24]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1                                     */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT1_Enum;

/* ====================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_EVENT2 [25..25]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2                                     */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT2_Enum;

/* ====================================  MDR_RST_CLOCK PLL2_CLK CLR_CHK_EVENT3 [26..26]  ===================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3                                     */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3_Inactive = 0,/*!< Inactive : No action                                                 */
  MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3_Clear = 1,/*!< Clear : Clear level                                                     */
} MDR_RST_CLOCK_PLL2_CLK_CLR_CHK_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_CLK PLL_ON [27..27]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_PLL_ON                                             */
  MDR_RST_CLOCK_PLL2_CLK_PLL_ON_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_RST_CLOCK_PLL2_CLK_PLL_ON_On     = 1,     /*!< On : Enable                                                               */
} MDR_RST_CLOCK_PLL2_CLK_PLL_ON_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_CLK PLL_RLD [28..28]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_PLL_RLD                                            */
  MDR_RST_CLOCK_PLL2_CLK_PLL_RLD_Inactive = 0,  /*!< Inactive : Inactive state                                                 */
  MDR_RST_CLOCK_PLL2_CLK_PLL_RLD_Reload = 1,    /*!< Reload : Reload PLL                                                       */
} MDR_RST_CLOCK_PLL2_CLK_PLL_RLD_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_CLK SELECT [29..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_CLK_SELECT                                             */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSI    = 0,     /*!< HSI : HSI signal                                                          */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSI_div2 = 1,   /*!< HSI_div2 : HSI/2 signal                                                   */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSE0   = 2,     /*!< HSE0 : HSE0 signal                                                        */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSE0_div2 = 3,  /*!< HSE0_div2 : HSE0/2 signal                                                 */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSE1   = 4,     /*!< HSE1 : HSE1 signal                                                        */
  MDR_RST_CLOCK_PLL2_CLK_SELECT_HSE1_div2 = 5,  /*!< HSE1_div2 : HSE1/2 signal                                                 */
} MDR_RST_CLOCK_PLL2_CLK_SELECT_Enum;

/* =======================================================  PLL2_CHK0  ======================================================= */
/* =======================================================  PLL2_CHK1  ======================================================= */
/* =======================================================  PLL2_CHK2  ======================================================= */
/* =======================================================  PLL2_STAT  ======================================================= */
/* ========================================  MDR_RST_CLOCK PLL2_STAT EVENT0 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_STAT_EVENT0                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT0_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT0_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL2_STAT_EVENT0_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_STAT EVENT1 [17..17]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_STAT_EVENT1                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT1_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL2_STAT_EVENT1_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_STAT EVENT2 [18..18]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_STAT_EVENT2                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT2_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL2_STAT_EVENT2_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_STAT EVENT3 [19..19]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_STAT_EVENT3                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_RST_CLOCK_PLL2_STAT_EVENT3_On    = 1,     /*!< On : Active                                                               */
} MDR_RST_CLOCK_PLL2_STAT_EVENT3_Enum;

/* ========================================  MDR_RST_CLOCK PLL2_STAT READY [20..20]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_PLL2_STAT_READY                                             */
  MDR_RST_CLOCK_PLL2_STAT_READY_Off    = 0,     /*!< Off : Clock not Ready                                                     */
  MDR_RST_CLOCK_PLL2_STAT_READY_On     = 1,     /*!< On : Clock Ready                                                          */
} MDR_RST_CLOCK_PLL2_STAT_READY_Enum;

/* =======================================================  CAN1_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK CAN1_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CAN1_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_CAN1_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_CAN1_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_CAN1_CLK_CLK_EN_Enum;

/* =======================================================  CAN2_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK CAN2_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_CAN2_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_CAN2_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_CAN2_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_CAN2_CLK_CLK_EN_Enum;

/* =======================================================  TIM1_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK TIM1_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_TIM1_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_TIM1_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_TIM1_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_TIM1_CLK_CLK_EN_Enum;

/* =======================================================  TIM2_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK TIM2_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_TIM2_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_TIM2_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_TIM2_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_TIM2_CLK_CLK_EN_Enum;

/* =======================================================  TIM3_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK TIM3_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_TIM3_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_TIM3_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_TIM3_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_TIM3_CLK_CLK_EN_Enum;

/* =======================================================  TIM4_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK TIM4_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_TIM4_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_TIM4_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_TIM4_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_TIM4_CLK_CLK_EN_Enum;

/* =======================================================  MIL1_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK MIL1_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_MIL1_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_MIL1_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_MIL1_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_MIL1_CLK_CLK_EN_Enum;

/* =======================================================  MIL2_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK MIL2_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_MIL2_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_MIL2_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_MIL2_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_MIL2_CLK_CLK_EN_Enum;

/* =======================================================  MIL3_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK MIL3_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_MIL3_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_MIL3_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_MIL3_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_MIL3_CLK_CLK_EN_Enum;

/* =======================================================  MIL4_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK MIL4_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_MIL4_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_MIL4_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_MIL4_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_MIL4_CLK_CLK_EN_Enum;

/* =======================================================  SPW1_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SPW1_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SPW1_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SPW1_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SPW1_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SPW1_CLK_CLK_EN_Enum;

/* =======================================================  SPW2_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SPW2_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SPW2_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SPW2_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SPW2_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SPW2_CLK_CLK_EN_Enum;

/* =======================================================  UART1_CLK  ======================================================= */
/* ========================================  MDR_RST_CLOCK UART1_CLK CLK_EN [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_UART1_CLK_CLK_EN                                            */
  MDR_RST_CLOCK_UART1_CLK_CLK_EN_Off   = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_UART1_CLK_CLK_EN_On    = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_UART1_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK UART1_CLK SELECT [28..31]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_UART1_CLK_SELECT                                            */
  MDR_RST_CLOCK_UART1_CLK_SELECT_HSI   = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_UART1_CLK_SELECT_HSE0  = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_UART1_CLK_SELECT_HSE1  = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_UART1_CLK_SELECT_LSI   = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_UART1_CLK_SELECT_LSE   = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_UART1_CLK_SELECT_PLL0  = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_UART1_CLK_SELECT_PLL1  = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_UART1_CLK_SELECT_PLL2  = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_UART1_CLK_SELECT_MAX_CLK = 13,  /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_UART1_CLK_SELECT_Enum;

/* =======================================================  UART2_CLK  ======================================================= */
/* ========================================  MDR_RST_CLOCK UART2_CLK CLK_EN [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_UART2_CLK_CLK_EN                                            */
  MDR_RST_CLOCK_UART2_CLK_CLK_EN_Off   = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_UART2_CLK_CLK_EN_On    = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_UART2_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK UART2_CLK SELECT [28..31]  ======================================== */
typedef enum {                                  /*!< MDR_RST_CLOCK_UART2_CLK_SELECT                                            */
  MDR_RST_CLOCK_UART2_CLK_SELECT_HSI   = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_UART2_CLK_SELECT_HSE0  = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_UART2_CLK_SELECT_HSE1  = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_UART2_CLK_SELECT_LSI   = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_UART2_CLK_SELECT_LSE   = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_UART2_CLK_SELECT_PLL0  = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_UART2_CLK_SELECT_PLL1  = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_UART2_CLK_SELECT_PLL2  = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_UART2_CLK_SELECT_MAX_CLK = 13,  /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_UART2_CLK_SELECT_Enum;

/* =======================================================  SSP1_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP1_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP1_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP1_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP1_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP1_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP1_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP1_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP1_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP1_CLK_SELECT_Enum;

/* =======================================================  SSP2_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP2_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP2_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP2_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP2_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP2_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP2_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP2_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP2_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP2_CLK_SELECT_Enum;

/* =======================================================  SSP3_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP3_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP3_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP3_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP3_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP3_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP3_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP3_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP3_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP3_CLK_SELECT_Enum;

/* =======================================================  SSP4_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP4_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP4_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP4_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP4_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP4_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP4_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP4_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP4_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP4_CLK_SELECT_Enum;

/* =======================================================  SSP5_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP5_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP5_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP5_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP5_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP5_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP5_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP5_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP5_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP5_CLK_SELECT_Enum;

/* =======================================================  SSP6_CLK  ======================================================== */
/* ========================================  MDR_RST_CLOCK SSP6_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP6_CLK_CLK_EN                                             */
  MDR_RST_CLOCK_SSP6_CLK_CLK_EN_Off    = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_SSP6_CLK_CLK_EN_On     = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_SSP6_CLK_CLK_EN_Enum;

/* ========================================  MDR_RST_CLOCK SSP6_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_SSP6_CLK_SELECT                                             */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_HSI    = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_HSE0   = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_HSE1   = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_LSI    = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_LSE    = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_PLL0   = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_PLL1   = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_PLL2   = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_SSP6_CLK_SELECT_MAX_CLK = 13,   /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_SSP6_CLK_SELECT_Enum;

/* ========================================================  RTC_CLK  ======================================================== */
/* =========================================  MDR_RST_CLOCK RTC_CLK CLK_EN [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_RTC_CLK_CLK_EN                                              */
  MDR_RST_CLOCK_RTC_CLK_CLK_EN_Off     = 0,     /*!< Off : Clock Off                                                           */
  MDR_RST_CLOCK_RTC_CLK_CLK_EN_On      = 1,     /*!< On : Clock On                                                             */
} MDR_RST_CLOCK_RTC_CLK_CLK_EN_Enum;

/* =========================================  MDR_RST_CLOCK RTC_CLK SELECT [28..31]  ========================================= */
typedef enum {                                  /*!< MDR_RST_CLOCK_RTC_CLK_SELECT                                              */
  MDR_RST_CLOCK_RTC_CLK_SELECT_HSI     = 0,     /*!< HSI : Clock Source                                                        */
  MDR_RST_CLOCK_RTC_CLK_SELECT_HSE0    = 1,     /*!< HSE0 : Clock Source                                                       */
  MDR_RST_CLOCK_RTC_CLK_SELECT_HSE1    = 2,     /*!< HSE1 : Clock Source                                                       */
  MDR_RST_CLOCK_RTC_CLK_SELECT_LSI     = 3,     /*!< LSI : Clock Source                                                        */
  MDR_RST_CLOCK_RTC_CLK_SELECT_LSE     = 4,     /*!< LSE : Clock Source                                                        */
  MDR_RST_CLOCK_RTC_CLK_SELECT_PLL0    = 5,     /*!< PLL0 : Clock Source                                                       */
  MDR_RST_CLOCK_RTC_CLK_SELECT_PLL1    = 6,     /*!< PLL1 : Clock Source                                                       */
  MDR_RST_CLOCK_RTC_CLK_SELECT_PLL2    = 7,     /*!< PLL2 : Clock Source                                                       */
  MDR_RST_CLOCK_RTC_CLK_SELECT_MAX_CLK = 13,    /*!< MAX_CLK : Clock Source                                                    */
} MDR_RST_CLOCK_RTC_CLK_SELECT_Enum;



/* =========================================================================================================================== */
/* ================                                          MDR_BKP                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  REG  ========================================================== */
/* ==========================================================  KEY  ========================================================== */
/* ======================================================  REG_60_TMR0  ====================================================== */
/* ============================================  MDR_BKP REG_60_TMR0 FPOR [7..7]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_FPOR                                                  */
  MDR_BKP_REG_60_TMR0_FPOR_Bootloader  = 0,     /*!< Bootloader : Bootloader active                                            */
  MDR_BKP_REG_60_TMR0_FPOR_Completed   = 1,     /*!< Completed : Bootloader completed                                          */
} MDR_BKP_REG_60_TMR0_FPOR_Enum;

/* =========================================  MDR_BKP REG_60_TMR0 S_UccReset [8..8]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_UccReset                                            */
  MDR_BKP_REG_60_TMR0_S_UccReset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_UccReset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_UccReset_Enum;

/* ==========================================  MDR_BKP REG_60_TMR0 S_RSTn0 [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_RSTn0                                               */
  MDR_BKP_REG_60_TMR0_S_RSTn0_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_RSTn0_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_RSTn0_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 S_FT_Reset [10..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_FT_Reset                                            */
  MDR_BKP_REG_60_TMR0_S_FT_Reset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_FT_Reset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_FT_Reset_Enum;

/* =======================================  MDR_BKP REG_60_TMR0 S_WDT_Reset [11..11]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_WDT_Reset                                           */
  MDR_BKP_REG_60_TMR0_S_WDT_Reset_Off  = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_WDT_Reset_On   = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_WDT_Reset_Enum;

/* =========================================  MDR_BKP REG_60_TMR0 S_RSTn1 [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_RSTn1                                               */
  MDR_BKP_REG_60_TMR0_S_RSTn1_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_RSTn1_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_RSTn1_Enum;

/* =========================================  MDR_BKP REG_60_TMR0 S_OVRSTn [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_OVRSTn                                              */
  MDR_BKP_REG_60_TMR0_S_OVRSTn_Off     = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_OVRSTn_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_OVRSTn_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 S_SYSRSTn [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_S_SYSRSTn                                             */
  MDR_BKP_REG_60_TMR0_S_SYSRSTn_Off    = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_S_SYSRSTn_On     = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_S_SYSRSTn_Enum;

/* =======================================  MDR_BKP REG_60_TMR0 JTAG_Enable [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_JTAG_Enable                                           */
  MDR_BKP_REG_60_TMR0_JTAG_Enable_On   = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR0_JTAG_Enable_Off  = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR0_JTAG_Enable_Enum;

/* =====================================  MDR_BKP REG_60_TMR0 LimEn_LDO_DUcc0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0                                       */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc0_Enum;

/* =====================================  MDR_BKP REG_60_TMR0 LimEn_LDO_DUcc1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1                                       */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc1_Enum;

/* =====================================  MDR_BKP REG_60_TMR0 LimEn_LDO_DUcc2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2                                       */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc2_Enum;

/* =====================================  MDR_BKP REG_60_TMR0 LimEn_LDO_DUcc3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3                                       */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_DUcc3_Enum;

/* ======================================  MDR_BKP REG_60_TMR0 LimEn_LDO_BUcc [20..20]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc                                        */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc_Off = 0,   /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc_On = 1,    /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_BUcc_Enum;

/* ======================================  MDR_BKP REG_60_TMR0 LimEn_LDO_PLL [21..21]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL                                         */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL_Off = 0,    /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL_On = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_LimEn_LDO_PLL_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 ERR_REG60x [25..25]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_ERR_REG60x                                            */
  MDR_BKP_REG_60_TMR0_ERR_REG60x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_ERR_REG60x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_ERR_REG60x_Enum;

/* ======================================  MDR_BKP REG_60_TMR0 ERR_REG61x_62x [26..26]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_ERR_REG61x_62x                                        */
  MDR_BKP_REG_60_TMR0_ERR_REG61x_62x_Off = 0,   /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_ERR_REG61x_62x_On = 1,    /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_ERR_REG61x_62x_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 ERR_REG63x [27..27]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_ERR_REG63x                                            */
  MDR_BKP_REG_60_TMR0_ERR_REG63x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR0_ERR_REG63x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR0_ERR_REG63x_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 PORSTn_En [28..28]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_PORSTn_En                                             */
  MDR_BKP_REG_60_TMR0_PORSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR0_PORSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR0_PORSTn_En_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 OVRSTn_En [29..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_OVRSTn_En                                             */
  MDR_BKP_REG_60_TMR0_OVRSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR0_OVRSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR0_OVRSTn_En_Enum;

/* =========================================  MDR_BKP REG_60_TMR0 CLR_ERR [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_CLR_ERR                                               */
  MDR_BKP_REG_60_TMR0_CLR_ERR_Inactive = 0,     /*!< Inactive : Disable                                                        */
  MDR_BKP_REG_60_TMR0_CLR_ERR_Clear    = 1,     /*!< Clear : Clear Errors                                                      */
} MDR_BKP_REG_60_TMR0_CLR_ERR_Enum;

/* ========================================  MDR_BKP REG_60_TMR0 ERR_IRQ_EN [31..31]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR0_ERR_IRQ_EN                                            */
  MDR_BKP_REG_60_TMR0_ERR_IRQ_EN_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR0_ERR_IRQ_EN_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR0_ERR_IRQ_EN_Enum;

/* ======================================================  REG_61_TMR0  ====================================================== */
/* ========================================  MDR_BKP REG_61_TMR0 LDO0_SRILow [0..2]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO0_SRILow                                           */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR0_LDO0_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR0_LDO0_SRILow_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO0_Trim [3..5]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO0_Trim                                             */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO0_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR0_LDO0_Trim_Enum;

/* ==========================================  MDR_BKP REG_61_TMR0 LDO0_En [6..6]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO0_En                                               */
  MDR_BKP_REG_61_TMR0_LDO0_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR0_LDO0_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR0_LDO0_En_Enum;

/* ==========================================  MDR_BKP REG_61_TMR0 LDO0_RDY [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO0_RDY                                              */
  MDR_BKP_REG_61_TMR0_LDO0_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR0_LDO0_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR0_LDO0_RDY_Enum;

/* ========================================  MDR_BKP REG_61_TMR0 LDO1_SRILow [8..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO1_SRILow                                           */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR0_LDO1_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR0_LDO1_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR0 LDO1_Trim [11..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO1_Trim                                             */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO1_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR0_LDO1_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO1_En [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO1_En                                               */
  MDR_BKP_REG_61_TMR0_LDO1_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR0_LDO1_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR0_LDO1_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO1_RDY [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO1_RDY                                              */
  MDR_BKP_REG_61_TMR0_LDO1_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR0_LDO1_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR0_LDO1_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR0 LDO2_SRILow [16..18]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO2_SRILow                                           */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR0_LDO2_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR0_LDO2_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR0 LDO2_Trim [19..21]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO2_Trim                                             */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO2_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR0_LDO2_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO2_En [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO2_En                                               */
  MDR_BKP_REG_61_TMR0_LDO2_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR0_LDO2_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR0_LDO2_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO2_RDY [23..23]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO2_RDY                                              */
  MDR_BKP_REG_61_TMR0_LDO2_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR0_LDO2_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR0_LDO2_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR0 LDO3_SRILow [24..26]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO3_SRILow                                           */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR0_LDO3_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR0_LDO3_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR0 LDO3_Trim [27..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO3_Trim                                             */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR0_LDO3_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR0_LDO3_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO3_En [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO3_En                                               */
  MDR_BKP_REG_61_TMR0_LDO3_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR0_LDO3_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR0_LDO3_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR0 LDO3_RDY [31..31]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR0_LDO3_RDY                                              */
  MDR_BKP_REG_61_TMR0_LDO3_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR0_LDO3_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR0_LDO3_RDY_Enum;

/* ======================================================  REG_62_TMR0  ====================================================== */
/* ======================================  MDR_BKP REG_62_TMR0 LDO_BUcc_SRILow [0..2]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow                                       */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                          */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                          */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                         */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                             */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                            */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                          */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                            */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                           */
} MDR_BKP_REG_62_TMR0_LDO_BUcc_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR0 LDO_BUcc_Trim [3..5]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim                                         */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_add_0v1 = 0,/*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                      */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_sub_0v1 = 7,/*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR0_LDO_BUcc_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR0 LDO_BUcc_En [6..6]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_BUcc_En                                           */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_En_Off  = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_En_On   = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR0_LDO_BUcc_En_Enum;

/* ========================================  MDR_BKP REG_62_TMR0 LDO_BUcc_RDY [7..7]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY                                          */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY_NotReady = 0,/*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY_Ready = 1,   /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR0_LDO_BUcc_RDY_Enum;

/* ======================================  MDR_BKP REG_62_TMR0 LDO_PLL_SRILow [8..10]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow                                        */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                           */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                           */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                          */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                             */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                           */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                             */
  MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                            */
} MDR_BKP_REG_62_TMR0_LDO_PLL_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR0 LDO_PLL_Trim [11..13]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_PLL_Trim                                          */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_add_0v1 = 0, /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_sub_0v1 = 7, /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR0_LDO_PLL_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR0 LDO_PLL_En [14..14]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_PLL_En                                            */
  MDR_BKP_REG_62_TMR0_LDO_PLL_En_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR0_LDO_PLL_En_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR0_LDO_PLL_En_Enum;

/* =======================================  MDR_BKP REG_62_TMR0 LDO_PLL_RDY [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_LDO_PLL_RDY                                           */
  MDR_BKP_REG_62_TMR0_LDO_PLL_RDY_NotReady = 0, /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR0_LDO_PLL_RDY_Ready = 1,    /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR0_LDO_PLL_RDY_Enum;

/* =========================================  MDR_BKP REG_62_TMR0 Trim_Ref [28..30]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR0_Trim_Ref                                              */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr0     = 0,     /*!< Tr0 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr1     = 1,     /*!< Tr1 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr2     = 2,     /*!< Tr2 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr3     = 3,     /*!< Tr3 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr4     = 4,     /*!< Tr4 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr5     = 5,     /*!< Tr5 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr6     = 6,     /*!< Tr6 : Trim                                                                */
  MDR_BKP_REG_62_TMR0_Trim_Ref_Tr7     = 7,     /*!< Tr7 : Trim                                                                */
} MDR_BKP_REG_62_TMR0_Trim_Ref_Enum;

/* ======================================================  REG_63_TMR0  ====================================================== */
/* ===========================================  MDR_BKP REG_63_TMR0 LSE_On [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSE_On                                                */
  MDR_BKP_REG_63_TMR0_LSE_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSE_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSE_On_Enum;

/* ==========================================  MDR_BKP REG_63_TMR0 LSE_BYP [1..1]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSE_BYP                                               */
  MDR_BKP_REG_63_TMR0_LSE_BYP_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSE_BYP_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSE_BYP_Enum;

/* ==========================================  MDR_BKP REG_63_TMR0 RTC_Sel [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_RTC_Sel                                               */
  MDR_BKP_REG_63_TMR0_RTC_Sel_LSI      = 0,     /*!< LSI : LSI Clock                                                           */
  MDR_BKP_REG_63_TMR0_RTC_Sel_LSE      = 1,     /*!< LSE : LSE Clock                                                           */
  MDR_BKP_REG_63_TMR0_RTC_Sel_RTCCLK   = 2,     /*!< RTCCLK : RTCCLK Clock                                                     */
} MDR_BKP_REG_63_TMR0_RTC_Sel_Enum;

/* ===========================================  MDR_BKP REG_63_TMR0 RTC_En [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_RTC_En                                                */
  MDR_BKP_REG_63_TMR0_RTC_En_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_RTC_En_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_RTC_En_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 LSE_RDY [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSE_RDY                                               */
  MDR_BKP_REG_63_TMR0_LSE_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSE_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSE_RDY_Enum;

/* =======================================  MDR_BKP REG_63_TMR0 LSE_FilterEn [14..14]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSE_FilterEn                                          */
  MDR_BKP_REG_63_TMR0_LSE_FilterEn_Off = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSE_FilterEn_On  = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSE_FilterEn_Enum;

/* ==========================================  MDR_BKP REG_63_TMR0 LSI_On [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSI_On                                                */
  MDR_BKP_REG_63_TMR0_LSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 LSI_Trim [16..20]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSI_Trim                                              */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max8    = 0,     /*!< Max8 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max7    = 1,     /*!< Max7 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max6    = 2,     /*!< Max6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max5    = 3,     /*!< Max5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max4    = 4,     /*!< Max4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max3    = 5,     /*!< Max3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max2    = 6,     /*!< Max2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Max1    = 7,     /*!< Max1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Typical = 8,     /*!< Typical : LSI Default                                                     */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min1    = 9,     /*!< Min1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min2    = 10,    /*!< Min2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min3    = 11,    /*!< Min3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min4    = 12,    /*!< Min4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min5    = 13,    /*!< Min5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min6    = 14,    /*!< Min6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR0_LSI_Trim_Min7    = 15,    /*!< Min7 : LSI Trim                                                           */
} MDR_BKP_REG_63_TMR0_LSI_Trim_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 LSI_RDY [21..21]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_LSI_RDY                                               */
  MDR_BKP_REG_63_TMR0_LSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_LSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_LSI_RDY_Enum;

/* ==========================================  MDR_BKP REG_63_TMR0 HSI_On [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_HSI_On                                                */
  MDR_BKP_REG_63_TMR0_HSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_HSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_HSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 HSI_RDY [23..23]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_HSI_RDY                                               */
  MDR_BKP_REG_63_TMR0_HSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_HSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_HSI_RDY_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 STANDBY [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_STANDBY                                               */
  MDR_BKP_REG_63_TMR0_STANDBY_Inactive = 0,     /*!< Inactive : No Action                                                      */
  MDR_BKP_REG_63_TMR0_STANDBY_GoStandby = 1,    /*!< GoStandby : Standby power off                                             */
} MDR_BKP_REG_63_TMR0_STANDBY_Enum;

/* =========================================  MDR_BKP REG_63_TMR0 RTC_RST [31..31]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR0_RTC_RST                                               */
  MDR_BKP_REG_63_TMR0_RTC_RST_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR0_RTC_RST_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR0_RTC_RST_Enum;

/* ======================================================  REG_60_TMR1  ====================================================== */
/* ============================================  MDR_BKP REG_60_TMR1 FPOR [7..7]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_FPOR                                                  */
  MDR_BKP_REG_60_TMR1_FPOR_Bootloader  = 0,     /*!< Bootloader : Bootloader active                                            */
  MDR_BKP_REG_60_TMR1_FPOR_Completed   = 1,     /*!< Completed : Bootloader completed                                          */
} MDR_BKP_REG_60_TMR1_FPOR_Enum;

/* =========================================  MDR_BKP REG_60_TMR1 S_UccReset [8..8]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_UccReset                                            */
  MDR_BKP_REG_60_TMR1_S_UccReset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_UccReset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_UccReset_Enum;

/* ==========================================  MDR_BKP REG_60_TMR1 S_RSTn0 [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_RSTn0                                               */
  MDR_BKP_REG_60_TMR1_S_RSTn0_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_RSTn0_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_RSTn0_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 S_FT_Reset [10..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_FT_Reset                                            */
  MDR_BKP_REG_60_TMR1_S_FT_Reset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_FT_Reset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_FT_Reset_Enum;

/* =======================================  MDR_BKP REG_60_TMR1 S_WDT_Reset [11..11]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_WDT_Reset                                           */
  MDR_BKP_REG_60_TMR1_S_WDT_Reset_Off  = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_WDT_Reset_On   = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_WDT_Reset_Enum;

/* =========================================  MDR_BKP REG_60_TMR1 S_RSTn1 [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_RSTn1                                               */
  MDR_BKP_REG_60_TMR1_S_RSTn1_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_RSTn1_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_RSTn1_Enum;

/* =========================================  MDR_BKP REG_60_TMR1 S_OVRSTn [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_OVRSTn                                              */
  MDR_BKP_REG_60_TMR1_S_OVRSTn_Off     = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_OVRSTn_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_OVRSTn_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 S_SYSRSTn [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_S_SYSRSTn                                             */
  MDR_BKP_REG_60_TMR1_S_SYSRSTn_Off    = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_S_SYSRSTn_On     = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_S_SYSRSTn_Enum;

/* =======================================  MDR_BKP REG_60_TMR1 JTAG_Enable [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_JTAG_Enable                                           */
  MDR_BKP_REG_60_TMR1_JTAG_Enable_On   = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR1_JTAG_Enable_Off  = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR1_JTAG_Enable_Enum;

/* =====================================  MDR_BKP REG_60_TMR1 LimEn_LDO_DUcc0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0                                       */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc0_Enum;

/* =====================================  MDR_BKP REG_60_TMR1 LimEn_LDO_DUcc1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1                                       */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc1_Enum;

/* =====================================  MDR_BKP REG_60_TMR1 LimEn_LDO_DUcc2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2                                       */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc2_Enum;

/* =====================================  MDR_BKP REG_60_TMR1 LimEn_LDO_DUcc3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3                                       */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_DUcc3_Enum;

/* ======================================  MDR_BKP REG_60_TMR1 LimEn_LDO_BUcc [20..20]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc                                        */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc_Off = 0,   /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc_On = 1,    /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_BUcc_Enum;

/* ======================================  MDR_BKP REG_60_TMR1 LimEn_LDO_PLL [21..21]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL                                         */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL_Off = 0,    /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL_On = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_LimEn_LDO_PLL_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 ERR_REG60x [25..25]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_ERR_REG60x                                            */
  MDR_BKP_REG_60_TMR1_ERR_REG60x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_ERR_REG60x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_ERR_REG60x_Enum;

/* ======================================  MDR_BKP REG_60_TMR1 ERR_REG61x_62x [26..26]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_ERR_REG61x_62x                                        */
  MDR_BKP_REG_60_TMR1_ERR_REG61x_62x_Off = 0,   /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_ERR_REG61x_62x_On = 1,    /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_ERR_REG61x_62x_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 ERR_REG63x [27..27]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_ERR_REG63x                                            */
  MDR_BKP_REG_60_TMR1_ERR_REG63x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR1_ERR_REG63x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR1_ERR_REG63x_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 PORSTn_En [28..28]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_PORSTn_En                                             */
  MDR_BKP_REG_60_TMR1_PORSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR1_PORSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR1_PORSTn_En_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 OVRSTn_En [29..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_OVRSTn_En                                             */
  MDR_BKP_REG_60_TMR1_OVRSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR1_OVRSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR1_OVRSTn_En_Enum;

/* =========================================  MDR_BKP REG_60_TMR1 CLR_ERR [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_CLR_ERR                                               */
  MDR_BKP_REG_60_TMR1_CLR_ERR_Inactive = 0,     /*!< Inactive : Disable                                                        */
  MDR_BKP_REG_60_TMR1_CLR_ERR_Clear    = 1,     /*!< Clear : Clear Errors                                                      */
} MDR_BKP_REG_60_TMR1_CLR_ERR_Enum;

/* ========================================  MDR_BKP REG_60_TMR1 ERR_IRQ_EN [31..31]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR1_ERR_IRQ_EN                                            */
  MDR_BKP_REG_60_TMR1_ERR_IRQ_EN_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR1_ERR_IRQ_EN_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR1_ERR_IRQ_EN_Enum;

/* ======================================================  REG_61_TMR1  ====================================================== */
/* ========================================  MDR_BKP REG_61_TMR1 LDO0_SRILow [0..2]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO0_SRILow                                           */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR1_LDO0_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR1_LDO0_SRILow_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO0_Trim [3..5]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO0_Trim                                             */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO0_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR1_LDO0_Trim_Enum;

/* ==========================================  MDR_BKP REG_61_TMR1 LDO0_En [6..6]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO0_En                                               */
  MDR_BKP_REG_61_TMR1_LDO0_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR1_LDO0_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR1_LDO0_En_Enum;

/* ==========================================  MDR_BKP REG_61_TMR1 LDO0_RDY [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO0_RDY                                              */
  MDR_BKP_REG_61_TMR1_LDO0_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR1_LDO0_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR1_LDO0_RDY_Enum;

/* ========================================  MDR_BKP REG_61_TMR1 LDO1_SRILow [8..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO1_SRILow                                           */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR1_LDO1_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR1_LDO1_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR1 LDO1_Trim [11..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO1_Trim                                             */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO1_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR1_LDO1_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO1_En [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO1_En                                               */
  MDR_BKP_REG_61_TMR1_LDO1_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR1_LDO1_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR1_LDO1_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO1_RDY [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO1_RDY                                              */
  MDR_BKP_REG_61_TMR1_LDO1_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR1_LDO1_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR1_LDO1_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR1 LDO2_SRILow [16..18]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO2_SRILow                                           */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR1_LDO2_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR1_LDO2_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR1 LDO2_Trim [19..21]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO2_Trim                                             */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO2_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR1_LDO2_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO2_En [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO2_En                                               */
  MDR_BKP_REG_61_TMR1_LDO2_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR1_LDO2_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR1_LDO2_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO2_RDY [23..23]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO2_RDY                                              */
  MDR_BKP_REG_61_TMR1_LDO2_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR1_LDO2_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR1_LDO2_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR1 LDO3_SRILow [24..26]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO3_SRILow                                           */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR1_LDO3_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR1_LDO3_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR1 LDO3_Trim [27..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO3_Trim                                             */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR1_LDO3_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR1_LDO3_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO3_En [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO3_En                                               */
  MDR_BKP_REG_61_TMR1_LDO3_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR1_LDO3_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR1_LDO3_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR1 LDO3_RDY [31..31]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR1_LDO3_RDY                                              */
  MDR_BKP_REG_61_TMR1_LDO3_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR1_LDO3_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR1_LDO3_RDY_Enum;

/* ======================================================  REG_62_TMR1  ====================================================== */
/* ======================================  MDR_BKP REG_62_TMR1 LDO_BUcc_SRILow [0..2]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow                                       */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                          */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                          */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                         */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                             */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                            */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                          */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                            */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                           */
} MDR_BKP_REG_62_TMR1_LDO_BUcc_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR1 LDO_BUcc_Trim [3..5]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim                                         */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_add_0v1 = 0,/*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                      */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_sub_0v1 = 7,/*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR1_LDO_BUcc_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR1 LDO_BUcc_En [6..6]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_BUcc_En                                           */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_En_Off  = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_En_On   = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR1_LDO_BUcc_En_Enum;

/* ========================================  MDR_BKP REG_62_TMR1 LDO_BUcc_RDY [7..7]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY                                          */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY_NotReady = 0,/*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY_Ready = 1,   /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR1_LDO_BUcc_RDY_Enum;

/* ======================================  MDR_BKP REG_62_TMR1 LDO_PLL_SRILow [8..10]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow                                        */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                           */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                           */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                          */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                             */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                           */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                             */
  MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                            */
} MDR_BKP_REG_62_TMR1_LDO_PLL_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR1 LDO_PLL_Trim [11..13]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_PLL_Trim                                          */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_add_0v1 = 0, /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_sub_0v1 = 7, /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR1_LDO_PLL_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR1 LDO_PLL_En [14..14]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_PLL_En                                            */
  MDR_BKP_REG_62_TMR1_LDO_PLL_En_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR1_LDO_PLL_En_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR1_LDO_PLL_En_Enum;

/* =======================================  MDR_BKP REG_62_TMR1 LDO_PLL_RDY [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_LDO_PLL_RDY                                           */
  MDR_BKP_REG_62_TMR1_LDO_PLL_RDY_NotReady = 0, /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR1_LDO_PLL_RDY_Ready = 1,    /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR1_LDO_PLL_RDY_Enum;

/* =========================================  MDR_BKP REG_62_TMR1 Trim_Ref [28..30]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR1_Trim_Ref                                              */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr0     = 0,     /*!< Tr0 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr1     = 1,     /*!< Tr1 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr2     = 2,     /*!< Tr2 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr3     = 3,     /*!< Tr3 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr4     = 4,     /*!< Tr4 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr5     = 5,     /*!< Tr5 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr6     = 6,     /*!< Tr6 : Trim                                                                */
  MDR_BKP_REG_62_TMR1_Trim_Ref_Tr7     = 7,     /*!< Tr7 : Trim                                                                */
} MDR_BKP_REG_62_TMR1_Trim_Ref_Enum;

/* ======================================================  REG_63_TMR1  ====================================================== */
/* ===========================================  MDR_BKP REG_63_TMR1 LSE_On [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSE_On                                                */
  MDR_BKP_REG_63_TMR1_LSE_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSE_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSE_On_Enum;

/* ==========================================  MDR_BKP REG_63_TMR1 LSE_BYP [1..1]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSE_BYP                                               */
  MDR_BKP_REG_63_TMR1_LSE_BYP_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSE_BYP_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSE_BYP_Enum;

/* ==========================================  MDR_BKP REG_63_TMR1 RTC_Sel [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_RTC_Sel                                               */
  MDR_BKP_REG_63_TMR1_RTC_Sel_LSI      = 0,     /*!< LSI : LSI Clock                                                           */
  MDR_BKP_REG_63_TMR1_RTC_Sel_LSE      = 1,     /*!< LSE : LSE Clock                                                           */
  MDR_BKP_REG_63_TMR1_RTC_Sel_RTCCLK   = 2,     /*!< RTCCLK : RTCCLK Clock                                                     */
} MDR_BKP_REG_63_TMR1_RTC_Sel_Enum;

/* ===========================================  MDR_BKP REG_63_TMR1 RTC_En [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_RTC_En                                                */
  MDR_BKP_REG_63_TMR1_RTC_En_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_RTC_En_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_RTC_En_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 LSE_RDY [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSE_RDY                                               */
  MDR_BKP_REG_63_TMR1_LSE_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSE_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSE_RDY_Enum;

/* =======================================  MDR_BKP REG_63_TMR1 LSE_FilterEn [14..14]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSE_FilterEn                                          */
  MDR_BKP_REG_63_TMR1_LSE_FilterEn_Off = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSE_FilterEn_On  = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSE_FilterEn_Enum;

/* ==========================================  MDR_BKP REG_63_TMR1 LSI_On [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSI_On                                                */
  MDR_BKP_REG_63_TMR1_LSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 LSI_Trim [16..20]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSI_Trim                                              */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max8    = 0,     /*!< Max8 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max7    = 1,     /*!< Max7 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max6    = 2,     /*!< Max6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max5    = 3,     /*!< Max5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max4    = 4,     /*!< Max4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max3    = 5,     /*!< Max3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max2    = 6,     /*!< Max2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Max1    = 7,     /*!< Max1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Typical = 8,     /*!< Typical : LSI Default                                                     */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min1    = 9,     /*!< Min1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min2    = 10,    /*!< Min2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min3    = 11,    /*!< Min3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min4    = 12,    /*!< Min4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min5    = 13,    /*!< Min5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min6    = 14,    /*!< Min6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR1_LSI_Trim_Min7    = 15,    /*!< Min7 : LSI Trim                                                           */
} MDR_BKP_REG_63_TMR1_LSI_Trim_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 LSI_RDY [21..21]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_LSI_RDY                                               */
  MDR_BKP_REG_63_TMR1_LSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_LSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_LSI_RDY_Enum;

/* ==========================================  MDR_BKP REG_63_TMR1 HSI_On [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_HSI_On                                                */
  MDR_BKP_REG_63_TMR1_HSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_HSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_HSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 HSI_RDY [23..23]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_HSI_RDY                                               */
  MDR_BKP_REG_63_TMR1_HSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_HSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_HSI_RDY_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 STANDBY [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_STANDBY                                               */
  MDR_BKP_REG_63_TMR1_STANDBY_Inactive = 0,     /*!< Inactive : No Action                                                      */
  MDR_BKP_REG_63_TMR1_STANDBY_GoStandby = 1,    /*!< GoStandby : Standby power off                                             */
} MDR_BKP_REG_63_TMR1_STANDBY_Enum;

/* =========================================  MDR_BKP REG_63_TMR1 RTC_RST [31..31]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR1_RTC_RST                                               */
  MDR_BKP_REG_63_TMR1_RTC_RST_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR1_RTC_RST_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR1_RTC_RST_Enum;

/* ======================================================  REG_60_TMR2  ====================================================== */
/* ============================================  MDR_BKP REG_60_TMR2 FPOR [7..7]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_FPOR                                                  */
  MDR_BKP_REG_60_TMR2_FPOR_Bootloader  = 0,     /*!< Bootloader : Bootloader active                                            */
  MDR_BKP_REG_60_TMR2_FPOR_Completed   = 1,     /*!< Completed : Bootloader completed                                          */
} MDR_BKP_REG_60_TMR2_FPOR_Enum;

/* =========================================  MDR_BKP REG_60_TMR2 S_UccReset [8..8]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_UccReset                                            */
  MDR_BKP_REG_60_TMR2_S_UccReset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_UccReset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_UccReset_Enum;

/* ==========================================  MDR_BKP REG_60_TMR2 S_RSTn0 [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_RSTn0                                               */
  MDR_BKP_REG_60_TMR2_S_RSTn0_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_RSTn0_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_RSTn0_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 S_FT_Reset [10..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_FT_Reset                                            */
  MDR_BKP_REG_60_TMR2_S_FT_Reset_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_FT_Reset_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_FT_Reset_Enum;

/* =======================================  MDR_BKP REG_60_TMR2 S_WDT_Reset [11..11]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_WDT_Reset                                           */
  MDR_BKP_REG_60_TMR2_S_WDT_Reset_Off  = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_WDT_Reset_On   = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_WDT_Reset_Enum;

/* =========================================  MDR_BKP REG_60_TMR2 S_RSTn1 [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_RSTn1                                               */
  MDR_BKP_REG_60_TMR2_S_RSTn1_Off      = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_RSTn1_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_RSTn1_Enum;

/* =========================================  MDR_BKP REG_60_TMR2 S_OVRSTn [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_OVRSTn                                              */
  MDR_BKP_REG_60_TMR2_S_OVRSTn_Off     = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_OVRSTn_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_OVRSTn_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 S_SYSRSTn [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_S_SYSRSTn                                             */
  MDR_BKP_REG_60_TMR2_S_SYSRSTn_Off    = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_S_SYSRSTn_On     = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_S_SYSRSTn_Enum;

/* =======================================  MDR_BKP REG_60_TMR2 JTAG_Enable [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_JTAG_Enable                                           */
  MDR_BKP_REG_60_TMR2_JTAG_Enable_On   = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR2_JTAG_Enable_Off  = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR2_JTAG_Enable_Enum;

/* =====================================  MDR_BKP REG_60_TMR2 LimEn_LDO_DUcc0 [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0                                       */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc0_Enum;

/* =====================================  MDR_BKP REG_60_TMR2 LimEn_LDO_DUcc1 [17..17]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1                                       */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc1_Enum;

/* =====================================  MDR_BKP REG_60_TMR2 LimEn_LDO_DUcc2 [18..18]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2                                       */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc2_Enum;

/* =====================================  MDR_BKP REG_60_TMR2 LimEn_LDO_DUcc3 [19..19]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3                                       */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3_Off = 0,  /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3_On = 1,   /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_DUcc3_Enum;

/* ======================================  MDR_BKP REG_60_TMR2 LimEn_LDO_BUcc [20..20]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc                                        */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc_Off = 0,   /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc_On = 1,    /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_BUcc_Enum;

/* ======================================  MDR_BKP REG_60_TMR2 LimEn_LDO_PLL [21..21]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL                                         */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL_Off = 0,    /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL_On = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_LimEn_LDO_PLL_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 ERR_REG60x [25..25]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_ERR_REG60x                                            */
  MDR_BKP_REG_60_TMR2_ERR_REG60x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_ERR_REG60x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_ERR_REG60x_Enum;

/* ======================================  MDR_BKP REG_60_TMR2 ERR_REG61x_62x [26..26]  ====================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_ERR_REG61x_62x                                        */
  MDR_BKP_REG_60_TMR2_ERR_REG61x_62x_Off = 0,   /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_ERR_REG61x_62x_On = 1,    /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_ERR_REG61x_62x_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 ERR_REG63x [27..27]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_ERR_REG63x                                            */
  MDR_BKP_REG_60_TMR2_ERR_REG63x_Off   = 0,     /*!< Off : Event Inactive                                                      */
  MDR_BKP_REG_60_TMR2_ERR_REG63x_On    = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_REG_60_TMR2_ERR_REG63x_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 PORSTn_En [28..28]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_PORSTn_En                                             */
  MDR_BKP_REG_60_TMR2_PORSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR2_PORSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR2_PORSTn_En_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 OVRSTn_En [29..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_OVRSTn_En                                             */
  MDR_BKP_REG_60_TMR2_OVRSTn_En_On     = 0,     /*!< On : Enabled                                                              */
  MDR_BKP_REG_60_TMR2_OVRSTn_En_Off    = 1,     /*!< Off : Disabled                                                            */
} MDR_BKP_REG_60_TMR2_OVRSTn_En_Enum;

/* =========================================  MDR_BKP REG_60_TMR2 CLR_ERR [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_CLR_ERR                                               */
  MDR_BKP_REG_60_TMR2_CLR_ERR_Inactive = 0,     /*!< Inactive : Disable                                                        */
  MDR_BKP_REG_60_TMR2_CLR_ERR_Clear    = 1,     /*!< Clear : Clear Errors                                                      */
} MDR_BKP_REG_60_TMR2_CLR_ERR_Enum;

/* ========================================  MDR_BKP REG_60_TMR2 ERR_IRQ_EN [31..31]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_60_TMR2_ERR_IRQ_EN                                            */
  MDR_BKP_REG_60_TMR2_ERR_IRQ_EN_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_60_TMR2_ERR_IRQ_EN_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_60_TMR2_ERR_IRQ_EN_Enum;

/* ======================================================  REG_61_TMR2  ====================================================== */
/* ========================================  MDR_BKP REG_61_TMR2 LDO0_SRILow [0..2]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO0_SRILow                                           */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR2_LDO0_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR2_LDO0_SRILow_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO0_Trim [3..5]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO0_Trim                                             */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO0_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR2_LDO0_Trim_Enum;

/* ==========================================  MDR_BKP REG_61_TMR2 LDO0_En [6..6]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO0_En                                               */
  MDR_BKP_REG_61_TMR2_LDO0_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR2_LDO0_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR2_LDO0_En_Enum;

/* ==========================================  MDR_BKP REG_61_TMR2 LDO0_RDY [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO0_RDY                                              */
  MDR_BKP_REG_61_TMR2_LDO0_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR2_LDO0_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR2_LDO0_RDY_Enum;

/* ========================================  MDR_BKP REG_61_TMR2 LDO1_SRILow [8..10]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO1_SRILow                                           */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR2_LDO1_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR2_LDO1_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR2 LDO1_Trim [11..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO1_Trim                                             */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO1_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR2_LDO1_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO1_En [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO1_En                                               */
  MDR_BKP_REG_61_TMR2_LDO1_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR2_LDO1_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR2_LDO1_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO1_RDY [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO1_RDY                                              */
  MDR_BKP_REG_61_TMR2_LDO1_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR2_LDO1_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR2_LDO1_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR2 LDO2_SRILow [16..18]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO2_SRILow                                           */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR2_LDO2_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR2_LDO2_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR2 LDO2_Trim [19..21]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO2_Trim                                             */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO2_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR2_LDO2_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO2_En [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO2_En                                               */
  MDR_BKP_REG_61_TMR2_LDO2_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR2_LDO2_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR2_LDO2_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO2_RDY [23..23]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO2_RDY                                              */
  MDR_BKP_REG_61_TMR2_LDO2_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR2_LDO2_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR2_LDO2_RDY_Enum;

/* =======================================  MDR_BKP REG_61_TMR2 LDO3_SRILow [24..26]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO3_SRILow                                           */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge10MHz = 0,  /*!< ge10MHz : Extra_I about ~300uA                                            */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge200KHz = 1, /*!< ge200KHz : Extra_I about ~7uA                                             */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge500KHz = 2, /*!< ge500KHz : Extra_I about ~20uA                                            */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge1MHz = 3,   /*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_GensOff = 4,  /*!< GensOff : Extra_I about ~2uA                                              */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge40MHz = 5,  /*!< ge40MHz : Extra_I about ~900uA                                            */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_ge80MHz = 6,  /*!< ge80MHz : Extra_I about ~5mA                                              */
  MDR_BKP_REG_61_TMR2_LDO3_SRILow_gt80MHz = 7,  /*!< gt80MHz : Extra_I about ~20mA                                             */
} MDR_BKP_REG_61_TMR2_LDO3_SRILow_Enum;

/* ========================================  MDR_BKP REG_61_TMR2 LDO3_Trim [27..29]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO3_Trim                                             */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_add_0v1 = 0,    /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_add_0v06 = 1,   /*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_add_0v04 = 2,   /*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_add_0v01 = 3,   /*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_sub_0v01 = 4,   /*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_sub_0v04 = 5,   /*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_sub_0v06 = 6,   /*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_61_TMR2_LDO3_Trim_sub_0v1 = 7,    /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_61_TMR2_LDO3_Trim_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO3_En [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO3_En                                               */
  MDR_BKP_REG_61_TMR2_LDO3_En_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_61_TMR2_LDO3_En_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_61_TMR2_LDO3_En_Enum;

/* =========================================  MDR_BKP REG_61_TMR2 LDO3_RDY [31..31]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_61_TMR2_LDO3_RDY                                              */
  MDR_BKP_REG_61_TMR2_LDO3_RDY_NotReady = 0,    /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_61_TMR2_LDO3_RDY_Ready   = 1,     /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_61_TMR2_LDO3_RDY_Enum;

/* ======================================================  REG_62_TMR2  ====================================================== */
/* ======================================  MDR_BKP REG_62_TMR2 LDO_BUcc_SRILow [0..2]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow                                       */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                          */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                          */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                         */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                             */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                            */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                          */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                            */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                           */
} MDR_BKP_REG_62_TMR2_LDO_BUcc_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR2 LDO_BUcc_Trim [3..5]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim                                         */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_add_0v1 = 0,/*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                      */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_sub_0v1 = 7,/*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR2_LDO_BUcc_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR2 LDO_BUcc_En [6..6]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_BUcc_En                                           */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_En_Off  = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_En_On   = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR2_LDO_BUcc_En_Enum;

/* ========================================  MDR_BKP REG_62_TMR2 LDO_BUcc_RDY [7..7]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY                                          */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY_NotReady = 0,/*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY_Ready = 1,   /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR2_LDO_BUcc_RDY_Enum;

/* ======================================  MDR_BKP REG_62_TMR2 LDO_PLL_SRILow [8..10]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow                                        */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge10MHz = 0,/*!< ge10MHz : Extra_I about ~300uA                                           */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge200KHz = 1,/*!< ge200KHz : Extra_I about ~7uA                                           */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge500KHz = 2,/*!< ge500KHz : Extra_I about ~20uA                                          */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge1MHz = 3,/*!< ge1MHz : Extra_I about ~80uA                                              */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_GensOff = 4,/*!< GensOff : Extra_I about ~2uA                                             */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge40MHz = 5,/*!< ge40MHz : Extra_I about ~900uA                                           */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_ge80MHz = 6,/*!< ge80MHz : Extra_I about ~5mA                                             */
  MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_gt80MHz = 7,/*!< gt80MHz : Extra_I about ~20mA                                            */
} MDR_BKP_REG_62_TMR2_LDO_PLL_SRILow_Enum;

/* =======================================  MDR_BKP REG_62_TMR2 LDO_PLL_Trim [11..13]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_PLL_Trim                                          */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_add_0v1 = 0, /*!< add_0v1 : LD0 extra voltage +0.1V                                         */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_add_0v06 = 1,/*!< add_0v06 : LD0 extra voltage +0.06V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_add_0v04 = 2,/*!< add_0v04 : LD0 extra voltage +0.04V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_add_0v01 = 3,/*!< add_0v01 : LD0 extra voltage +0.01V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_sub_0v01 = 4,/*!< sub_0v01 : LD0 extra voltage -0.01V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_sub_0v04 = 5,/*!< sub_0v04 : LD0 extra voltage -0.04V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_sub_0v06 = 6,/*!< sub_0v06 : LD0 extra voltage -0.06V                                       */
  MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_sub_0v1 = 7, /*!< sub_0v1 : LD0 extra voltage -0.1V                                         */
} MDR_BKP_REG_62_TMR2_LDO_PLL_Trim_Enum;

/* ========================================  MDR_BKP REG_62_TMR2 LDO_PLL_En [14..14]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_PLL_En                                            */
  MDR_BKP_REG_62_TMR2_LDO_PLL_En_Off   = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_62_TMR2_LDO_PLL_En_On    = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_62_TMR2_LDO_PLL_En_Enum;

/* =======================================  MDR_BKP REG_62_TMR2 LDO_PLL_RDY [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_LDO_PLL_RDY                                           */
  MDR_BKP_REG_62_TMR2_LDO_PLL_RDY_NotReady = 0, /*!< NotReady : DUcc not ready                                                 */
  MDR_BKP_REG_62_TMR2_LDO_PLL_RDY_Ready = 1,    /*!< Ready : DUcc ready                                                        */
} MDR_BKP_REG_62_TMR2_LDO_PLL_RDY_Enum;

/* =========================================  MDR_BKP REG_62_TMR2 Trim_Ref [28..30]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_62_TMR2_Trim_Ref                                              */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr0     = 0,     /*!< Tr0 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr1     = 1,     /*!< Tr1 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr2     = 2,     /*!< Tr2 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr3     = 3,     /*!< Tr3 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr4     = 4,     /*!< Tr4 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr5     = 5,     /*!< Tr5 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr6     = 6,     /*!< Tr6 : Trim                                                                */
  MDR_BKP_REG_62_TMR2_Trim_Ref_Tr7     = 7,     /*!< Tr7 : Trim                                                                */
} MDR_BKP_REG_62_TMR2_Trim_Ref_Enum;

/* ======================================================  REG_63_TMR2  ====================================================== */
/* ===========================================  MDR_BKP REG_63_TMR2 LSE_On [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSE_On                                                */
  MDR_BKP_REG_63_TMR2_LSE_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSE_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSE_On_Enum;

/* ==========================================  MDR_BKP REG_63_TMR2 LSE_BYP [1..1]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSE_BYP                                               */
  MDR_BKP_REG_63_TMR2_LSE_BYP_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSE_BYP_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSE_BYP_Enum;

/* ==========================================  MDR_BKP REG_63_TMR2 RTC_Sel [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_RTC_Sel                                               */
  MDR_BKP_REG_63_TMR2_RTC_Sel_LSI      = 0,     /*!< LSI : LSI Clock                                                           */
  MDR_BKP_REG_63_TMR2_RTC_Sel_LSE      = 1,     /*!< LSE : LSE Clock                                                           */
  MDR_BKP_REG_63_TMR2_RTC_Sel_RTCCLK   = 2,     /*!< RTCCLK : RTCCLK Clock                                                     */
} MDR_BKP_REG_63_TMR2_RTC_Sel_Enum;

/* ===========================================  MDR_BKP REG_63_TMR2 RTC_En [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_RTC_En                                                */
  MDR_BKP_REG_63_TMR2_RTC_En_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_RTC_En_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_RTC_En_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 LSE_RDY [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSE_RDY                                               */
  MDR_BKP_REG_63_TMR2_LSE_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSE_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSE_RDY_Enum;

/* =======================================  MDR_BKP REG_63_TMR2 LSE_FilterEn [14..14]  ======================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSE_FilterEn                                          */
  MDR_BKP_REG_63_TMR2_LSE_FilterEn_Off = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSE_FilterEn_On  = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSE_FilterEn_Enum;

/* ==========================================  MDR_BKP REG_63_TMR2 LSI_On [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSI_On                                                */
  MDR_BKP_REG_63_TMR2_LSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 LSI_Trim [16..20]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSI_Trim                                              */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max8    = 0,     /*!< Max8 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max7    = 1,     /*!< Max7 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max6    = 2,     /*!< Max6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max5    = 3,     /*!< Max5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max4    = 4,     /*!< Max4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max3    = 5,     /*!< Max3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max2    = 6,     /*!< Max2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Max1    = 7,     /*!< Max1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Typical = 8,     /*!< Typical : LSI Default                                                     */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min1    = 9,     /*!< Min1 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min2    = 10,    /*!< Min2 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min3    = 11,    /*!< Min3 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min4    = 12,    /*!< Min4 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min5    = 13,    /*!< Min5 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min6    = 14,    /*!< Min6 : LSI Trim                                                           */
  MDR_BKP_REG_63_TMR2_LSI_Trim_Min7    = 15,    /*!< Min7 : LSI Trim                                                           */
} MDR_BKP_REG_63_TMR2_LSI_Trim_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 LSI_RDY [21..21]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_LSI_RDY                                               */
  MDR_BKP_REG_63_TMR2_LSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_LSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_LSI_RDY_Enum;

/* ==========================================  MDR_BKP REG_63_TMR2 HSI_On [22..22]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_HSI_On                                                */
  MDR_BKP_REG_63_TMR2_HSI_On_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_HSI_On_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_HSI_On_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 HSI_RDY [23..23]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_HSI_RDY                                               */
  MDR_BKP_REG_63_TMR2_HSI_RDY_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_HSI_RDY_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_HSI_RDY_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 STANDBY [30..30]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_STANDBY                                               */
  MDR_BKP_REG_63_TMR2_STANDBY_Inactive = 0,     /*!< Inactive : No Action                                                      */
  MDR_BKP_REG_63_TMR2_STANDBY_GoStandby = 1,    /*!< GoStandby : Standby power off                                             */
} MDR_BKP_REG_63_TMR2_STANDBY_Enum;

/* =========================================  MDR_BKP REG_63_TMR2 RTC_RST [31..31]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_REG_63_TMR2_RTC_RST                                               */
  MDR_BKP_REG_63_TMR2_RTC_RST_Off      = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_REG_63_TMR2_RTC_RST_On       = 1,     /*!< On : Enable                                                               */
} MDR_BKP_REG_63_TMR2_RTC_RST_Enum;

/* =====================================================  RTC_CNT_TMR0  ====================================================== */
/* =====================================================  RTC_DIV_TMR0  ====================================================== */
/* =====================================================  RTC_PRL_TMR0  ====================================================== */
/* =====================================================  RTC_ALRM_TMR0  ===================================================== */
/* ======================================================  RTC_CS_TMR0  ====================================================== */
/* ============================================  MDR_BKP RTC_CS_TMR0 OWF [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_OWF                                                   */
  MDR_BKP_RTC_CS_TMR0_OWF_Off          = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_OWF_On           = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_OWF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR0 SECF [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_SECF                                                  */
  MDR_BKP_RTC_CS_TMR0_SECF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_SECF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_SECF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR0 ALRF [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ALRF                                                  */
  MDR_BKP_RTC_CS_TMR0_ALRF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_ALRF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_ALRF_Enum;

/* ===========================================  MDR_BKP RTC_CS_TMR0 OWF_IE [3..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_OWF_IE                                                */
  MDR_BKP_RTC_CS_TMR0_OWF_IE_Off       = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_OWF_IE_On        = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_OWF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 SECF_IE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_SECF_IE                                               */
  MDR_BKP_RTC_CS_TMR0_SECF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_SECF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_SECF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ALRF_IE [5..5]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ALRF_IE                                               */
  MDR_BKP_RTC_CS_TMR0_ALRF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR0_ALRF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR0_ALRF_IE_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR0 WEC [6..6]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_WEC                                                   */
  MDR_BKP_RTC_CS_TMR0_WEC_Ready        = 0,     /*!< Ready : Registers available                                               */
  MDR_BKP_RTC_CS_TMR0_WEC_Busy         = 1,     /*!< Busy : Registers unavailable                                              */
} MDR_BKP_RTC_CS_TMR0_WEC_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 CLR_ERRx [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_CLR_ERRx                                              */
  MDR_BKP_RTC_CS_TMR0_CLR_ERRx_Inactive = 0,    /*!< Inactive : No Action                                                      */
  MDR_BKP_RTC_CS_TMR0_CLR_ERRx_Clear   = 1,     /*!< Clear : Clear ERR_x Errors                                                */
} MDR_BKP_RTC_CS_TMR0_CLR_ERRx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ERR_CNT [8..8]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_CNT                                               */
  MDR_BKP_RTC_CS_TMR0_ERR_CNT_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_CNT_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_CNT_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ERR_DIV [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_DIV                                               */
  MDR_BKP_RTC_CS_TMR0_ERR_DIV_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_DIV_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_DIV_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ERR_CM [10..10]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_CM                                                */
  MDR_BKP_RTC_CS_TMR0_ERR_CM_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_CM_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_CM_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ERR_CC [11..11]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_CC                                                */
  MDR_BKP_RTC_CS_TMR0_ERR_CC_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_CC_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_CC_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR0 ERR_CNTx [12..12]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_CNTx                                              */
  MDR_BKP_RTC_CS_TMR0_ERR_CNTx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_CNTx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_CNTx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR0 ERR_DIVx [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_DIVx                                              */
  MDR_BKP_RTC_CS_TMR0_ERR_DIVx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_DIVx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_DIVx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR0 ERR_CMx [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_CMx                                               */
  MDR_BKP_RTC_CS_TMR0_ERR_CMx_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR0_ERR_CMx_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR0_ERR_CMx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR0 ERR_IE [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR0_ERR_IE                                                */
  MDR_BKP_RTC_CS_TMR0_ERR_IE_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_RTC_CS_TMR0_ERR_IE_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_RTC_CS_TMR0_ERR_IE_Enum;

/* =====================================================  RTC_CNT_TMR1  ====================================================== */
/* =====================================================  RTC_DIV_TMR1  ====================================================== */
/* =====================================================  RTC_PRL_TMR1  ====================================================== */
/* =====================================================  RTC_ALRM_TMR1  ===================================================== */
/* ======================================================  RTC_CS_TMR1  ====================================================== */
/* ============================================  MDR_BKP RTC_CS_TMR1 OWF [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_OWF                                                   */
  MDR_BKP_RTC_CS_TMR1_OWF_Off          = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_OWF_On           = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_OWF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR1 SECF [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_SECF                                                  */
  MDR_BKP_RTC_CS_TMR1_SECF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_SECF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_SECF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR1 ALRF [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ALRF                                                  */
  MDR_BKP_RTC_CS_TMR1_ALRF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_ALRF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_ALRF_Enum;

/* ===========================================  MDR_BKP RTC_CS_TMR1 OWF_IE [3..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_OWF_IE                                                */
  MDR_BKP_RTC_CS_TMR1_OWF_IE_Off       = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_OWF_IE_On        = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_OWF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 SECF_IE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_SECF_IE                                               */
  MDR_BKP_RTC_CS_TMR1_SECF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_SECF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_SECF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ALRF_IE [5..5]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ALRF_IE                                               */
  MDR_BKP_RTC_CS_TMR1_ALRF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR1_ALRF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR1_ALRF_IE_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR1 WEC [6..6]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_WEC                                                   */
  MDR_BKP_RTC_CS_TMR1_WEC_Ready        = 0,     /*!< Ready : Registers available                                               */
  MDR_BKP_RTC_CS_TMR1_WEC_Busy         = 1,     /*!< Busy : Registers unavailable                                              */
} MDR_BKP_RTC_CS_TMR1_WEC_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 CLR_ERRx [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_CLR_ERRx                                              */
  MDR_BKP_RTC_CS_TMR1_CLR_ERRx_Inactive = 0,    /*!< Inactive : No Action                                                      */
  MDR_BKP_RTC_CS_TMR1_CLR_ERRx_Clear   = 1,     /*!< Clear : Clear ERR_x Errors                                                */
} MDR_BKP_RTC_CS_TMR1_CLR_ERRx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ERR_CNT [8..8]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_CNT                                               */
  MDR_BKP_RTC_CS_TMR1_ERR_CNT_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_CNT_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_CNT_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ERR_DIV [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_DIV                                               */
  MDR_BKP_RTC_CS_TMR1_ERR_DIV_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_DIV_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_DIV_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ERR_CM [10..10]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_CM                                                */
  MDR_BKP_RTC_CS_TMR1_ERR_CM_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_CM_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_CM_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ERR_CC [11..11]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_CC                                                */
  MDR_BKP_RTC_CS_TMR1_ERR_CC_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_CC_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_CC_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR1 ERR_CNTx [12..12]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_CNTx                                              */
  MDR_BKP_RTC_CS_TMR1_ERR_CNTx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_CNTx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_CNTx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR1 ERR_DIVx [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_DIVx                                              */
  MDR_BKP_RTC_CS_TMR1_ERR_DIVx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_DIVx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_DIVx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR1 ERR_CMx [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_CMx                                               */
  MDR_BKP_RTC_CS_TMR1_ERR_CMx_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR1_ERR_CMx_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR1_ERR_CMx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR1 ERR_IE [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR1_ERR_IE                                                */
  MDR_BKP_RTC_CS_TMR1_ERR_IE_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_RTC_CS_TMR1_ERR_IE_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_RTC_CS_TMR1_ERR_IE_Enum;

/* =====================================================  RTC_CNT_TMR2  ====================================================== */
/* =====================================================  RTC_DIV_TMR2  ====================================================== */
/* =====================================================  RTC_PRL_TMR2  ====================================================== */
/* =====================================================  RTC_ALRM_TMR2  ===================================================== */
/* ======================================================  RTC_CS_TMR2  ====================================================== */
/* ============================================  MDR_BKP RTC_CS_TMR2 OWF [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_OWF                                                   */
  MDR_BKP_RTC_CS_TMR2_OWF_Off          = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_OWF_On           = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_OWF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR2 SECF [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_SECF                                                  */
  MDR_BKP_RTC_CS_TMR2_SECF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_SECF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_SECF_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR2 ALRF [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ALRF                                                  */
  MDR_BKP_RTC_CS_TMR2_ALRF_Off         = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_ALRF_On          = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_ALRF_Enum;

/* ===========================================  MDR_BKP RTC_CS_TMR2 OWF_IE [3..3]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_OWF_IE                                                */
  MDR_BKP_RTC_CS_TMR2_OWF_IE_Off       = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_OWF_IE_On        = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_OWF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 SECF_IE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_SECF_IE                                               */
  MDR_BKP_RTC_CS_TMR2_SECF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_SECF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_SECF_IE_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ALRF_IE [5..5]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ALRF_IE                                               */
  MDR_BKP_RTC_CS_TMR2_ALRF_IE_Off      = 0,     /*!< Off : No Event                                                            */
  MDR_BKP_RTC_CS_TMR2_ALRF_IE_On       = 1,     /*!< On : Event                                                                */
} MDR_BKP_RTC_CS_TMR2_ALRF_IE_Enum;

/* ============================================  MDR_BKP RTC_CS_TMR2 WEC [6..6]  ============================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_WEC                                                   */
  MDR_BKP_RTC_CS_TMR2_WEC_Ready        = 0,     /*!< Ready : Registers available                                               */
  MDR_BKP_RTC_CS_TMR2_WEC_Busy         = 1,     /*!< Busy : Registers unavailable                                              */
} MDR_BKP_RTC_CS_TMR2_WEC_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 CLR_ERRx [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_CLR_ERRx                                              */
  MDR_BKP_RTC_CS_TMR2_CLR_ERRx_Inactive = 0,    /*!< Inactive : No Action                                                      */
  MDR_BKP_RTC_CS_TMR2_CLR_ERRx_Clear   = 1,     /*!< Clear : Clear ERR_x Errors                                                */
} MDR_BKP_RTC_CS_TMR2_CLR_ERRx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ERR_CNT [8..8]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_CNT                                               */
  MDR_BKP_RTC_CS_TMR2_ERR_CNT_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_CNT_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_CNT_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ERR_DIV [9..9]  =========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_DIV                                               */
  MDR_BKP_RTC_CS_TMR2_ERR_DIV_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_DIV_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_DIV_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ERR_CM [10..10]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_CM                                                */
  MDR_BKP_RTC_CS_TMR2_ERR_CM_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_CM_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_CM_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ERR_CC [11..11]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_CC                                                */
  MDR_BKP_RTC_CS_TMR2_ERR_CC_Off       = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_CC_On        = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_CC_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR2 ERR_CNTx [12..12]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_CNTx                                              */
  MDR_BKP_RTC_CS_TMR2_ERR_CNTx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_CNTx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_CNTx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR2 ERR_DIVx [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_DIVx                                              */
  MDR_BKP_RTC_CS_TMR2_ERR_DIVx_Off     = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_DIVx_On      = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_DIVx_Enum;

/* =========================================  MDR_BKP RTC_CS_TMR2 ERR_CMx [14..14]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_CMx                                               */
  MDR_BKP_RTC_CS_TMR2_ERR_CMx_Off      = 0,     /*!< Off : No event                                                            */
  MDR_BKP_RTC_CS_TMR2_ERR_CMx_On       = 1,     /*!< On : Event Active                                                         */
} MDR_BKP_RTC_CS_TMR2_ERR_CMx_Enum;

/* ==========================================  MDR_BKP RTC_CS_TMR2 ERR_IE [15..15]  ========================================== */
typedef enum {                                  /*!< MDR_BKP_RTC_CS_TMR2_ERR_IE                                                */
  MDR_BKP_RTC_CS_TMR2_ERR_IE_Off       = 0,     /*!< Off : Disable                                                             */
  MDR_BKP_RTC_CS_TMR2_ERR_IE_On        = 1,     /*!< On : Enable                                                               */
} MDR_BKP_RTC_CS_TMR2_ERR_IE_Enum;



/* =========================================================================================================================== */
/* ================                                         MDR_PORTA                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  KEY  ========================================================== */
/* =========================================================  RXTX  ========================================================== */
/* ==============================================  MDR_PORTA RXTX Pin_ [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_PORTA_RXTX_Pin_                                                       */
  MDR_PORTA_RXTX_Pin__Low              = 0,     /*!< Low : LOW Level Voltage                                                   */
  MDR_PORTA_RXTX_Pin__High             = 1,     /*!< High : HIGH Level Voltage                                                 */
} MDR_PORTA_RXTX_Pin__Enum;

/* =======================================================  RXTX_Set  ======================================================== */
/* ============================================  MDR_PORTA RXTX_Set Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_RXTX_Set_Pin_                                                   */
  MDR_PORTA_RXTX_Set_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_RXTX_Set_Pin__SET          = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_RXTX_Set_Pin__Enum;

/* ======================================================  RXTX_Clear  ======================================================= */
/* ===========================================  MDR_PORTA RXTX_Clear Pin_ [0..0]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_RXTX_Clear_Pin_                                                 */
  MDR_PORTA_RXTX_Clear_Pin__Off        = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_RXTX_Clear_Pin__CLEAR      = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_RXTX_Clear_Pin__Enum;

/* ==========================================================  OE  =========================================================== */
/* ===============================================  MDR_PORTA OE Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_OE_Pin_                                                         */
  MDR_PORTA_OE_Pin__IN                 = 0,     /*!< IN : Input pin                                                            */
  MDR_PORTA_OE_Pin__OUT                = 1,     /*!< OUT : Output pin                                                          */
} MDR_PORTA_OE_Pin__Enum;

/* ========================================================  OE_Set  ========================================================= */
/* =============================================  MDR_PORTA OE_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_OE_Set_Pin_                                                     */
  MDR_PORTA_OE_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_OE_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_OE_Set_Pin__Enum;

/* =======================================================  OE_Clear  ======================================================== */
/* ============================================  MDR_PORTA OE_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_OE_Clear_Pin_                                                   */
  MDR_PORTA_OE_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_OE_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_OE_Clear_Pin__Enum;

/* =========================================================  FUNC0  ========================================================= */
/* ===========================================  MDR_PORTA FUNC0 Func_Pin_ [0..3]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_FUNC0_Func_Pin_                                                 */
  MDR_PORTA_FUNC0_Func_Pin__PORT       = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC0_Func_Pin__Func_1     = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_2     = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_3     = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_4     = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_5     = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_6     = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_7     = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_8     = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_9     = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Func_Pin__Func_10    = 10,    /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Func_Pin__Func_11    = 11,    /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Func_Pin__Func_12    = 12,    /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Func_Pin__Func_13    = 13,    /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Func_Pin__Func_14    = 14,    /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Func_Pin__Func_15    = 15,    /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC0_Func_Pin__Enum;

/* =========================================================  FUNC1  ========================================================= */
/* ===========================================  MDR_PORTA FUNC1 Func_Pin_ [0..3]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_FUNC1_Func_Pin_                                                 */
  MDR_PORTA_FUNC1_Func_Pin__PORT       = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC1_Func_Pin__Func_1     = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_2     = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_3     = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_4     = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_5     = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_6     = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_7     = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_8     = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_9     = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Func_Pin__Func_10    = 10,    /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Func_Pin__Func_11    = 11,    /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Func_Pin__Func_12    = 12,    /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Func_Pin__Func_13    = 13,    /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Func_Pin__Func_14    = 14,    /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Func_Pin__Func_15    = 15,    /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC1_Func_Pin__Enum;

/* =========================================================  FUNC2  ========================================================= */
/* ===========================================  MDR_PORTA FUNC2 Func_Pin_ [0..3]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_FUNC2_Func_Pin_                                                 */
  MDR_PORTA_FUNC2_Func_Pin__PORT       = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC2_Func_Pin__Func_1     = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_2     = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_3     = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_4     = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_5     = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_6     = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_7     = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_8     = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_9     = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Func_Pin__Func_10    = 10,    /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Func_Pin__Func_11    = 11,    /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Func_Pin__Func_12    = 12,    /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Func_Pin__Func_13    = 13,    /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Func_Pin__Func_14    = 14,    /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Func_Pin__Func_15    = 15,    /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC2_Func_Pin__Enum;

/* =========================================================  FUNC3  ========================================================= */
/* ===========================================  MDR_PORTA FUNC3 Func_Pin_ [0..3]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_FUNC3_Func_Pin_                                                 */
  MDR_PORTA_FUNC3_Func_Pin__PORT       = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC3_Func_Pin__Func_1     = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_2     = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_3     = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_4     = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_5     = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_6     = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_7     = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_8     = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_9     = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Func_Pin__Func_10    = 10,    /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Func_Pin__Func_11    = 11,    /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Func_Pin__Func_12    = 12,    /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Func_Pin__Func_13    = 13,    /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Func_Pin__Func_14    = 14,    /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Func_Pin__Func_15    = 15,    /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC3_Func_Pin__Enum;

/* =======================================================  FUNC0_Set  ======================================================= */
/* =========================================  MDR_PORTA FUNC0_Set Func_Pin_ [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_PORTA_FUNC0_Set_Func_Pin_                                             */
  MDR_PORTA_FUNC0_Set_Func_Pin__PORT   = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_1 = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_2 = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_3 = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_4 = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_5 = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_6 = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_7 = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_8 = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_9 = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_10 = 10,   /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_11 = 11,   /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_12 = 12,   /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_13 = 13,   /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_14 = 14,   /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC0_Set_Func_Pin__Func_15 = 15,   /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC0_Set_Func_Pin__Enum;

/* =======================================================  FUNC1_Set  ======================================================= */
/* =========================================  MDR_PORTA FUNC1_Set Func_Pin_ [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_PORTA_FUNC1_Set_Func_Pin_                                             */
  MDR_PORTA_FUNC1_Set_Func_Pin__PORT   = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_1 = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_2 = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_3 = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_4 = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_5 = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_6 = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_7 = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_8 = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_9 = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_10 = 10,   /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_11 = 11,   /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_12 = 12,   /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_13 = 13,   /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_14 = 14,   /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC1_Set_Func_Pin__Func_15 = 15,   /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC1_Set_Func_Pin__Enum;

/* =======================================================  FUNC2_Set  ======================================================= */
/* =========================================  MDR_PORTA FUNC2_Set Func_Pin_ [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_PORTA_FUNC2_Set_Func_Pin_                                             */
  MDR_PORTA_FUNC2_Set_Func_Pin__PORT   = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_1 = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_2 = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_3 = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_4 = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_5 = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_6 = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_7 = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_8 = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_9 = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_10 = 10,   /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_11 = 11,   /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_12 = 12,   /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_13 = 13,   /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_14 = 14,   /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC2_Set_Func_Pin__Func_15 = 15,   /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC2_Set_Func_Pin__Enum;

/* =======================================================  FUNC3_Set  ======================================================= */
/* =========================================  MDR_PORTA FUNC3_Set Func_Pin_ [0..3]  ========================================== */
typedef enum {                                  /*!< MDR_PORTA_FUNC3_Set_Func_Pin_                                             */
  MDR_PORTA_FUNC3_Set_Func_Pin__PORT   = 0,     /*!< PORT : User Pin control                                                   */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_1 = 1,     /*!< Func_1 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_2 = 2,     /*!< Func_2 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_3 = 3,     /*!< Func_3 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_4 = 4,     /*!< Func_4 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_5 = 5,     /*!< Func_5 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_6 = 6,     /*!< Func_6 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_7 = 7,     /*!< Func_7 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_8 = 8,     /*!< Func_8 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_9 = 9,     /*!< Func_9 : Function periph pin control                                      */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_10 = 10,   /*!< Func_10 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_11 = 11,   /*!< Func_11 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_12 = 12,   /*!< Func_12 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_13 = 13,   /*!< Func_13 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_14 = 14,   /*!< Func_14 : Function periph pin control                                     */
  MDR_PORTA_FUNC3_Set_Func_Pin__Func_15 = 15,   /*!< Func_15 : Function periph pin control                                     */
} MDR_PORTA_FUNC3_Set_Func_Pin__Enum;

/* ======================================================  FUNC0_Clear  ====================================================== */
/* ========================================  MDR_PORTA FUNC0_Clear Func_Pin_ [0..3]  ========================================= */
typedef enum {                                  /*!< MDR_PORTA_FUNC0_Clear_Func_Pin_                                           */
  MDR_PORTA_FUNC0_Clear_Func_Pin__Inactive = 0, /*!< Inactive : No Action                                                      */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_1 = 1,/*!< ClrFunc_1 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_2 = 2,/*!< ClrFunc_2 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_3 = 3,/*!< ClrFunc_3 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_4 = 4,/*!< ClrFunc_4 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_5 = 5,/*!< ClrFunc_5 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_6 = 6,/*!< ClrFunc_6 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_7 = 7,/*!< ClrFunc_7 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_8 = 8,/*!< ClrFunc_8 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_9 = 9,/*!< ClrFunc_9 : Function periph pin control                                   */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_10 = 10,/*!< ClrFunc_10 : Function periph pin control                                */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_11 = 11,/*!< ClrFunc_11 : Function periph pin control                                */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_12 = 12,/*!< ClrFunc_12 : Function periph pin control                                */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_13 = 13,/*!< ClrFunc_13 : Function periph pin control                                */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClrFunc_14 = 14,/*!< ClrFunc_14 : Function periph pin control                                */
  MDR_PORTA_FUNC0_Clear_Func_Pin__ClearToPort = 15,/*!< ClearToPort : Set Pin to Port function                                 */
} MDR_PORTA_FUNC0_Clear_Func_Pin__Enum;

/* ======================================================  FUNC1_Clear  ====================================================== */
/* ========================================  MDR_PORTA FUNC1_Clear Func_Pin_ [0..3]  ========================================= */
typedef enum {                                  /*!< MDR_PORTA_FUNC1_Clear_Func_Pin_                                           */
  MDR_PORTA_FUNC1_Clear_Func_Pin__Inactive = 0, /*!< Inactive : No Action                                                      */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_1 = 1,/*!< ClrFunc_1 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_2 = 2,/*!< ClrFunc_2 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_3 = 3,/*!< ClrFunc_3 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_4 = 4,/*!< ClrFunc_4 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_5 = 5,/*!< ClrFunc_5 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_6 = 6,/*!< ClrFunc_6 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_7 = 7,/*!< ClrFunc_7 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_8 = 8,/*!< ClrFunc_8 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_9 = 9,/*!< ClrFunc_9 : Function periph pin control                                   */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_10 = 10,/*!< ClrFunc_10 : Function periph pin control                                */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_11 = 11,/*!< ClrFunc_11 : Function periph pin control                                */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_12 = 12,/*!< ClrFunc_12 : Function periph pin control                                */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_13 = 13,/*!< ClrFunc_13 : Function periph pin control                                */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClrFunc_14 = 14,/*!< ClrFunc_14 : Function periph pin control                                */
  MDR_PORTA_FUNC1_Clear_Func_Pin__ClearToPort = 15,/*!< ClearToPort : Set Pin to Port function                                 */
} MDR_PORTA_FUNC1_Clear_Func_Pin__Enum;

/* ======================================================  FUNC2_Clear  ====================================================== */
/* ========================================  MDR_PORTA FUNC2_Clear Func_Pin_ [0..3]  ========================================= */
typedef enum {                                  /*!< MDR_PORTA_FUNC2_Clear_Func_Pin_                                           */
  MDR_PORTA_FUNC2_Clear_Func_Pin__Inactive = 0, /*!< Inactive : No Action                                                      */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_1 = 1,/*!< ClrFunc_1 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_2 = 2,/*!< ClrFunc_2 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_3 = 3,/*!< ClrFunc_3 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_4 = 4,/*!< ClrFunc_4 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_5 = 5,/*!< ClrFunc_5 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_6 = 6,/*!< ClrFunc_6 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_7 = 7,/*!< ClrFunc_7 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_8 = 8,/*!< ClrFunc_8 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_9 = 9,/*!< ClrFunc_9 : Function periph pin control                                   */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_10 = 10,/*!< ClrFunc_10 : Function periph pin control                                */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_11 = 11,/*!< ClrFunc_11 : Function periph pin control                                */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_12 = 12,/*!< ClrFunc_12 : Function periph pin control                                */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_13 = 13,/*!< ClrFunc_13 : Function periph pin control                                */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClrFunc_14 = 14,/*!< ClrFunc_14 : Function periph pin control                                */
  MDR_PORTA_FUNC2_Clear_Func_Pin__ClearToPort = 15,/*!< ClearToPort : Set Pin to Port function                                 */
} MDR_PORTA_FUNC2_Clear_Func_Pin__Enum;

/* ======================================================  FUNC3_Clear  ====================================================== */
/* ========================================  MDR_PORTA FUNC3_Clear Func_Pin_ [0..3]  ========================================= */
typedef enum {                                  /*!< MDR_PORTA_FUNC3_Clear_Func_Pin_                                           */
  MDR_PORTA_FUNC3_Clear_Func_Pin__Inactive = 0, /*!< Inactive : No Action                                                      */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_1 = 1,/*!< ClrFunc_1 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_2 = 2,/*!< ClrFunc_2 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_3 = 3,/*!< ClrFunc_3 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_4 = 4,/*!< ClrFunc_4 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_5 = 5,/*!< ClrFunc_5 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_6 = 6,/*!< ClrFunc_6 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_7 = 7,/*!< ClrFunc_7 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_8 = 8,/*!< ClrFunc_8 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_9 = 9,/*!< ClrFunc_9 : Function periph pin control                                   */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_10 = 10,/*!< ClrFunc_10 : Function periph pin control                                */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_11 = 11,/*!< ClrFunc_11 : Function periph pin control                                */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_12 = 12,/*!< ClrFunc_12 : Function periph pin control                                */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_13 = 13,/*!< ClrFunc_13 : Function periph pin control                                */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClrFunc_14 = 14,/*!< ClrFunc_14 : Function periph pin control                                */
  MDR_PORTA_FUNC3_Clear_Func_Pin__ClearToPort = 15,/*!< ClearToPort : Set Pin to Port function                                 */
} MDR_PORTA_FUNC3_Clear_Func_Pin__Enum;

/* ========================================================  ANALOG  ========================================================= */
/* =============================================  MDR_PORTA ANALOG Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_ANALOG_Pin_                                                     */
  MDR_PORTA_ANALOG_Pin__Analog         = 0,     /*!< Analog : Pin Analog signal                                                */
  MDR_PORTA_ANALOG_Pin__Digital        = 1,     /*!< Digital : Pin Digital signal                                              */
} MDR_PORTA_ANALOG_Pin__Enum;

/* ======================================================  ANALOG_Set  ======================================================= */
/* ===========================================  MDR_PORTA ANALOG_Set Pin_ [0..0]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_ANALOG_Set_Pin_                                                 */
  MDR_PORTA_ANALOG_Set_Pin__Off        = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_ANALOG_Set_Pin__SET        = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_ANALOG_Set_Pin__Enum;

/* =====================================================  ANALOG_Clear  ====================================================== */
/* ==========================================  MDR_PORTA ANALOG_Clear Pin_ [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_PORTA_ANALOG_Clear_Pin_                                               */
  MDR_PORTA_ANALOG_Clear_Pin__Off      = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_ANALOG_Clear_Pin__CLEAR    = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_ANALOG_Clear_Pin__Enum;

/* ========================================================  PULLUP  ========================================================= */
/* =============================================  MDR_PORTA PULLUP Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_PULLUP_Pin_                                                     */
  MDR_PORTA_PULLUP_Pin__Off            = 0,     /*!< Off : No pull selected                                                    */
  MDR_PORTA_PULLUP_Pin__UP             = 1,     /*!< UP : Pin pulled up to VDD                                                 */
} MDR_PORTA_PULLUP_Pin__Enum;

/* ======================================================  PULLUP_Set  ======================================================= */
/* ===========================================  MDR_PORTA PULLUP_Set Pin_ [0..0]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_PULLUP_Set_Pin_                                                 */
  MDR_PORTA_PULLUP_Set_Pin__Off        = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PULLUP_Set_Pin__SET        = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_PULLUP_Set_Pin__Enum;

/* =====================================================  PULLUP_Clear  ====================================================== */
/* ==========================================  MDR_PORTA PULLUP_Clear Pin_ [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_PORTA_PULLUP_Clear_Pin_                                               */
  MDR_PORTA_PULLUP_Clear_Pin__Off      = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PULLUP_Clear_Pin__CLEAR    = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_PULLUP_Clear_Pin__Enum;

/* =======================================================  PULLDOWN  ======================================================== */
/* ============================================  MDR_PORTA PULLDOWN Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_PULLDOWN_Pin_                                                   */
  MDR_PORTA_PULLDOWN_Pin__Off          = 0,     /*!< Off : No pull selected                                                    */
  MDR_PORTA_PULLDOWN_Pin__DOWN         = 1,     /*!< DOWN : Pin pulled up to GND                                               */
} MDR_PORTA_PULLDOWN_Pin__Enum;

/* =====================================================  PULLDOWN_Set  ====================================================== */
/* ==========================================  MDR_PORTA PULLDOWN_Set Pin_ [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_PORTA_PULLDOWN_Set_Pin_                                               */
  MDR_PORTA_PULLDOWN_Set_Pin__Off      = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PULLDOWN_Set_Pin__SET      = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_PULLDOWN_Set_Pin__Enum;

/* ====================================================  PULLDOWN_Clear  ===================================================== */
/* =========================================  MDR_PORTA PULLDOWN_Clear Pin_ [0..0]  ========================================== */
typedef enum {                                  /*!< MDR_PORTA_PULLDOWN_Clear_Pin_                                             */
  MDR_PORTA_PULLDOWN_Clear_Pin__Off    = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PULLDOWN_Clear_Pin__CLEAR  = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_PULLDOWN_Clear_Pin__Enum;

/* ==========================================================  PD  =========================================================== */
/* ===============================================  MDR_PORTA PD Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_PD_Pin_                                                         */
  MDR_PORTA_PD_Pin__Driver             = 0,     /*!< Driver : Pull-Push driver                                                 */
  MDR_PORTA_PD_Pin__OpenDrain          = 1,     /*!< OpenDrain : Drain Pulled Up Line                                          */
} MDR_PORTA_PD_Pin__Enum;

/* ========================================================  PD_Set  ========================================================= */
/* =============================================  MDR_PORTA PD_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_PD_Set_Pin_                                                     */
  MDR_PORTA_PD_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PD_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_PD_Set_Pin__Enum;

/* =======================================================  PD_Clear  ======================================================== */
/* ============================================  MDR_PORTA PD_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_PD_Clear_Pin_                                                   */
  MDR_PORTA_PD_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_PD_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_PD_Clear_Pin__Enum;

/* =========================================================  PWR0  ========================================================== */
/* ==============================================  MDR_PORTA PWR0 Pin_ [0..1]  =============================================== */
typedef enum {                                  /*!< MDR_PORTA_PWR0_Pin_                                                       */
  MDR_PORTA_PWR0_Pin__Off              = 0,     /*!< Off : Level switch disabled                                               */
  MDR_PORTA_PWR0_Pin__Slow             = 1,     /*!< Slow : Front ~300ns                                                       */
  MDR_PORTA_PWR0_Pin__Fast             = 2,     /*!< Fast : Front ~100ns                                                       */
  MDR_PORTA_PWR0_Pin__MaxFast          = 3,     /*!< MaxFast : Front ~10ns                                                     */
} MDR_PORTA_PWR0_Pin__Enum;

/* =========================================================  PWR1  ========================================================== */
/* ==============================================  MDR_PORTA PWR1 Pin_ [0..1]  =============================================== */
typedef enum {                                  /*!< MDR_PORTA_PWR1_Pin_                                                       */
  MDR_PORTA_PWR1_Pin__Off              = 0,     /*!< Off : Level switch disabled                                               */
  MDR_PORTA_PWR1_Pin__Slow             = 1,     /*!< Slow : Front ~300ns                                                       */
  MDR_PORTA_PWR1_Pin__Fast             = 2,     /*!< Fast : Front ~100ns                                                       */
  MDR_PORTA_PWR1_Pin__MaxFast          = 3,     /*!< MaxFast : Front ~10ns                                                     */
} MDR_PORTA_PWR1_Pin__Enum;

/* =======================================================  PWR0_Set  ======================================================== */
/* ============================================  MDR_PORTA PWR0_Set Pin_ [0..1]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_PWR0_Set_Pin_                                                   */
  MDR_PORTA_PWR0_Set_Pin__Off          = 0,     /*!< Off : Level switch disabled                                               */
  MDR_PORTA_PWR0_Set_Pin__Slow         = 1,     /*!< Slow : Front ~300ns                                                       */
  MDR_PORTA_PWR0_Set_Pin__Fast         = 2,     /*!< Fast : Front ~100ns                                                       */
  MDR_PORTA_PWR0_Set_Pin__MaxFast      = 3,     /*!< MaxFast : Front ~10ns                                                     */
} MDR_PORTA_PWR0_Set_Pin__Enum;

/* =======================================================  PWR1_Set  ======================================================== */
/* ============================================  MDR_PORTA PWR1_Set Pin_ [0..1]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_PWR1_Set_Pin_                                                   */
  MDR_PORTA_PWR1_Set_Pin__Off          = 0,     /*!< Off : Level switch disabled                                               */
  MDR_PORTA_PWR1_Set_Pin__Slow         = 1,     /*!< Slow : Front ~300ns                                                       */
  MDR_PORTA_PWR1_Set_Pin__Fast         = 2,     /*!< Fast : Front ~100ns                                                       */
  MDR_PORTA_PWR1_Set_Pin__MaxFast      = 3,     /*!< MaxFast : Front ~10ns                                                     */
} MDR_PORTA_PWR1_Set_Pin__Enum;

/* ======================================================  PWR0_Clear  ======================================================= */
/* ===========================================  MDR_PORTA PWR0_Clear Pin_ [0..1]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_PWR0_Clear_Pin_                                                 */
  MDR_PORTA_PWR0_Clear_Pin__Inactive   = 0,     /*!< Inactive : No action                                                      */
  MDR_PORTA_PWR0_Clear_Pin__ClrSlow    = 1,     /*!< ClrSlow : Front ~300ns                                                    */
  MDR_PORTA_PWR0_Clear_Pin__ClrFast    = 2,     /*!< ClrFast : Front ~100ns                                                    */
  MDR_PORTA_PWR0_Clear_Pin__ClrToOff   = 3,     /*!< ClrToOff : Pin Power Off                                                  */
} MDR_PORTA_PWR0_Clear_Pin__Enum;

/* ======================================================  PWR1_Clear  ======================================================= */
/* ===========================================  MDR_PORTA PWR1_Clear Pin_ [0..1]  ============================================ */
typedef enum {                                  /*!< MDR_PORTA_PWR1_Clear_Pin_                                                 */
  MDR_PORTA_PWR1_Clear_Pin__Inactive   = 0,     /*!< Inactive : No action                                                      */
  MDR_PORTA_PWR1_Clear_Pin__ClrSlow    = 1,     /*!< ClrSlow : Front ~300ns                                                    */
  MDR_PORTA_PWR1_Clear_Pin__ClrFast    = 2,     /*!< ClrFast : Front ~100ns                                                    */
  MDR_PORTA_PWR1_Clear_Pin__ClrToOff   = 3,     /*!< ClrToOff : Pin Power Off                                                  */
} MDR_PORTA_PWR1_Clear_Pin__Enum;

/* ==========================================================  CL  =========================================================== */
/* ===============================================  MDR_PORTA CL Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_CL_Pin_                                                         */
  MDR_PORTA_CL_Pin__Off                = 0,     /*!< Off : Disable                                                             */
  MDR_PORTA_CL_Pin__On                 = 1,     /*!< On : Enable                                                               */
} MDR_PORTA_CL_Pin__Enum;

/* ========================================================  CL_Set  ========================================================= */
/* =============================================  MDR_PORTA CL_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_CL_Set_Pin_                                                     */
  MDR_PORTA_CL_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_CL_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_CL_Set_Pin__Enum;

/* =======================================================  CL_Clear  ======================================================== */
/* ============================================  MDR_PORTA CL_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_CL_Clear_Pin_                                                   */
  MDR_PORTA_CL_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_CL_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_CL_Clear_Pin__Enum;

/* ==========================================================  IE  =========================================================== */
/* ===============================================  MDR_PORTA IE Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_IE_Pin_                                                         */
  MDR_PORTA_IE_Pin__Off                = 0,     /*!< Off : IRQ disabled                                                        */
  MDR_PORTA_IE_Pin__On                 = 1,     /*!< On : IRQ enable                                                           */
} MDR_PORTA_IE_Pin__Enum;

/* ========================================================  IE_Set  ========================================================= */
/* =============================================  MDR_PORTA IE_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_IE_Set_Pin_                                                     */
  MDR_PORTA_IE_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IE_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_IE_Set_Pin__Enum;

/* =======================================================  IE_Clear  ======================================================== */
/* ============================================  MDR_PORTA IE_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_IE_Clear_Pin_                                                   */
  MDR_PORTA_IE_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IE_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_IE_Clear_Pin__Enum;

/* ==========================================================  IT  =========================================================== */
/* ===============================================  MDR_PORTA IT Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_IT_Pin_                                                         */
  MDR_PORTA_IT_Pin__Low                = 0,     /*!< Low : IRQ by low level                                                    */
  MDR_PORTA_IT_Pin__HIGH               = 1,     /*!< HIGH : IRQ by High level                                                  */
} MDR_PORTA_IT_Pin__Enum;

/* ========================================================  IT_Set  ========================================================= */
/* =============================================  MDR_PORTA IT_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_IT_Set_Pin_                                                     */
  MDR_PORTA_IT_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IT_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_IT_Set_Pin__Enum;

/* =======================================================  IT_Clear  ======================================================== */
/* ============================================  MDR_PORTA IT_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_IT_Clear_Pin_                                                   */
  MDR_PORTA_IT_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IT_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_IT_Clear_Pin__Enum;

/* ==========================================================  IR  =========================================================== */
/* ===============================================  MDR_PORTA IR Pin_ [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_PORTA_IR_Pin_                                                         */
  MDR_PORTA_IR_Pin__Off                = 0,     /*!< Off : Inactive IRQ request                                                */
  MDR_PORTA_IR_Pin__On                 = 1,     /*!< On : Active IRQ request                                                   */
} MDR_PORTA_IR_Pin__Enum;

/* ========================================================  IR_Set  ========================================================= */
/* =============================================  MDR_PORTA IR_Set Pin_ [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_PORTA_IR_Set_Pin_                                                     */
  MDR_PORTA_IR_Set_Pin__Off            = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IR_Set_Pin__SET            = 1,     /*!< SET : Set pin                                                             */
} MDR_PORTA_IR_Set_Pin__Enum;

/* =======================================================  IR_Clear  ======================================================== */
/* ============================================  MDR_PORTA IR_Clear Pin_ [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_PORTA_IR_Clear_Pin_                                                   */
  MDR_PORTA_IR_Clear_Pin__Off          = 0,     /*!< Off : Do nothing                                                          */
  MDR_PORTA_IR_Clear_Pin__CLEAR        = 1,     /*!< CLEAR : Clear pin                                                         */
} MDR_PORTA_IR_Clear_Pin__Enum;

/* =========================================================  HCUR  ========================================================== */
/* ==============================================  MDR_PORTA HCUR Pin_ [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_PORTA_HCUR_Pin_                                                       */
  MDR_PORTA_HCUR_Pin__Off              = 0,     /*!< Off : Overcurrent is inactive                                             */
  MDR_PORTA_HCUR_Pin__On               = 1,     /*!< On : Overcurrent is active                                                */
} MDR_PORTA_HCUR_Pin__Enum;



/* =========================================================================================================================== */
/* ================                                        MDR_TIMER1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  CNT  ========================================================== */
/* ==========================================================  PSG  ========================================================== */
/* ==========================================================  ARR  ========================================================== */
/* =========================================================  CNTRL  ========================================================= */
/* ============================================  MDR_TIMER1 CNTRL CNT_EN [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_CNT_EN                                                   */
  MDR_TIMER1_CNTRL_CNT_EN_Off          = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CNTRL_CNT_EN_On           = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CNTRL_CNT_EN_Enum;

/* ============================================  MDR_TIMER1 CNTRL ARRB_EN [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_ARRB_EN                                                  */
  MDR_TIMER1_CNTRL_ARRB_EN_Immediately = 0,     /*!< Immediately : Immediately update                                          */
  MDR_TIMER1_CNTRL_ARRB_EN_OnCompleted = 1,     /*!< OnCompleted : Update ARR when active period of CNT finished               */
} MDR_TIMER1_CNTRL_ARRB_EN_Enum;

/* ============================================  MDR_TIMER1 CNTRL WR_CMPL [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_WR_CMPL                                                  */
  MDR_TIMER1_CNTRL_WR_CMPL_Ready       = 0,     /*!< Ready : Ready to write                                                    */
  MDR_TIMER1_CNTRL_WR_CMPL_BUSY        = 1,     /*!< BUSY : Writing not completed                                              */
} MDR_TIMER1_CNTRL_WR_CMPL_Enum;

/* ==============================================  MDR_TIMER1 CNTRL DIR [3..3]  ============================================== */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_DIR                                                      */
  MDR_TIMER1_CNTRL_DIR_UP              = 0,     /*!< UP : CNT counts from 0 to ARR                                             */
  MDR_TIMER1_CNTRL_DIR_DOWN            = 1,     /*!< DOWN : CNT counts from ARR to 0                                           */
} MDR_TIMER1_CNTRL_DIR_Enum;

/* =============================================  MDR_TIMER1 CNTRL FDTS [4..5]  ============================================== */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_FDTS                                                     */
  MDR_TIMER1_CNTRL_FDTS_TIM_CLK_div1   = 0,     /*!< TIM_CLK_div1 : TIM_Clock to FDTS scale                                    */
  MDR_TIMER1_CNTRL_FDTS_TIM_CLK_div2   = 1,     /*!< TIM_CLK_div2 : TIM_Clock to FDTS scale                                    */
  MDR_TIMER1_CNTRL_FDTS_TIM_CLK_div4   = 2,     /*!< TIM_CLK_div4 : TIM_Clock to FDTS scale                                    */
  MDR_TIMER1_CNTRL_FDTS_TIM_CLK_div8   = 3,     /*!< TIM_CLK_div8 : TIM_Clock to FDTS scale                                    */
} MDR_TIMER1_CNTRL_FDTS_Enum;

/* ===========================================  MDR_TIMER1 CNTRL CNT_MODE [6..7]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_CNT_MODE                                                 */
  MDR_TIMER1_CNTRL_CNT_MODE_DIR_TIM_CLK = 0,    /*!< DIR_TIM_CLK : Count TIM_Clock pulses with DIR direction                   */
  MDR_TIMER1_CNTRL_CNT_MODE_UpDown_TIM_CLK = 1, /*!< UpDown_TIM_CLK : Count TIM_Clock pulses UP and Down                       */
  MDR_TIMER1_CNTRL_CNT_MODE_DIR_ExtEvents = 2,  /*!< DIR_ExtEvents : Count External Events with DIR direction                  */
} MDR_TIMER1_CNTRL_CNT_MODE_Enum;

/* ==========================================  MDR_TIMER1 CNTRL EVENT_SEL [8..11]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CNTRL_EVENT_SEL                                                */
  MDR_TIMER1_CNTRL_EVENT_SEL_Rise_TIM_CLK = 0,  /*!< Rise_TIM_CLK : CNT counts from 0 to ARR                                   */
  MDR_TIMER1_CNTRL_EVENT_SEL_CNT_eq_ARR_TIM1 = 1,/*!< CNT_eq_ARR_TIM1 : CNT gets ARR in Timer1                                 */
  MDR_TIMER1_CNTRL_EVENT_SEL_CNT_eq_ARR_TIM2 = 2,/*!< CNT_eq_ARR_TIM2 : CNT gets ARR in Timer2                                 */
  MDR_TIMER1_CNTRL_EVENT_SEL_CNT_eq_ARR_TIM3 = 3,/*!< CNT_eq_ARR_TIM3 : CNT gets ARR in Timer3                                 */
  MDR_TIMER1_CNTRL_EVENT_SEL_Event_Ch1 = 4,     /*!< Event_Ch1 : Event in Channel1                                             */
  MDR_TIMER1_CNTRL_EVENT_SEL_Event_Ch2 = 5,     /*!< Event_Ch2 : Event in Channel2                                             */
  MDR_TIMER1_CNTRL_EVENT_SEL_Event_Ch3 = 6,     /*!< Event_Ch3 : Event in Channel3                                             */
  MDR_TIMER1_CNTRL_EVENT_SEL_Event_Ch4 = 7,     /*!< Event_Ch4 : Event in Channel4                                             */
  MDR_TIMER1_CNTRL_EVENT_SEL_Rise_ETR  = 8,     /*!< Rise_ETR : Rise front in ETR pin                                          */
  MDR_TIMER1_CNTRL_EVENT_SEL_Fall_ETR  = 9,     /*!< Fall_ETR : Fall front in ETR pin                                          */
  MDR_TIMER1_CNTRL_EVENT_SEL_CNT_eq_ARR_TIM4 = 10,/*!< CNT_eq_ARR_TIM4 : CNT gets ARR in Timer4                                */
} MDR_TIMER1_CNTRL_EVENT_SEL_Enum;

/* =========================================================  CCR1  ========================================================== */
/* =========================================================  CCR2  ========================================================== */
/* =========================================================  CCR3  ========================================================== */
/* =========================================================  CCR4  ========================================================== */
/* =======================================================  CH1_CNTRL  ======================================================= */
/* ==========================================  MDR_TIMER1 CH1_CNTRL CHFLTR [0..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_CHFLTR                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_TIM_CLK  = 0,     /*!< TIM_CLK : Filter Value                                                    */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_2_TIM_CLK = 1,    /*!< 2_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_4_TIM_CLK = 2,    /*!< 4_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_TIM_CLK = 3,    /*!< 8_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_6_FDTS_div2 = 4,  /*!< 6_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_FDTS_div2 = 5,  /*!< 8_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_6_FDTS_div4 = 6,  /*!< 6_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_FDTS_div4 = 7,  /*!< 8_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_6_FDTS_div8 = 8,  /*!< 6_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_FDTS_div8 = 9,  /*!< 8_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_5_FDTS_div16 = 10,/*!< 5_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_6_FDTS_div16 = 11,/*!< 6_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_FDTS_div16 = 12,/*!< 8_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_5_FDTS_div32 = 13,/*!< 5_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_6_FDTS_div32 = 14,/*!< 6_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH1_CNTRL_CHFLTR_8_FDTS_div32 = 15,/*!< 8_FDTS_div32 : Filter Value                                               */
} MDR_TIMER1_CH1_CNTRL_CHFLTR_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL CHSEL [4..5]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_CHSEL                                                */
  MDR_TIMER1_CH1_CNTRL_CHSEL_Rise_Pin  = 0,     /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH1_CNTRL_CHSEL_Fall_Pin  = 1,     /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH1_CNTRL_CHSEL_Rise_NextCH = 2,   /*!< Rise_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH1_CNTRL_CHSEL_Rise_NextNextCH = 3,/*!< Rise_NextNextCH : Capture Event Select                                   */
} MDR_TIMER1_CH1_CNTRL_CHSEL_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL CHPSC [6..7]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_CHPSC                                                */
  MDR_TIMER1_CH1_CNTRL_CHPSC_EveryEvent = 0,    /*!< EveryEvent : Pass event for capture                                       */
  MDR_TIMER1_CH1_CNTRL_CHPSC_Events_div2 = 1,   /*!< Events_div2 : Pass event for capture                                      */
  MDR_TIMER1_CH1_CNTRL_CHPSC_Events_div4 = 2,   /*!< Events_div4 : Pass event for capture                                      */
  MDR_TIMER1_CH1_CNTRL_CHPSC_Events_div8 = 3,   /*!< Events_div8 : Pass event for capture                                      */
} MDR_TIMER1_CH1_CNTRL_CHPSC_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL OCCE [8..8]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_OCCE                                                 */
  MDR_TIMER1_CH1_CNTRL_OCCE_Off        = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH1_CNTRL_OCCE_On         = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH1_CNTRL_OCCE_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL OCCM [9..11]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_OCCM                                                 */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_0      = 0,     /*!< Ref_0 : Ref signal for output                                             */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_1_eqCCRx = 1,   /*!< Ref_1_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_0_eqCCRx = 2,   /*!< Ref_0_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_sw_eqCCRx = 3,  /*!< Ref_sw_eqCCRx : Ref signal for output                                     */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref0       = 4,     /*!< Ref0 : Ref signal for output                                              */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_1      = 5,     /*!< Ref_1 : Ref signal for output                                             */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_nDir_inCCRs = 6,/*!< Ref_nDir_inCCRs : Ref signal for output                                   */
  MDR_TIMER1_CH1_CNTRL_OCCM_Ref_Dir_inCCRs = 7, /*!< Ref_Dir_inCCRs : Ref signal for output                                    */
} MDR_TIMER1_CH1_CNTRL_OCCM_Enum;

/* ==========================================  MDR_TIMER1 CH1_CNTRL BRKEN [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_BRKEN                                                */
  MDR_TIMER1_CH1_CNTRL_BRKEN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH1_CNTRL_BRKEN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH1_CNTRL_BRKEN_Enum;

/* ==========================================  MDR_TIMER1 CH1_CNTRL ETREN [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_ETREN                                                */
  MDR_TIMER1_CH1_CNTRL_ETREN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH1_CNTRL_ETREN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH1_CNTRL_ETREN_Enum;

/* =========================================  MDR_TIMER1 CH1_CNTRL WR_CMPL [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_WR_CMPL                                              */
  MDR_TIMER1_CH1_CNTRL_WR_CMPL_Ready   = 0,     /*!< Ready : Ready to write                                                    */
  MDR_TIMER1_CH1_CNTRL_WR_CMPL_BUSY    = 1,     /*!< BUSY : Writing not completed                                              */
} MDR_TIMER1_CH1_CNTRL_WR_CMPL_Enum;

/* ========================================  MDR_TIMER1 CH1_CNTRL CAP_nPWM [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL_CAP_nPWM                                             */
  MDR_TIMER1_CH1_CNTRL_CAP_nPWM_PWM    = 0,     /*!< PWM : PWM output                                                          */
  MDR_TIMER1_CH1_CNTRL_CAP_nPWM_CAPTURE = 1,    /*!< CAPTURE : Capture input signal                                            */
} MDR_TIMER1_CH1_CNTRL_CAP_nPWM_Enum;

/* =======================================================  CH2_CNTRL  ======================================================= */
/* ==========================================  MDR_TIMER1 CH2_CNTRL CHFLTR [0..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_CHFLTR                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_TIM_CLK  = 0,     /*!< TIM_CLK : Filter Value                                                    */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_2_TIM_CLK = 1,    /*!< 2_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_4_TIM_CLK = 2,    /*!< 4_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_TIM_CLK = 3,    /*!< 8_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_6_FDTS_div2 = 4,  /*!< 6_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_FDTS_div2 = 5,  /*!< 8_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_6_FDTS_div4 = 6,  /*!< 6_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_FDTS_div4 = 7,  /*!< 8_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_6_FDTS_div8 = 8,  /*!< 6_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_FDTS_div8 = 9,  /*!< 8_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_5_FDTS_div16 = 10,/*!< 5_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_6_FDTS_div16 = 11,/*!< 6_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_FDTS_div16 = 12,/*!< 8_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_5_FDTS_div32 = 13,/*!< 5_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_6_FDTS_div32 = 14,/*!< 6_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH2_CNTRL_CHFLTR_8_FDTS_div32 = 15,/*!< 8_FDTS_div32 : Filter Value                                               */
} MDR_TIMER1_CH2_CNTRL_CHFLTR_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL CHSEL [4..5]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_CHSEL                                                */
  MDR_TIMER1_CH2_CNTRL_CHSEL_Rise_Pin  = 0,     /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH2_CNTRL_CHSEL_Fall_Pin  = 1,     /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH2_CNTRL_CHSEL_Rise_NextCH = 2,   /*!< Rise_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH2_CNTRL_CHSEL_Rise_NextNextCH = 3,/*!< Rise_NextNextCH : Capture Event Select                                   */
} MDR_TIMER1_CH2_CNTRL_CHSEL_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL CHPSC [6..7]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_CHPSC                                                */
  MDR_TIMER1_CH2_CNTRL_CHPSC_EveryEvent = 0,    /*!< EveryEvent : Pass event for capture                                       */
  MDR_TIMER1_CH2_CNTRL_CHPSC_Events_div2 = 1,   /*!< Events_div2 : Pass event for capture                                      */
  MDR_TIMER1_CH2_CNTRL_CHPSC_Events_div4 = 2,   /*!< Events_div4 : Pass event for capture                                      */
  MDR_TIMER1_CH2_CNTRL_CHPSC_Events_div8 = 3,   /*!< Events_div8 : Pass event for capture                                      */
} MDR_TIMER1_CH2_CNTRL_CHPSC_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL OCCE [8..8]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_OCCE                                                 */
  MDR_TIMER1_CH2_CNTRL_OCCE_Off        = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH2_CNTRL_OCCE_On         = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH2_CNTRL_OCCE_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL OCCM [9..11]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_OCCM                                                 */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_0      = 0,     /*!< Ref_0 : Ref signal for output                                             */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_1_eqCCRx = 1,   /*!< Ref_1_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_0_eqCCRx = 2,   /*!< Ref_0_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_sw_eqCCRx = 3,  /*!< Ref_sw_eqCCRx : Ref signal for output                                     */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref0       = 4,     /*!< Ref0 : Ref signal for output                                              */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_1      = 5,     /*!< Ref_1 : Ref signal for output                                             */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_nDir_inCCRs = 6,/*!< Ref_nDir_inCCRs : Ref signal for output                                   */
  MDR_TIMER1_CH2_CNTRL_OCCM_Ref_Dir_inCCRs = 7, /*!< Ref_Dir_inCCRs : Ref signal for output                                    */
} MDR_TIMER1_CH2_CNTRL_OCCM_Enum;

/* ==========================================  MDR_TIMER1 CH2_CNTRL BRKEN [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_BRKEN                                                */
  MDR_TIMER1_CH2_CNTRL_BRKEN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH2_CNTRL_BRKEN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH2_CNTRL_BRKEN_Enum;

/* ==========================================  MDR_TIMER1 CH2_CNTRL ETREN [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_ETREN                                                */
  MDR_TIMER1_CH2_CNTRL_ETREN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH2_CNTRL_ETREN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH2_CNTRL_ETREN_Enum;

/* =========================================  MDR_TIMER1 CH2_CNTRL WR_CMPL [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_WR_CMPL                                              */
  MDR_TIMER1_CH2_CNTRL_WR_CMPL_Ready   = 0,     /*!< Ready : Ready to write                                                    */
  MDR_TIMER1_CH2_CNTRL_WR_CMPL_BUSY    = 1,     /*!< BUSY : Writing not completed                                              */
} MDR_TIMER1_CH2_CNTRL_WR_CMPL_Enum;

/* ========================================  MDR_TIMER1 CH2_CNTRL CAP_nPWM [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL_CAP_nPWM                                             */
  MDR_TIMER1_CH2_CNTRL_CAP_nPWM_PWM    = 0,     /*!< PWM : PWM output                                                          */
  MDR_TIMER1_CH2_CNTRL_CAP_nPWM_CAPTURE = 1,    /*!< CAPTURE : Capture input signal                                            */
} MDR_TIMER1_CH2_CNTRL_CAP_nPWM_Enum;

/* =======================================================  CH3_CNTRL  ======================================================= */
/* ==========================================  MDR_TIMER1 CH3_CNTRL CHFLTR [0..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_CHFLTR                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_TIM_CLK  = 0,     /*!< TIM_CLK : Filter Value                                                    */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_2_TIM_CLK = 1,    /*!< 2_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_4_TIM_CLK = 2,    /*!< 4_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_TIM_CLK = 3,    /*!< 8_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_6_FDTS_div2 = 4,  /*!< 6_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_FDTS_div2 = 5,  /*!< 8_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_6_FDTS_div4 = 6,  /*!< 6_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_FDTS_div4 = 7,  /*!< 8_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_6_FDTS_div8 = 8,  /*!< 6_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_FDTS_div8 = 9,  /*!< 8_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_5_FDTS_div16 = 10,/*!< 5_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_6_FDTS_div16 = 11,/*!< 6_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_FDTS_div16 = 12,/*!< 8_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_5_FDTS_div32 = 13,/*!< 5_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_6_FDTS_div32 = 14,/*!< 6_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH3_CNTRL_CHFLTR_8_FDTS_div32 = 15,/*!< 8_FDTS_div32 : Filter Value                                               */
} MDR_TIMER1_CH3_CNTRL_CHFLTR_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL CHSEL [4..5]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_CHSEL                                                */
  MDR_TIMER1_CH3_CNTRL_CHSEL_Rise_Pin  = 0,     /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH3_CNTRL_CHSEL_Fall_Pin  = 1,     /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH3_CNTRL_CHSEL_Rise_NextCH = 2,   /*!< Rise_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH3_CNTRL_CHSEL_Rise_NextNextCH = 3,/*!< Rise_NextNextCH : Capture Event Select                                   */
} MDR_TIMER1_CH3_CNTRL_CHSEL_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL CHPSC [6..7]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_CHPSC                                                */
  MDR_TIMER1_CH3_CNTRL_CHPSC_EveryEvent = 0,    /*!< EveryEvent : Pass event for capture                                       */
  MDR_TIMER1_CH3_CNTRL_CHPSC_Events_div2 = 1,   /*!< Events_div2 : Pass event for capture                                      */
  MDR_TIMER1_CH3_CNTRL_CHPSC_Events_div4 = 2,   /*!< Events_div4 : Pass event for capture                                      */
  MDR_TIMER1_CH3_CNTRL_CHPSC_Events_div8 = 3,   /*!< Events_div8 : Pass event for capture                                      */
} MDR_TIMER1_CH3_CNTRL_CHPSC_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL OCCE [8..8]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_OCCE                                                 */
  MDR_TIMER1_CH3_CNTRL_OCCE_Off        = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH3_CNTRL_OCCE_On         = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH3_CNTRL_OCCE_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL OCCM [9..11]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_OCCM                                                 */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_0      = 0,     /*!< Ref_0 : Ref signal for output                                             */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_1_eqCCRx = 1,   /*!< Ref_1_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_0_eqCCRx = 2,   /*!< Ref_0_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_sw_eqCCRx = 3,  /*!< Ref_sw_eqCCRx : Ref signal for output                                     */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref0       = 4,     /*!< Ref0 : Ref signal for output                                              */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_1      = 5,     /*!< Ref_1 : Ref signal for output                                             */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_nDir_inCCRs = 6,/*!< Ref_nDir_inCCRs : Ref signal for output                                   */
  MDR_TIMER1_CH3_CNTRL_OCCM_Ref_Dir_inCCRs = 7, /*!< Ref_Dir_inCCRs : Ref signal for output                                    */
} MDR_TIMER1_CH3_CNTRL_OCCM_Enum;

/* ==========================================  MDR_TIMER1 CH3_CNTRL BRKEN [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_BRKEN                                                */
  MDR_TIMER1_CH3_CNTRL_BRKEN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH3_CNTRL_BRKEN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH3_CNTRL_BRKEN_Enum;

/* ==========================================  MDR_TIMER1 CH3_CNTRL ETREN [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_ETREN                                                */
  MDR_TIMER1_CH3_CNTRL_ETREN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH3_CNTRL_ETREN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH3_CNTRL_ETREN_Enum;

/* =========================================  MDR_TIMER1 CH3_CNTRL WR_CMPL [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_WR_CMPL                                              */
  MDR_TIMER1_CH3_CNTRL_WR_CMPL_Ready   = 0,     /*!< Ready : Ready to write                                                    */
  MDR_TIMER1_CH3_CNTRL_WR_CMPL_BUSY    = 1,     /*!< BUSY : Writing not completed                                              */
} MDR_TIMER1_CH3_CNTRL_WR_CMPL_Enum;

/* ========================================  MDR_TIMER1 CH3_CNTRL CAP_nPWM [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL_CAP_nPWM                                             */
  MDR_TIMER1_CH3_CNTRL_CAP_nPWM_PWM    = 0,     /*!< PWM : PWM output                                                          */
  MDR_TIMER1_CH3_CNTRL_CAP_nPWM_CAPTURE = 1,    /*!< CAPTURE : Capture input signal                                            */
} MDR_TIMER1_CH3_CNTRL_CAP_nPWM_Enum;

/* =======================================================  CH4_CNTRL  ======================================================= */
/* ==========================================  MDR_TIMER1 CH4_CNTRL CHFLTR [0..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_CHFLTR                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_TIM_CLK  = 0,     /*!< TIM_CLK : Filter Value                                                    */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_2_TIM_CLK = 1,    /*!< 2_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_4_TIM_CLK = 2,    /*!< 4_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_TIM_CLK = 3,    /*!< 8_TIM_CLK : Filter Value                                                  */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_6_FDTS_div2 = 4,  /*!< 6_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_FDTS_div2 = 5,  /*!< 8_FDTS_div2 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_6_FDTS_div4 = 6,  /*!< 6_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_FDTS_div4 = 7,  /*!< 8_FDTS_div4 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_6_FDTS_div8 = 8,  /*!< 6_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_FDTS_div8 = 9,  /*!< 8_FDTS_div8 : Filter Value                                                */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_5_FDTS_div16 = 10,/*!< 5_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_6_FDTS_div16 = 11,/*!< 6_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_FDTS_div16 = 12,/*!< 8_FDTS_div16 : Filter Value                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_5_FDTS_div32 = 13,/*!< 5_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_6_FDTS_div32 = 14,/*!< 6_FDTS_div32 : Filter Value                                               */
  MDR_TIMER1_CH4_CNTRL_CHFLTR_8_FDTS_div32 = 15,/*!< 8_FDTS_div32 : Filter Value                                               */
} MDR_TIMER1_CH4_CNTRL_CHFLTR_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL CHSEL [4..5]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_CHSEL                                                */
  MDR_TIMER1_CH4_CNTRL_CHSEL_Rise_Pin  = 0,     /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH4_CNTRL_CHSEL_Fall_Pin  = 1,     /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH4_CNTRL_CHSEL_Rise_NextCH = 2,   /*!< Rise_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH4_CNTRL_CHSEL_Rise_NextNextCH = 3,/*!< Rise_NextNextCH : Capture Event Select                                   */
} MDR_TIMER1_CH4_CNTRL_CHSEL_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL CHPSC [6..7]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_CHPSC                                                */
  MDR_TIMER1_CH4_CNTRL_CHPSC_EveryEvent = 0,    /*!< EveryEvent : Pass event for capture                                       */
  MDR_TIMER1_CH4_CNTRL_CHPSC_Events_div2 = 1,   /*!< Events_div2 : Pass event for capture                                      */
  MDR_TIMER1_CH4_CNTRL_CHPSC_Events_div4 = 2,   /*!< Events_div4 : Pass event for capture                                      */
  MDR_TIMER1_CH4_CNTRL_CHPSC_Events_div8 = 3,   /*!< Events_div8 : Pass event for capture                                      */
} MDR_TIMER1_CH4_CNTRL_CHPSC_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL OCCE [8..8]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_OCCE                                                 */
  MDR_TIMER1_CH4_CNTRL_OCCE_Off        = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH4_CNTRL_OCCE_On         = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH4_CNTRL_OCCE_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL OCCM [9..11]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_OCCM                                                 */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_0      = 0,     /*!< Ref_0 : Ref signal for output                                             */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_1_eqCCRx = 1,   /*!< Ref_1_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_0_eqCCRx = 2,   /*!< Ref_0_eqCCRx : Ref signal for output                                      */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_sw_eqCCRx = 3,  /*!< Ref_sw_eqCCRx : Ref signal for output                                     */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref0       = 4,     /*!< Ref0 : Ref signal for output                                              */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_1      = 5,     /*!< Ref_1 : Ref signal for output                                             */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_nDir_inCCRs = 6,/*!< Ref_nDir_inCCRs : Ref signal for output                                   */
  MDR_TIMER1_CH4_CNTRL_OCCM_Ref_Dir_inCCRs = 7, /*!< Ref_Dir_inCCRs : Ref signal for output                                    */
} MDR_TIMER1_CH4_CNTRL_OCCM_Enum;

/* ==========================================  MDR_TIMER1 CH4_CNTRL BRKEN [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_BRKEN                                                */
  MDR_TIMER1_CH4_CNTRL_BRKEN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH4_CNTRL_BRKEN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH4_CNTRL_BRKEN_Enum;

/* ==========================================  MDR_TIMER1 CH4_CNTRL ETREN [13..13]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_ETREN                                                */
  MDR_TIMER1_CH4_CNTRL_ETREN_Off       = 0,     /*!< Off : Disabled                                                            */
  MDR_TIMER1_CH4_CNTRL_ETREN_On        = 1,     /*!< On : Enabled                                                              */
} MDR_TIMER1_CH4_CNTRL_ETREN_Enum;

/* =========================================  MDR_TIMER1 CH4_CNTRL WR_CMPL [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_WR_CMPL                                              */
  MDR_TIMER1_CH4_CNTRL_WR_CMPL_Ready   = 0,     /*!< Ready : Ready to write                                                    */
  MDR_TIMER1_CH4_CNTRL_WR_CMPL_BUSY    = 1,     /*!< BUSY : Writing not completed                                              */
} MDR_TIMER1_CH4_CNTRL_WR_CMPL_Enum;

/* ========================================  MDR_TIMER1 CH4_CNTRL CAP_nPWM [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL_CAP_nPWM                                             */
  MDR_TIMER1_CH4_CNTRL_CAP_nPWM_PWM    = 0,     /*!< PWM : PWM output                                                          */
  MDR_TIMER1_CH4_CNTRL_CAP_nPWM_CAPTURE = 1,    /*!< CAPTURE : Capture input signal                                            */
} MDR_TIMER1_CH4_CNTRL_CAP_nPWM_Enum;

/* ======================================================  CH1_CNTRL1  ======================================================= */
/* ==========================================  MDR_TIMER1 CH1_CNTRL1 SelOE [0..1]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_SelOE                                               */
  MDR_TIMER1_CH1_CNTRL1_SelOE_IN       = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH1_CNTRL1_SelOE_OUT      = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH1_CNTRL1_SelOE_IO_byRef = 2,     /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH1_CNTRL1_SelOE_IO_byDTG = 3,     /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH1_CNTRL1_SelOE_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL1 SelO [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_SelO                                                */
  MDR_TIMER1_CH1_CNTRL1_SelO_Low       = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH1_CNTRL1_SelO_High      = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH1_CNTRL1_SelO_Ref       = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH1_CNTRL1_SelO_DTG       = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH1_CNTRL1_SelO_Enum;

/* ===========================================  MDR_TIMER1 CH1_CNTRL1 Inv [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_Inv                                                 */
  MDR_TIMER1_CH1_CNTRL1_Inv_Off        = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH1_CNTRL1_Inv_On         = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH1_CNTRL1_Inv_Enum;

/* ==========================================  MDR_TIMER1 CH1_CNTRL1 NSelOE [8..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_NSelOE                                              */
  MDR_TIMER1_CH1_CNTRL1_NSelOE_IN      = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH1_CNTRL1_NSelOE_OUT     = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH1_CNTRL1_NSelOE_IO_byRef = 2,    /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH1_CNTRL1_NSelOE_IO_byDTG = 3,    /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH1_CNTRL1_NSelOE_Enum;

/* =========================================  MDR_TIMER1 CH1_CNTRL1 NSelO [10..11]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_NSelO                                               */
  MDR_TIMER1_CH1_CNTRL1_NSelO_Low      = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH1_CNTRL1_NSelO_High     = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH1_CNTRL1_NSelO_Ref      = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH1_CNTRL1_NSelO_DTG      = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH1_CNTRL1_NSelO_Enum;

/* ==========================================  MDR_TIMER1 CH1_CNTRL1 NInv [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL1_NInv                                                */
  MDR_TIMER1_CH1_CNTRL1_NInv_Off       = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH1_CNTRL1_NInv_On        = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH1_CNTRL1_NInv_Enum;

/* ======================================================  CH2_CNTRL1  ======================================================= */
/* ==========================================  MDR_TIMER1 CH2_CNTRL1 SelOE [0..1]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_SelOE                                               */
  MDR_TIMER1_CH2_CNTRL1_SelOE_IN       = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH2_CNTRL1_SelOE_OUT      = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH2_CNTRL1_SelOE_IO_byRef = 2,     /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH2_CNTRL1_SelOE_IO_byDTG = 3,     /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH2_CNTRL1_SelOE_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL1 SelO [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_SelO                                                */
  MDR_TIMER1_CH2_CNTRL1_SelO_Low       = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH2_CNTRL1_SelO_High      = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH2_CNTRL1_SelO_Ref       = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH2_CNTRL1_SelO_DTG       = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH2_CNTRL1_SelO_Enum;

/* ===========================================  MDR_TIMER1 CH2_CNTRL1 Inv [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_Inv                                                 */
  MDR_TIMER1_CH2_CNTRL1_Inv_Off        = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH2_CNTRL1_Inv_On         = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH2_CNTRL1_Inv_Enum;

/* ==========================================  MDR_TIMER1 CH2_CNTRL1 NSelOE [8..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_NSelOE                                              */
  MDR_TIMER1_CH2_CNTRL1_NSelOE_IN      = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH2_CNTRL1_NSelOE_OUT     = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH2_CNTRL1_NSelOE_IO_byRef = 2,    /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH2_CNTRL1_NSelOE_IO_byDTG = 3,    /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH2_CNTRL1_NSelOE_Enum;

/* =========================================  MDR_TIMER1 CH2_CNTRL1 NSelO [10..11]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_NSelO                                               */
  MDR_TIMER1_CH2_CNTRL1_NSelO_Low      = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH2_CNTRL1_NSelO_High     = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH2_CNTRL1_NSelO_Ref      = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH2_CNTRL1_NSelO_DTG      = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH2_CNTRL1_NSelO_Enum;

/* ==========================================  MDR_TIMER1 CH2_CNTRL1 NInv [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL1_NInv                                                */
  MDR_TIMER1_CH2_CNTRL1_NInv_Off       = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH2_CNTRL1_NInv_On        = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH2_CNTRL1_NInv_Enum;

/* ======================================================  CH3_CNTRL1  ======================================================= */
/* ==========================================  MDR_TIMER1 CH3_CNTRL1 SelOE [0..1]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_SelOE                                               */
  MDR_TIMER1_CH3_CNTRL1_SelOE_IN       = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH3_CNTRL1_SelOE_OUT      = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH3_CNTRL1_SelOE_IO_byRef = 2,     /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH3_CNTRL1_SelOE_IO_byDTG = 3,     /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH3_CNTRL1_SelOE_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL1 SelO [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_SelO                                                */
  MDR_TIMER1_CH3_CNTRL1_SelO_Low       = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH3_CNTRL1_SelO_High      = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH3_CNTRL1_SelO_Ref       = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH3_CNTRL1_SelO_DTG       = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH3_CNTRL1_SelO_Enum;

/* ===========================================  MDR_TIMER1 CH3_CNTRL1 Inv [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_Inv                                                 */
  MDR_TIMER1_CH3_CNTRL1_Inv_Off        = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH3_CNTRL1_Inv_On         = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH3_CNTRL1_Inv_Enum;

/* ==========================================  MDR_TIMER1 CH3_CNTRL1 NSelOE [8..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_NSelOE                                              */
  MDR_TIMER1_CH3_CNTRL1_NSelOE_IN      = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH3_CNTRL1_NSelOE_OUT     = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH3_CNTRL1_NSelOE_IO_byRef = 2,    /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH3_CNTRL1_NSelOE_IO_byDTG = 3,    /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH3_CNTRL1_NSelOE_Enum;

/* =========================================  MDR_TIMER1 CH3_CNTRL1 NSelO [10..11]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_NSelO                                               */
  MDR_TIMER1_CH3_CNTRL1_NSelO_Low      = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH3_CNTRL1_NSelO_High     = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH3_CNTRL1_NSelO_Ref      = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH3_CNTRL1_NSelO_DTG      = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH3_CNTRL1_NSelO_Enum;

/* ==========================================  MDR_TIMER1 CH3_CNTRL1 NInv [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL1_NInv                                                */
  MDR_TIMER1_CH3_CNTRL1_NInv_Off       = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH3_CNTRL1_NInv_On        = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH3_CNTRL1_NInv_Enum;

/* ======================================================  CH4_CNTRL1  ======================================================= */
/* ==========================================  MDR_TIMER1 CH4_CNTRL1 SelOE [0..1]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_SelOE                                               */
  MDR_TIMER1_CH4_CNTRL1_SelOE_IN       = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH4_CNTRL1_SelOE_OUT      = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH4_CNTRL1_SelOE_IO_byRef = 2,     /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH4_CNTRL1_SelOE_IO_byDTG = 3,     /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH4_CNTRL1_SelOE_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL1 SelO [2..3]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_SelO                                                */
  MDR_TIMER1_CH4_CNTRL1_SelO_Low       = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH4_CNTRL1_SelO_High      = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH4_CNTRL1_SelO_Ref       = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH4_CNTRL1_SelO_DTG       = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH4_CNTRL1_SelO_Enum;

/* ===========================================  MDR_TIMER1 CH4_CNTRL1 Inv [4..4]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_Inv                                                 */
  MDR_TIMER1_CH4_CNTRL1_Inv_Off        = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH4_CNTRL1_Inv_On         = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH4_CNTRL1_Inv_Enum;

/* ==========================================  MDR_TIMER1 CH4_CNTRL1 NSelOE [8..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_NSelOE                                              */
  MDR_TIMER1_CH4_CNTRL1_NSelOE_IN      = 0,     /*!< IN : Pin IN                                                               */
  MDR_TIMER1_CH4_CNTRL1_NSelOE_OUT     = 1,     /*!< OUT : Pin OUT                                                             */
  MDR_TIMER1_CH4_CNTRL1_NSelOE_IO_byRef = 2,    /*!< IO_byRef : Pin IN or OUT by Ref signal                                    */
  MDR_TIMER1_CH4_CNTRL1_NSelOE_IO_byDTG = 3,    /*!< IO_byDTG : Pin IN or OUT by DTG signal                                    */
} MDR_TIMER1_CH4_CNTRL1_NSelOE_Enum;

/* =========================================  MDR_TIMER1 CH4_CNTRL1 NSelO [10..11]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_NSelO                                               */
  MDR_TIMER1_CH4_CNTRL1_NSelO_Low      = 0,     /*!< Low : Outputs const GND                                                   */
  MDR_TIMER1_CH4_CNTRL1_NSelO_High     = 1,     /*!< High : Outputs const Ucc                                                  */
  MDR_TIMER1_CH4_CNTRL1_NSelO_Ref      = 2,     /*!< Ref : Ref PWM signal                                                      */
  MDR_TIMER1_CH4_CNTRL1_NSelO_DTG      = 3,     /*!< DTG : DTG PWM signal                                                      */
} MDR_TIMER1_CH4_CNTRL1_NSelO_Enum;

/* ==========================================  MDR_TIMER1 CH4_CNTRL1 NInv [12..12]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL1_NInv                                                */
  MDR_TIMER1_CH4_CNTRL1_NInv_Off       = 0,     /*!< Off : Not Inverted                                                        */
  MDR_TIMER1_CH4_CNTRL1_NInv_On        = 1,     /*!< On : Inverted                                                             */
} MDR_TIMER1_CH4_CNTRL1_NInv_Enum;

/* ========================================================  CH1_DTG  ======================================================== */
/* =============================================  MDR_TIMER1 CH1_DTG DTG [0..3]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH1_DTG_DTG                                                    */
  MDR_TIMER1_CH1_DTG_DTG_x0            = 0,     /*!< x0 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x1            = 1,     /*!< x1 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x2            = 2,     /*!< x2 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x3            = 3,     /*!< x3 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x4            = 4,     /*!< x4 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x5            = 5,     /*!< x5 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x6            = 6,     /*!< x6 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x7            = 7,     /*!< x7 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x8            = 8,     /*!< x8 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x9            = 9,     /*!< x9 : Prescaler DTG                                                        */
  MDR_TIMER1_CH1_DTG_DTG_x10           = 10,    /*!< x10 : Prescaler DTG                                                       */
  MDR_TIMER1_CH1_DTG_DTG_x11           = 11,    /*!< x11 : Prescaler DTG                                                       */
  MDR_TIMER1_CH1_DTG_DTG_x12           = 12,    /*!< x12 : Prescaler DTG                                                       */
  MDR_TIMER1_CH1_DTG_DTG_x13           = 13,    /*!< x13 : Prescaler DTG                                                       */
  MDR_TIMER1_CH1_DTG_DTG_x14           = 14,    /*!< x14 : Prescaler DTG                                                       */
  MDR_TIMER1_CH1_DTG_DTG_x15           = 15,    /*!< x15 : Prescaler DTG                                                       */
} MDR_TIMER1_CH1_DTG_DTG_Enum;

/* ============================================  MDR_TIMER1 CH1_DTG EDTS [4..4]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH1_DTG_EDTS                                                   */
  MDR_TIMER1_CH1_DTG_EDTS_TIM_Clock    = 0,     /*!< TIM_Clock : Pin IN                                                        */
  MDR_TIMER1_CH1_DTG_EDTS_FDTS         = 1,     /*!< FDTS : Pin OUT                                                            */
} MDR_TIMER1_CH1_DTG_EDTS_Enum;

/* ========================================================  CH2_DTG  ======================================================== */
/* =============================================  MDR_TIMER1 CH2_DTG DTG [0..3]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH2_DTG_DTG                                                    */
  MDR_TIMER1_CH2_DTG_DTG_x0            = 0,     /*!< x0 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x1            = 1,     /*!< x1 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x2            = 2,     /*!< x2 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x3            = 3,     /*!< x3 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x4            = 4,     /*!< x4 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x5            = 5,     /*!< x5 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x6            = 6,     /*!< x6 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x7            = 7,     /*!< x7 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x8            = 8,     /*!< x8 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x9            = 9,     /*!< x9 : Prescaler DTG                                                        */
  MDR_TIMER1_CH2_DTG_DTG_x10           = 10,    /*!< x10 : Prescaler DTG                                                       */
  MDR_TIMER1_CH2_DTG_DTG_x11           = 11,    /*!< x11 : Prescaler DTG                                                       */
  MDR_TIMER1_CH2_DTG_DTG_x12           = 12,    /*!< x12 : Prescaler DTG                                                       */
  MDR_TIMER1_CH2_DTG_DTG_x13           = 13,    /*!< x13 : Prescaler DTG                                                       */
  MDR_TIMER1_CH2_DTG_DTG_x14           = 14,    /*!< x14 : Prescaler DTG                                                       */
  MDR_TIMER1_CH2_DTG_DTG_x15           = 15,    /*!< x15 : Prescaler DTG                                                       */
} MDR_TIMER1_CH2_DTG_DTG_Enum;

/* ============================================  MDR_TIMER1 CH2_DTG EDTS [4..4]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH2_DTG_EDTS                                                   */
  MDR_TIMER1_CH2_DTG_EDTS_TIM_Clock    = 0,     /*!< TIM_Clock : Pin IN                                                        */
  MDR_TIMER1_CH2_DTG_EDTS_FDTS         = 1,     /*!< FDTS : Pin OUT                                                            */
} MDR_TIMER1_CH2_DTG_EDTS_Enum;

/* ========================================================  CH3_DTG  ======================================================== */
/* =============================================  MDR_TIMER1 CH3_DTG DTG [0..3]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH3_DTG_DTG                                                    */
  MDR_TIMER1_CH3_DTG_DTG_x0            = 0,     /*!< x0 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x1            = 1,     /*!< x1 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x2            = 2,     /*!< x2 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x3            = 3,     /*!< x3 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x4            = 4,     /*!< x4 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x5            = 5,     /*!< x5 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x6            = 6,     /*!< x6 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x7            = 7,     /*!< x7 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x8            = 8,     /*!< x8 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x9            = 9,     /*!< x9 : Prescaler DTG                                                        */
  MDR_TIMER1_CH3_DTG_DTG_x10           = 10,    /*!< x10 : Prescaler DTG                                                       */
  MDR_TIMER1_CH3_DTG_DTG_x11           = 11,    /*!< x11 : Prescaler DTG                                                       */
  MDR_TIMER1_CH3_DTG_DTG_x12           = 12,    /*!< x12 : Prescaler DTG                                                       */
  MDR_TIMER1_CH3_DTG_DTG_x13           = 13,    /*!< x13 : Prescaler DTG                                                       */
  MDR_TIMER1_CH3_DTG_DTG_x14           = 14,    /*!< x14 : Prescaler DTG                                                       */
  MDR_TIMER1_CH3_DTG_DTG_x15           = 15,    /*!< x15 : Prescaler DTG                                                       */
} MDR_TIMER1_CH3_DTG_DTG_Enum;

/* ============================================  MDR_TIMER1 CH3_DTG EDTS [4..4]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH3_DTG_EDTS                                                   */
  MDR_TIMER1_CH3_DTG_EDTS_TIM_Clock    = 0,     /*!< TIM_Clock : Pin IN                                                        */
  MDR_TIMER1_CH3_DTG_EDTS_FDTS         = 1,     /*!< FDTS : Pin OUT                                                            */
} MDR_TIMER1_CH3_DTG_EDTS_Enum;

/* ========================================================  CH4_DTG  ======================================================== */
/* =============================================  MDR_TIMER1 CH4_DTG DTG [0..3]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH4_DTG_DTG                                                    */
  MDR_TIMER1_CH4_DTG_DTG_x0            = 0,     /*!< x0 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x1            = 1,     /*!< x1 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x2            = 2,     /*!< x2 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x3            = 3,     /*!< x3 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x4            = 4,     /*!< x4 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x5            = 5,     /*!< x5 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x6            = 6,     /*!< x6 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x7            = 7,     /*!< x7 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x8            = 8,     /*!< x8 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x9            = 9,     /*!< x9 : Prescaler DTG                                                        */
  MDR_TIMER1_CH4_DTG_DTG_x10           = 10,    /*!< x10 : Prescaler DTG                                                       */
  MDR_TIMER1_CH4_DTG_DTG_x11           = 11,    /*!< x11 : Prescaler DTG                                                       */
  MDR_TIMER1_CH4_DTG_DTG_x12           = 12,    /*!< x12 : Prescaler DTG                                                       */
  MDR_TIMER1_CH4_DTG_DTG_x13           = 13,    /*!< x13 : Prescaler DTG                                                       */
  MDR_TIMER1_CH4_DTG_DTG_x14           = 14,    /*!< x14 : Prescaler DTG                                                       */
  MDR_TIMER1_CH4_DTG_DTG_x15           = 15,    /*!< x15 : Prescaler DTG                                                       */
} MDR_TIMER1_CH4_DTG_DTG_Enum;

/* ============================================  MDR_TIMER1 CH4_DTG EDTS [4..4]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_CH4_DTG_EDTS                                                   */
  MDR_TIMER1_CH4_DTG_EDTS_TIM_Clock    = 0,     /*!< TIM_Clock : Pin IN                                                        */
  MDR_TIMER1_CH4_DTG_EDTS_FDTS         = 1,     /*!< FDTS : Pin OUT                                                            */
} MDR_TIMER1_CH4_DTG_EDTS_Enum;

/* =====================================================  BRKETR_CNTRL  ====================================================== */
/* ========================================  MDR_TIMER1 BRKETR_CNTRL BRK_INV [0..0]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_BRKETR_CNTRL_BRK_INV                                           */
  MDR_TIMER1_BRKETR_CNTRL_BRK_INV_Normal = 0,   /*!< Normal : Signal Not Inverted                                              */
  MDR_TIMER1_BRKETR_CNTRL_BRK_INV_Invert = 1,   /*!< Invert : Signal Inverted                                                  */
} MDR_TIMER1_BRKETR_CNTRL_BRK_INV_Enum;

/* ========================================  MDR_TIMER1 BRKETR_CNTRL ETR_INV [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_BRKETR_CNTRL_ETR_INV                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_INV_Normal = 0,   /*!< Normal : Signal Not Inverted                                              */
  MDR_TIMER1_BRKETR_CNTRL_ETR_INV_Invert = 1,   /*!< Invert : Signal Inverted                                                  */
} MDR_TIMER1_BRKETR_CNTRL_ETR_INV_Enum;

/* ========================================  MDR_TIMER1 BRKETR_CNTRL ETR_PSC [2..3]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_BRKETR_CNTRL_ETR_PSC                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_div1 = 0,     /*!< div1 : No prescaler                                                       */
  MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_div2 = 1,     /*!< div2 : Reduce freq by 2                                                   */
  MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_div4 = 2,     /*!< div4 : Reduce freq by 4                                                   */
  MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_div8 = 3,     /*!< div8 : Reduce freq by 8                                                   */
} MDR_TIMER1_BRKETR_CNTRL_ETR_PSC_Enum;

/* =======================================  MDR_TIMER1 BRKETR_CNTRL ETR_Filter [4..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_BRKETR_CNTRL_ETR_Filter                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_TIM_CLK = 0,/*!< TIM_CLK : Filter Value                                                   */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_2_TIM_CLK = 1,/*!< 2_TIM_CLK : Filter Value                                               */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_4_TIM_CLK = 2,/*!< 4_TIM_CLK : Filter Value                                               */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_TIM_CLK = 3,/*!< 8_TIM_CLK : Filter Value                                               */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_6_FDTS_div2 = 4,/*!< 6_FDTS_div2 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_FDTS_div2 = 5,/*!< 8_FDTS_div2 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_6_FDTS_div4 = 6,/*!< 6_FDTS_div4 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_FDTS_div4 = 7,/*!< 8_FDTS_div4 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_6_FDTS_div8 = 8,/*!< 6_FDTS_div8 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_FDTS_div8 = 9,/*!< 8_FDTS_div8 : Filter Value                                           */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_5_FDTS_div16 = 10,/*!< 5_FDTS_div16 : Filter Value                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_6_FDTS_div16 = 11,/*!< 6_FDTS_div16 : Filter Value                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_FDTS_div16 = 12,/*!< 8_FDTS_div16 : Filter Value                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_5_FDTS_div32 = 13,/*!< 5_FDTS_div32 : Filter Value                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_6_FDTS_div32 = 14,/*!< 6_FDTS_div32 : Filter Value                                        */
  MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_8_FDTS_div32 = 15,/*!< 8_FDTS_div32 : Filter Value                                        */
} MDR_TIMER1_BRKETR_CNTRL_ETR_Filter_Enum;

/* ========================================================  STATUS  ========================================================= */
/* ===========================================  MDR_TIMER1 STATUS CNT_ZERO [0..0]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CNT_ZERO                                                */
  MDR_TIMER1_STATUS_CNT_ZERO_Off       = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CNT_ZERO_On        = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CNT_ZERO_Enum;

/* ===========================================  MDR_TIMER1 STATUS CNT_ARR [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CNT_ARR                                                 */
  MDR_TIMER1_STATUS_CNT_ARR_Off        = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CNT_ARR_On         = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CNT_ARR_Enum;

/* ============================================  MDR_TIMER1 STATUS ETR_RE [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_ETR_RE                                                  */
  MDR_TIMER1_STATUS_ETR_RE_Off         = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_ETR_RE_On          = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_ETR_RE_Enum;

/* ============================================  MDR_TIMER1 STATUS ETR_FE [3..3]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_ETR_FE                                                  */
  MDR_TIMER1_STATUS_ETR_FE_Off         = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_ETR_FE_On          = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_ETR_FE_Enum;

/* =============================================  MDR_TIMER1 STATUS BRK [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_BRK                                                     */
  MDR_TIMER1_STATUS_BRK_Off            = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_BRK_On             = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_BRK_Enum;

/* =========================================  MDR_TIMER1 STATUS CCR_CAP_CH1 [5..5]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_CAP_CH1                                             */
  MDR_TIMER1_STATUS_CCR_CAP_CH1_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_CAP_CH1_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_CAP_CH1_Enum;

/* =========================================  MDR_TIMER1 STATUS CCR_CAP_CH2 [6..6]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_CAP_CH2                                             */
  MDR_TIMER1_STATUS_CCR_CAP_CH2_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_CAP_CH2_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_CAP_CH2_Enum;

/* =========================================  MDR_TIMER1 STATUS CCR_CAP_CH3 [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_CAP_CH3                                             */
  MDR_TIMER1_STATUS_CCR_CAP_CH3_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_CAP_CH3_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_CAP_CH3_Enum;

/* =========================================  MDR_TIMER1 STATUS CCR_CAP_CH4 [8..8]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_CAP_CH4                                             */
  MDR_TIMER1_STATUS_CCR_CAP_CH4_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_CAP_CH4_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_CAP_CH4_Enum;

/* =========================================  MDR_TIMER1 STATUS CCR_REF_CH1 [9..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_REF_CH1                                             */
  MDR_TIMER1_STATUS_CCR_REF_CH1_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_REF_CH1_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_REF_CH1_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR_REF_CH2 [10..10]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_REF_CH2                                             */
  MDR_TIMER1_STATUS_CCR_REF_CH2_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_REF_CH2_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_REF_CH2_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR_REF_CH3 [11..11]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_REF_CH3                                             */
  MDR_TIMER1_STATUS_CCR_REF_CH3_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_REF_CH3_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_REF_CH3_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR_REF_CH4 [12..12]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR_REF_CH4                                             */
  MDR_TIMER1_STATUS_CCR_REF_CH4_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR_REF_CH4_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR_REF_CH4_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR1_CAP_CH1 [13..13]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR1_CAP_CH1                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH1_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH1_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR1_CAP_CH1_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR1_CAP_CH2 [14..14]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR1_CAP_CH2                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH2_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH2_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR1_CAP_CH2_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR1_CAP_CH3 [15..15]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR1_CAP_CH3                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH3_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH3_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR1_CAP_CH3_Enum;

/* ========================================  MDR_TIMER1 STATUS CCR1_CAP_CH4 [16..16]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_STATUS_CCR1_CAP_CH4                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH4_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_STATUS_CCR1_CAP_CH4_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_STATUS_CCR1_CAP_CH4_Enum;

/* ==========================================================  IE  =========================================================== */
/* ===========================================  MDR_TIMER1 IE CNT_ZERO_IE [0..0]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_IE_CNT_ZERO_IE                                                 */
  MDR_TIMER1_IE_CNT_ZERO_IE_Off        = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CNT_ZERO_IE_On         = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CNT_ZERO_IE_Enum;

/* ============================================  MDR_TIMER1 IE CNT_ARR_IE [1..1]  ============================================ */
typedef enum {                                  /*!< MDR_TIMER1_IE_CNT_ARR_IE                                                  */
  MDR_TIMER1_IE_CNT_ARR_IE_Off         = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CNT_ARR_IE_On          = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CNT_ARR_IE_Enum;

/* ============================================  MDR_TIMER1 IE ETR_RE_IE [2..2]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_ETR_RE_IE                                                   */
  MDR_TIMER1_IE_ETR_RE_IE_Off          = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_ETR_RE_IE_On           = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_ETR_RE_IE_Enum;

/* ============================================  MDR_TIMER1 IE ETR_FE_IE [3..3]  ============================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_ETR_FE_IE                                                   */
  MDR_TIMER1_IE_ETR_FE_IE_Off          = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_ETR_FE_IE_On           = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_ETR_FE_IE_Enum;

/* ==============================================  MDR_TIMER1 IE BRK_IE [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_BRK_IE                                                      */
  MDR_TIMER1_IE_BRK_IE_Off             = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_BRK_IE_On              = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_BRK_IE_Enum;

/* ==========================================  MDR_TIMER1 IE CCR_CAP_CH1_IE [5..5]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_CAP_CH1_IE                                              */
  MDR_TIMER1_IE_CCR_CAP_CH1_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_CAP_CH1_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_CAP_CH1_IE_Enum;

/* ==========================================  MDR_TIMER1 IE CCR_CAP_CH2_IE [6..6]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_CAP_CH2_IE                                              */
  MDR_TIMER1_IE_CCR_CAP_CH2_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_CAP_CH2_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_CAP_CH2_IE_Enum;

/* ==========================================  MDR_TIMER1 IE CCR_CAP_CH3_IE [7..7]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_CAP_CH3_IE                                              */
  MDR_TIMER1_IE_CCR_CAP_CH3_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_CAP_CH3_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_CAP_CH3_IE_Enum;

/* ==========================================  MDR_TIMER1 IE CCR_CAP_CH4_IE [8..8]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_CAP_CH4_IE                                              */
  MDR_TIMER1_IE_CCR_CAP_CH4_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_CAP_CH4_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_CAP_CH4_IE_Enum;

/* ==========================================  MDR_TIMER1 IE CCR_REF_CH1_IE [9..9]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_REF_CH1_IE                                              */
  MDR_TIMER1_IE_CCR_REF_CH1_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_REF_CH1_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_REF_CH1_IE_Enum;

/* =========================================  MDR_TIMER1 IE CCR_REF_CH2_IE [10..10]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_REF_CH2_IE                                              */
  MDR_TIMER1_IE_CCR_REF_CH2_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_REF_CH2_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_REF_CH2_IE_Enum;

/* =========================================  MDR_TIMER1 IE CCR_REF_CH3_IE [11..11]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_REF_CH3_IE                                              */
  MDR_TIMER1_IE_CCR_REF_CH3_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_REF_CH3_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_REF_CH3_IE_Enum;

/* =========================================  MDR_TIMER1 IE CCR_REF_CH4_IE [12..12]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR_REF_CH4_IE                                              */
  MDR_TIMER1_IE_CCR_REF_CH4_IE_Off     = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR_REF_CH4_IE_On      = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR_REF_CH4_IE_Enum;

/* ========================================  MDR_TIMER1 IE CCR1_CAP_CH1_IE [13..13]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR1_CAP_CH1_IE                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH1_IE_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH1_IE_On     = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR1_CAP_CH1_IE_Enum;

/* ========================================  MDR_TIMER1 IE CCR1_CAP_CH2_IE [14..14]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR1_CAP_CH2_IE                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH2_IE_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH2_IE_On     = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR1_CAP_CH2_IE_Enum;

/* ========================================  MDR_TIMER1 IE CCR1_CAP_CH3_IE [15..15]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR1_CAP_CH3_IE                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH3_IE_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH3_IE_On     = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR1_CAP_CH3_IE_Enum;

/* ========================================  MDR_TIMER1 IE CCR1_CAP_CH4_IE [16..16]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_IE_CCR1_CAP_CH4_IE                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH4_IE_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_IE_CCR1_CAP_CH4_IE_On     = 1,     /*!< On : ENable                                                               */
} MDR_TIMER1_IE_CCR1_CAP_CH4_IE_Enum;

/* ========================================================  DMA_RE  ========================================================= */
/* ========================================  MDR_TIMER1 DMA_RE CNT_ZERO_DMAE [0..0]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE                                           */
  MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE_Off  = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE_On   = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CNT_ZERO_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE CNT_ARR_DMAE [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CNT_ARR_DMAE                                            */
  MDR_TIMER1_DMA_RE_CNT_ARR_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CNT_ARR_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CNT_ARR_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE ETR_RE_DMAE [2..2]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_ETR_RE_DMAE                                             */
  MDR_TIMER1_DMA_RE_ETR_RE_DMAE_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_ETR_RE_DMAE_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_ETR_RE_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE ETR_FE_DMAE [3..3]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_ETR_FE_DMAE                                             */
  MDR_TIMER1_DMA_RE_ETR_FE_DMAE_Off    = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_ETR_FE_DMAE_On     = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_ETR_FE_DMAE_Enum;

/* ===========================================  MDR_TIMER1 DMA_RE BRK_DMAE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_BRK_DMAE                                                */
  MDR_TIMER1_DMA_RE_BRK_DMAE_Off       = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_BRK_DMAE_On        = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_BRK_DMAE_Enum;

/* =======================================  MDR_TIMER1 DMA_RE CCR_CAP_CH1_DMAE [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_CAP_CH1_DMAE_Enum;

/* =======================================  MDR_TIMER1 DMA_RE CCR_CAP_CH2_DMAE [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_CAP_CH2_DMAE_Enum;

/* =======================================  MDR_TIMER1 DMA_RE CCR_CAP_CH3_DMAE [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_CAP_CH3_DMAE_Enum;

/* =======================================  MDR_TIMER1 DMA_RE CCR_CAP_CH4_DMAE [8..8]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_CAP_CH4_DMAE_Enum;

/* =======================================  MDR_TIMER1 DMA_RE CCR_REF_CH1_DMAE [9..9]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_REF_CH1_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE CCR_REF_CH2_DMAE [10..10]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_REF_CH2_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE CCR_REF_CH3_DMAE [11..11]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_REF_CH3_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE CCR_REF_CH4_DMAE [12..12]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE                                        */
  MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE_Off = 0,   /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE_On = 1,    /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR_REF_CH4_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE CCR1_CAP_CH1_DMAE [13..13]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR1_CAP_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE CCR1_CAP_CH2_DMAE [14..14]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR1_CAP_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE CCR1_CAP_CH3_DMAE [15..15]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR1_CAP_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE CCR1_CAP_CH4_DMAE [16..16]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE_CCR1_CAP_CH4_DMAE_Enum;

/* ======================================================  CH1_CNTRL2  ======================================================= */
/* ==========================================  MDR_TIMER1 CH1_CNTRL2 CHSel1 [0..1]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL2_CHSel1                                              */
  MDR_TIMER1_CH1_CNTRL2_CHSel1_Rise_Pin = 0,    /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH1_CNTRL2_CHSel1_Fall_Pin = 1,    /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH1_CNTRL2_CHSel1_Fall_NextCH = 2, /*!< Fall_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH1_CNTRL2_CHSel1_Fall_NextNextCH = 3,/*!< Fall_NextNextCH : Capture Event Select                                 */
} MDR_TIMER1_CH1_CNTRL2_CHSel1_Enum;

/* =========================================  MDR_TIMER1 CH1_CNTRL2 CCR1_En [2..2]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL2_CCR1_En                                             */
  MDR_TIMER1_CH1_CNTRL2_CCR1_En_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_CH1_CNTRL2_CCR1_En_On     = 1,     /*!< On : Enable                                                               */
} MDR_TIMER1_CH1_CNTRL2_CCR1_En_Enum;

/* ==========================================  MDR_TIMER1 CH1_CNTRL2 CCRRLD [3..3]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL2_CCRRLD                                              */
  MDR_TIMER1_CH1_CNTRL2_CCRRLD_Immediately = 0, /*!< Immediately : Immediately update CCR and CCR1                             */
  MDR_TIMER1_CH1_CNTRL2_CCRRLD_byPreriodCNT = 1,/*!< byPreriodCNT : Update on period completed                                 */
} MDR_TIMER1_CH1_CNTRL2_CCRRLD_Enum;

/* =======================================  MDR_TIMER1 CH1_CNTRL2 CAP_CCR_Fix [4..4]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix                                         */
  MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix_Off = 0,    /*!< Off : Inactive                                                            */
  MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix_On = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_CH1_CNTRL2_CAP_CCR_Fix_Enum;

/* ======================================================  CH2_CNTRL2  ======================================================= */
/* ==========================================  MDR_TIMER1 CH2_CNTRL2 CHSel1 [0..1]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL2_CHSel1                                              */
  MDR_TIMER1_CH2_CNTRL2_CHSel1_Rise_Pin = 0,    /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH2_CNTRL2_CHSel1_Fall_Pin = 1,    /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH2_CNTRL2_CHSel1_Fall_NextCH = 2, /*!< Fall_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH2_CNTRL2_CHSel1_Fall_NextNextCH = 3,/*!< Fall_NextNextCH : Capture Event Select                                 */
} MDR_TIMER1_CH2_CNTRL2_CHSel1_Enum;

/* =========================================  MDR_TIMER1 CH2_CNTRL2 CCR1_En [2..2]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL2_CCR1_En                                             */
  MDR_TIMER1_CH2_CNTRL2_CCR1_En_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_CH2_CNTRL2_CCR1_En_On     = 1,     /*!< On : Enable                                                               */
} MDR_TIMER1_CH2_CNTRL2_CCR1_En_Enum;

/* ==========================================  MDR_TIMER1 CH2_CNTRL2 CCRRLD [3..3]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL2_CCRRLD                                              */
  MDR_TIMER1_CH2_CNTRL2_CCRRLD_Immediately = 0, /*!< Immediately : Immediately update CCR and CCR1                             */
  MDR_TIMER1_CH2_CNTRL2_CCRRLD_byPreriodCNT = 1,/*!< byPreriodCNT : Update on period completed                                 */
} MDR_TIMER1_CH2_CNTRL2_CCRRLD_Enum;

/* =======================================  MDR_TIMER1 CH2_CNTRL2 CAP_CCR_Fix [4..4]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix                                         */
  MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix_Off = 0,    /*!< Off : Inactive                                                            */
  MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix_On = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_CH2_CNTRL2_CAP_CCR_Fix_Enum;

/* ======================================================  CH3_CNTRL2  ======================================================= */
/* ==========================================  MDR_TIMER1 CH3_CNTRL2 CHSel1 [0..1]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL2_CHSel1                                              */
  MDR_TIMER1_CH3_CNTRL2_CHSel1_Rise_Pin = 0,    /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH3_CNTRL2_CHSel1_Fall_Pin = 1,    /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH3_CNTRL2_CHSel1_Fall_NextCH = 2, /*!< Fall_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH3_CNTRL2_CHSel1_Fall_NextNextCH = 3,/*!< Fall_NextNextCH : Capture Event Select                                 */
} MDR_TIMER1_CH3_CNTRL2_CHSel1_Enum;

/* =========================================  MDR_TIMER1 CH3_CNTRL2 CCR1_En [2..2]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL2_CCR1_En                                             */
  MDR_TIMER1_CH3_CNTRL2_CCR1_En_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_CH3_CNTRL2_CCR1_En_On     = 1,     /*!< On : Enable                                                               */
} MDR_TIMER1_CH3_CNTRL2_CCR1_En_Enum;

/* ==========================================  MDR_TIMER1 CH3_CNTRL2 CCRRLD [3..3]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL2_CCRRLD                                              */
  MDR_TIMER1_CH3_CNTRL2_CCRRLD_Immediately = 0, /*!< Immediately : Immediately update CCR and CCR1                             */
  MDR_TIMER1_CH3_CNTRL2_CCRRLD_byPreriodCNT = 1,/*!< byPreriodCNT : Update on period completed                                 */
} MDR_TIMER1_CH3_CNTRL2_CCRRLD_Enum;

/* =======================================  MDR_TIMER1 CH3_CNTRL2 CAP_CCR_Fix [4..4]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix                                         */
  MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix_Off = 0,    /*!< Off : Inactive                                                            */
  MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix_On = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_CH3_CNTRL2_CAP_CCR_Fix_Enum;

/* ======================================================  CH4_CNTRL2  ======================================================= */
/* ==========================================  MDR_TIMER1 CH4_CNTRL2 CHSel1 [0..1]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL2_CHSel1                                              */
  MDR_TIMER1_CH4_CNTRL2_CHSel1_Rise_Pin = 0,    /*!< Rise_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH4_CNTRL2_CHSel1_Fall_Pin = 1,    /*!< Fall_Pin : Capture Event Select                                           */
  MDR_TIMER1_CH4_CNTRL2_CHSel1_Fall_NextCH = 2, /*!< Fall_NextCH : Capture Event Select                                        */
  MDR_TIMER1_CH4_CNTRL2_CHSel1_Fall_NextNextCH = 3,/*!< Fall_NextNextCH : Capture Event Select                                 */
} MDR_TIMER1_CH4_CNTRL2_CHSel1_Enum;

/* =========================================  MDR_TIMER1 CH4_CNTRL2 CCR1_En [2..2]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL2_CCR1_En                                             */
  MDR_TIMER1_CH4_CNTRL2_CCR1_En_Off    = 0,     /*!< Off : Disable                                                             */
  MDR_TIMER1_CH4_CNTRL2_CCR1_En_On     = 1,     /*!< On : Enable                                                               */
} MDR_TIMER1_CH4_CNTRL2_CCR1_En_Enum;

/* ==========================================  MDR_TIMER1 CH4_CNTRL2 CCRRLD [3..3]  ========================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL2_CCRRLD                                              */
  MDR_TIMER1_CH4_CNTRL2_CCRRLD_Immediately = 0, /*!< Immediately : Immediately update CCR and CCR1                             */
  MDR_TIMER1_CH4_CNTRL2_CCRRLD_byPreriodCNT = 1,/*!< byPreriodCNT : Update on period completed                                 */
} MDR_TIMER1_CH4_CNTRL2_CCRRLD_Enum;

/* =======================================  MDR_TIMER1 CH4_CNTRL2 CAP_CCR_Fix [4..4]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix                                         */
  MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix_Off = 0,    /*!< Off : Inactive                                                            */
  MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix_On = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_CH4_CNTRL2_CAP_CCR_Fix_Enum;

/* =========================================================  CCR11  ========================================================= */
/* =========================================================  CCR21  ========================================================= */
/* =========================================================  CCR31  ========================================================= */
/* =========================================================  CCR41  ========================================================= */
/* ========================================================  DMA_RE1  ======================================================== */
/* ========================================  MDR_TIMER1 DMA_RE1 CNT_ZERO_DMAE [0..0]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE                                          */
  MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE_Off = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE_On  = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CNT_ZERO_DMAE_Enum;

/* ========================================  MDR_TIMER1 DMA_RE1 CNT_ARR_DMAE [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE                                           */
  MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE_Off  = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE_On   = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CNT_ARR_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE1 ETR_RE_DMAE [2..2]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_ETR_RE_DMAE                                            */
  MDR_TIMER1_DMA_RE1_ETR_RE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_ETR_RE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_ETR_RE_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE1 ETR_FE_DMAE [3..3]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_ETR_FE_DMAE                                            */
  MDR_TIMER1_DMA_RE1_ETR_FE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_ETR_FE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_ETR_FE_DMAE_Enum;

/* ==========================================  MDR_TIMER1 DMA_RE1 BRK_DMAE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_BRK_DMAE                                               */
  MDR_TIMER1_DMA_RE1_BRK_DMAE_Off      = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_BRK_DMAE_On       = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_BRK_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE1 CCR_CAP_CH1_DMAE [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_CAP_CH1_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE1 CCR_CAP_CH2_DMAE [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_CAP_CH2_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE1 CCR_CAP_CH3_DMAE [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_CAP_CH3_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE1 CCR_CAP_CH4_DMAE [8..8]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_CAP_CH4_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE1 CCR_REF_CH1_DMAE [9..9]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_REF_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR_REF_CH2_DMAE [10..10]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_REF_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR_REF_CH3_DMAE [11..11]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_REF_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR_REF_CH4_DMAE [12..12]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR_REF_CH4_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR1_CAP_CH1_DMAE [13..13]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE                                      */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR1_CAP_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR1_CAP_CH2_DMAE [14..14]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE                                      */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR1_CAP_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR1_CAP_CH3_DMAE [15..15]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE                                      */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR1_CAP_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE1 CCR1_CAP_CH4_DMAE [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE                                      */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE1_CCR1_CAP_CH4_DMAE_Enum;

/* ========================================================  DMA_RE2  ======================================================== */
/* ========================================  MDR_TIMER1 DMA_RE2 CNT_ZERO_DMAE [0..0]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE                                          */
  MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE_Off = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE_On  = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CNT_ZERO_DMAE_Enum;

/* ========================================  MDR_TIMER1 DMA_RE2 CNT_ARR_DMAE [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE                                           */
  MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE_Off  = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE_On   = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CNT_ARR_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE2 ETR_RE_DMAE [2..2]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_ETR_RE_DMAE                                            */
  MDR_TIMER1_DMA_RE2_ETR_RE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_ETR_RE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_ETR_RE_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE2 ETR_FE_DMAE [3..3]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_ETR_FE_DMAE                                            */
  MDR_TIMER1_DMA_RE2_ETR_FE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_ETR_FE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_ETR_FE_DMAE_Enum;

/* ==========================================  MDR_TIMER1 DMA_RE2 BRK_DMAE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_BRK_DMAE                                               */
  MDR_TIMER1_DMA_RE2_BRK_DMAE_Off      = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_BRK_DMAE_On       = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_BRK_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE2 CCR_CAP_CH1_DMAE [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_CAP_CH1_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE2 CCR_CAP_CH2_DMAE [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_CAP_CH2_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE2 CCR_CAP_CH3_DMAE [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_CAP_CH3_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE2 CCR_CAP_CH4_DMAE [8..8]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_CAP_CH4_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE2 CCR_REF_CH1_DMAE [9..9]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_REF_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR_REF_CH2_DMAE [10..10]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_REF_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR_REF_CH3_DMAE [11..11]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_REF_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR_REF_CH4_DMAE [12..12]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR_REF_CH4_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR1_CAP_CH1_DMAE [13..13]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE                                      */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR1_CAP_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR1_CAP_CH2_DMAE [14..14]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE                                      */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR1_CAP_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR1_CAP_CH3_DMAE [15..15]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE                                      */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR1_CAP_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE2 CCR1_CAP_CH4_DMAE [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE                                      */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE2_CCR1_CAP_CH4_DMAE_Enum;

/* ========================================================  DMA_RE3  ======================================================== */
/* ========================================  MDR_TIMER1 DMA_RE3 CNT_ZERO_DMAE [0..0]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE                                          */
  MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE_Off = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE_On  = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CNT_ZERO_DMAE_Enum;

/* ========================================  MDR_TIMER1 DMA_RE3 CNT_ARR_DMAE [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE                                           */
  MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE_Off  = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE_On   = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CNT_ARR_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE3 ETR_RE_DMAE [2..2]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_ETR_RE_DMAE                                            */
  MDR_TIMER1_DMA_RE3_ETR_RE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_ETR_RE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_ETR_RE_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE3 ETR_FE_DMAE [3..3]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_ETR_FE_DMAE                                            */
  MDR_TIMER1_DMA_RE3_ETR_FE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_ETR_FE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_ETR_FE_DMAE_Enum;

/* ==========================================  MDR_TIMER1 DMA_RE3 BRK_DMAE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_BRK_DMAE                                               */
  MDR_TIMER1_DMA_RE3_BRK_DMAE_Off      = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_BRK_DMAE_On       = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_BRK_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE3 CCR_CAP_CH1_DMAE [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_CAP_CH1_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE3 CCR_CAP_CH2_DMAE [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_CAP_CH2_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE3 CCR_CAP_CH3_DMAE [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_CAP_CH3_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE3 CCR_CAP_CH4_DMAE [8..8]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_CAP_CH4_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE3 CCR_REF_CH1_DMAE [9..9]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_REF_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR_REF_CH2_DMAE [10..10]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_REF_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR_REF_CH3_DMAE [11..11]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_REF_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR_REF_CH4_DMAE [12..12]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR_REF_CH4_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR1_CAP_CH1_DMAE [13..13]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE                                      */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR1_CAP_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR1_CAP_CH2_DMAE [14..14]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE                                      */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR1_CAP_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR1_CAP_CH3_DMAE [15..15]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE                                      */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR1_CAP_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE3 CCR1_CAP_CH4_DMAE [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE                                      */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE3_CCR1_CAP_CH4_DMAE_Enum;

/* ========================================================  DMA_RE4  ======================================================== */
/* ========================================  MDR_TIMER1 DMA_RE4 CNT_ZERO_DMAE [0..0]  ======================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE                                          */
  MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE_Off = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE_On  = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CNT_ZERO_DMAE_Enum;

/* ========================================  MDR_TIMER1 DMA_RE4 CNT_ARR_DMAE [1..1]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE                                           */
  MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE_Off  = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE_On   = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CNT_ARR_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE4 ETR_RE_DMAE [2..2]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_ETR_RE_DMAE                                            */
  MDR_TIMER1_DMA_RE4_ETR_RE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_ETR_RE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_ETR_RE_DMAE_Enum;

/* =========================================  MDR_TIMER1 DMA_RE4 ETR_FE_DMAE [3..3]  ========================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_ETR_FE_DMAE                                            */
  MDR_TIMER1_DMA_RE4_ETR_FE_DMAE_Off   = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_ETR_FE_DMAE_On    = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_ETR_FE_DMAE_Enum;

/* ==========================================  MDR_TIMER1 DMA_RE4 BRK_DMAE [4..4]  =========================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_BRK_DMAE                                               */
  MDR_TIMER1_DMA_RE4_BRK_DMAE_Off      = 0,     /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_BRK_DMAE_On       = 1,     /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_BRK_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE4 CCR_CAP_CH1_DMAE [5..5]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_CAP_CH1_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE4 CCR_CAP_CH2_DMAE [6..6]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_CAP_CH2_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE4 CCR_CAP_CH3_DMAE [7..7]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_CAP_CH3_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE4 CCR_CAP_CH4_DMAE [8..8]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_CAP_CH4_DMAE_Enum;

/* ======================================  MDR_TIMER1 DMA_RE4 CCR_REF_CH1_DMAE [9..9]  ======================================= */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_REF_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR_REF_CH2_DMAE [10..10]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_REF_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR_REF_CH3_DMAE [11..11]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_REF_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR_REF_CH4_DMAE [12..12]  ====================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE                                       */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE_Off = 0,  /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE_On = 1,   /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR_REF_CH4_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR1_CAP_CH1_DMAE [13..13]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE                                      */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR1_CAP_CH1_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR1_CAP_CH2_DMAE [14..14]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE                                      */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR1_CAP_CH2_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR1_CAP_CH3_DMAE [15..15]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE                                      */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR1_CAP_CH3_DMAE_Enum;

/* =====================================  MDR_TIMER1 DMA_RE4 CCR1_CAP_CH4_DMAE [16..16]  ===================================== */
typedef enum {                                  /*!< MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE                                      */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE_Off = 0, /*!< Off : Inactive                                                            */
  MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE_On = 1,  /*!< On : Active                                                               */
} MDR_TIMER1_DMA_RE4_CCR1_CAP_CH4_DMAE_Enum;



/* =========================================================================================================================== */
/* ================                                         MDR_SSP1                                          ================ */
/* =========================================================================================================================== */

/* ==========================================================  CR0  ========================================================== */
/* ================================================  MDR_SSP1 CR0 DSS [0..3]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR0_DSS                                                          */
  MDR_SSP1_CR0_DSS_bits_4              = 3,     /*!< bits_4 : Word of 4 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_5              = 4,     /*!< bits_5 : Word of 5 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_6              = 5,     /*!< bits_6 : Word of 6 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_7              = 6,     /*!< bits_7 : Word of 7 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_8              = 7,     /*!< bits_8 : Word of 8 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_9              = 8,     /*!< bits_9 : Word of 9 bits                                                   */
  MDR_SSP1_CR0_DSS_bits_10             = 9,     /*!< bits_10 : Word of 10 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_11             = 10,    /*!< bits_11 : Word of 11 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_12             = 11,    /*!< bits_12 : Word of 12 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_13             = 12,    /*!< bits_13 : Word of 13 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_14             = 13,    /*!< bits_14 : Word of 14 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_15             = 14,    /*!< bits_15 : Word of 15 bits                                                 */
  MDR_SSP1_CR0_DSS_bits_16             = 15,    /*!< bits_16 : Word of 16 bits                                                 */
} MDR_SSP1_CR0_DSS_Enum;

/* ================================================  MDR_SSP1 CR0 FRF [4..5]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR0_FRF                                                          */
  MDR_SSP1_CR0_FRF_SPI                 = 0,     /*!< SPI : Motorola SPI protocol                                               */
  MDR_SSP1_CR0_FRF_SSI                 = 1,     /*!< SSI : Texas Instruments SSI protocol                                      */
  MDR_SSP1_CR0_FRF_Microwire           = 2,     /*!< Microwire : National Semiconductor Microwire protocol                     */
} MDR_SSP1_CR0_FRF_Enum;

/* ================================================  MDR_SSP1 CR0 SPO [6..6]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR0_SPO                                                          */
  MDR_SSP1_CR0_SPO_Idle_Low            = 0,     /*!< Idle_Low : Idle state is Low                                              */
  MDR_SSP1_CR0_SPO_Idle_High           = 1,     /*!< Idle_High : Idle state is High                                            */
} MDR_SSP1_CR0_SPO_Enum;

/* ================================================  MDR_SSP1 CR0 SPH [7..7]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR0_SPH                                                          */
  MDR_SSP1_CR0_SPH_Leading             = 0,     /*!< Leading : Capture data on leading edge                                    */
  MDR_SSP1_CR0_SPH_Trailing            = 1,     /*!< Trailing : Capture data on trailing edge                                  */
} MDR_SSP1_CR0_SPH_Enum;

/* ===========================================  MDR_SSP1 CR0 ExtraLen_En [16..16]  =========================================== */
typedef enum {                                  /*!< MDR_SSP1_CR0_ExtraLen_En                                                  */
  MDR_SSP1_CR0_ExtraLen_En_Off         = 0,     /*!< Off : Len by DSS                                                          */
  MDR_SSP1_CR0_ExtraLen_En_On          = 1,     /*!< On : Len by DSS + 16bit                                                   */
} MDR_SSP1_CR0_ExtraLen_En_Enum;

/* ============================================  MDR_SSP1 CR0 FastRX_En [17..17]  ============================================ */
typedef enum {                                  /*!< MDR_SSP1_CR0_FastRX_En                                                    */
  MDR_SSP1_CR0_FastRX_En_Off           = 0,     /*!< Off : Normal mode                                                         */
  MDR_SSP1_CR0_FastRX_En_On            = 1,     /*!< On : Slave in Fast mode                                                   */
} MDR_SSP1_CR0_FastRX_En_Enum;

/* ==========================================================  CR1  ========================================================== */
/* ================================================  MDR_SSP1 CR1 LBM [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR1_LBM                                                          */
  MDR_SSP1_CR1_LBM_Normal              = 0,     /*!< Normal : Normal operation                                                 */
  MDR_SSP1_CR1_LBM_LoopBack            = 1,     /*!< LoopBack : TX send to RX test mode                                        */
} MDR_SSP1_CR1_LBM_Enum;

/* ================================================  MDR_SSP1 CR1 SSE [1..1]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR1_SSE                                                          */
  MDR_SSP1_CR1_SSE_Off                 = 0,     /*!< Off : SSP Disable                                                         */
  MDR_SSP1_CR1_SSE_On                  = 1,     /*!< On : SSP Enable                                                           */
} MDR_SSP1_CR1_SSE_Enum;

/* ================================================  MDR_SSP1 CR1 MS [2..2]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_CR1_MS                                                           */
  MDR_SSP1_CR1_MS_Master               = 0,     /*!< Master : Master Mode                                                      */
  MDR_SSP1_CR1_MS_Slave                = 1,     /*!< Slave : Slave Mode                                                        */
} MDR_SSP1_CR1_MS_Enum;

/* ================================================  MDR_SSP1 CR1 SOD [3..3]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_CR1_SOD                                                          */
  MDR_SSP1_CR1_SOD_SlaveTxEna          = 0,     /*!< SlaveTxEna : Slave mode transmit enable                                   */
  MDR_SSP1_CR1_SOD_SlaveTxDis          = 1,     /*!< SlaveTxDis : Slave mode transmit disable                                  */
} MDR_SSP1_CR1_SOD_Enum;

/* ==============================================  MDR_SSP1 CR1 ClearTX [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_CR1_ClearTX                                                      */
  MDR_SSP1_CR1_ClearTX_Inactive        = 0,     /*!< Inactive : no action                                                      */
  MDR_SSP1_CR1_ClearTX_ClearFIFO       = 1,     /*!< ClearFIFO : Clear                                                         */
} MDR_SSP1_CR1_ClearTX_Enum;

/* ==========================================================  DR  =========================================================== */
/* ==========================================================  SR  =========================================================== */
/* ================================================  MDR_SSP1 SR TFE [0..0]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_SR_TFE                                                           */
  MDR_SSP1_SR_TFE_TX_NotEmpty          = 0,     /*!< TX_NotEmpty : FIFO_TX is Not Empty                                        */
  MDR_SSP1_SR_TFE_TX_Empty             = 1,     /*!< TX_Empty : FIFO_TX is Empty                                               */
} MDR_SSP1_SR_TFE_Enum;

/* ================================================  MDR_SSP1 SR TNF [1..1]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_SR_TNF                                                           */
  MDR_SSP1_SR_TNF_TX_Full              = 0,     /*!< TX_Full : FIFO_TX is Full                                                 */
  MDR_SSP1_SR_TNF_TX_NotFull           = 1,     /*!< TX_NotFull : FIFO_TX is Not Full                                          */
} MDR_SSP1_SR_TNF_Enum;

/* ================================================  MDR_SSP1 SR RNE [2..2]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_SR_RNE                                                           */
  MDR_SSP1_SR_RNE_RX_NotEmpty          = 0,     /*!< RX_NotEmpty : FIFO_RX is Empty                                            */
  MDR_SSP1_SR_RNE_RX_Empty             = 1,     /*!< RX_Empty : FIFO_RX is Not Empty                                           */
} MDR_SSP1_SR_RNE_Enum;

/* ================================================  MDR_SSP1 SR RFF [3..3]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_SR_RFF                                                           */
  MDR_SSP1_SR_RFF_RX_NotFull           = 0,     /*!< RX_NotFull : FIFO_RX is Not Full                                          */
  MDR_SSP1_SR_RFF_RX_Full              = 1,     /*!< RX_Full : FIFO_RX is Full                                                 */
} MDR_SSP1_SR_RFF_Enum;

/* ================================================  MDR_SSP1 SR BSY [4..4]  ================================================= */
typedef enum {                                  /*!< MDR_SSP1_SR_BSY                                                           */
  MDR_SSP1_SR_BSY_Idle                 = 0,     /*!< Idle : FIFO_RX is Not Full                                                */
  MDR_SSP1_SR_BSY_Busy                 = 1,     /*!< Busy : Transfering                                                        */
} MDR_SSP1_SR_BSY_Enum;

/* =========================================================  CPSR  ========================================================== */
/* =========================================================  IMSC  ========================================================== */
/* ==============================================  MDR_SSP1 IMSC RORIM [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_RORIM                                                       */
  MDR_SSP1_IMSC_RORIM_NoEvent          = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_IMSC_RORIM_RX_Overrun       = 1,     /*!< RX_Overrun : Flag Active                                                  */
} MDR_SSP1_IMSC_RORIM_Enum;

/* ===============================================  MDR_SSP1 IMSC RTIM [1..1]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_RTIM                                                        */
  MDR_SSP1_IMSC_RTIM_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_IMSC_RTIM_RX_Timeout        = 1,     /*!< RX_Timeout : Flag Active                                                  */
} MDR_SSP1_IMSC_RTIM_Enum;

/* ===============================================  MDR_SSP1 IMSC RXIM [2..2]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_RXIM                                                        */
  MDR_SSP1_IMSC_RXIM_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_IMSC_RXIM_RX_HalfFull       = 1,     /*!< RX_HalfFull : Flag Active                                                 */
} MDR_SSP1_IMSC_RXIM_Enum;

/* ===============================================  MDR_SSP1 IMSC TXIM [3..3]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_TXIM                                                        */
  MDR_SSP1_IMSC_TXIM_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_IMSC_TXIM_TX_HalfEmpty      = 1,     /*!< TX_HalfEmpty : Flag Active                                                */
} MDR_SSP1_IMSC_TXIM_Enum;

/* ==============================================  MDR_SSP1 IMSC RNEIM [4..4]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_RNEIM                                                       */
  MDR_SSP1_IMSC_RNEIM_Off              = 0,     /*!< Off : IRQ Disable                                                         */
  MDR_SSP1_IMSC_RNEIM_On               = 1,     /*!< On : IRQ Enable                                                           */
} MDR_SSP1_IMSC_RNEIM_Enum;

/* ==============================================  MDR_SSP1 IMSC TFEIM [5..5]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_TFEIM                                                       */
  MDR_SSP1_IMSC_TFEIM_Off              = 0,     /*!< Off : IRQ Disable                                                         */
  MDR_SSP1_IMSC_TFEIM_On               = 1,     /*!< On : IRQ Enable                                                           */
} MDR_SSP1_IMSC_TFEIM_Enum;

/* ==============================================  MDR_SSP1 IMSC TBSYIM [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_IMSC_TBSYIM                                                      */
  MDR_SSP1_IMSC_TBSYIM_Off             = 0,     /*!< Off : IRQ Disable                                                         */
  MDR_SSP1_IMSC_TBSYIM_On              = 1,     /*!< On : IRQ Enable                                                           */
} MDR_SSP1_IMSC_TBSYIM_Enum;

/* ==========================================================  RIS  ========================================================== */
/* ==============================================  MDR_SSP1 RIS RORRIS [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_RORRIS                                                       */
  MDR_SSP1_RIS_RORRIS_NoEvent          = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_RIS_RORRIS_RX_Overrun       = 1,     /*!< RX_Overrun : Flag Active                                                  */
} MDR_SSP1_RIS_RORRIS_Enum;

/* ===============================================  MDR_SSP1 RIS RTRIS [1..1]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_RTRIS                                                        */
  MDR_SSP1_RIS_RTRIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_RIS_RTRIS_RX_Timeout        = 1,     /*!< RX_Timeout : Flag Active                                                  */
} MDR_SSP1_RIS_RTRIS_Enum;

/* ===============================================  MDR_SSP1 RIS RXRIS [2..2]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_RXRIS                                                        */
  MDR_SSP1_RIS_RXRIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_RIS_RXRIS_RX_HalfFull       = 1,     /*!< RX_HalfFull : Flag Active                                                 */
} MDR_SSP1_RIS_RXRIS_Enum;

/* ===============================================  MDR_SSP1 RIS TXRIS [3..3]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_TXRIS                                                        */
  MDR_SSP1_RIS_TXRIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_RIS_TXRIS_TX_HalfEmpty      = 1,     /*!< TX_HalfEmpty : Flag Active                                                */
} MDR_SSP1_RIS_TXRIS_Enum;

/* ==============================================  MDR_SSP1 RIS RNERIS [4..4]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_RNERIS                                                       */
  MDR_SSP1_RIS_RNERIS_Off              = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_RIS_RNERIS_On               = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_RIS_RNERIS_Enum;

/* ==============================================  MDR_SSP1 RIS TFERIS [5..5]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_TFERIS                                                       */
  MDR_SSP1_RIS_TFERIS_Off              = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_RIS_TFERIS_On               = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_RIS_TFERIS_Enum;

/* ==============================================  MDR_SSP1 RIS TBSYRIS [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_RIS_TBSYRIS                                                      */
  MDR_SSP1_RIS_TBSYRIS_Off             = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_RIS_TBSYRIS_On              = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_RIS_TBSYRIS_Enum;

/* ==========================================================  MIS  ========================================================== */
/* ==============================================  MDR_SSP1 MIS RORMIS [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_RORMIS                                                       */
  MDR_SSP1_MIS_RORMIS_NoEvent          = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_MIS_RORMIS_RX_Overrun       = 1,     /*!< RX_Overrun : Flag Active                                                  */
} MDR_SSP1_MIS_RORMIS_Enum;

/* ===============================================  MDR_SSP1 MIS RTMIS [1..1]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_RTMIS                                                        */
  MDR_SSP1_MIS_RTMIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_MIS_RTMIS_RX_Timeout        = 1,     /*!< RX_Timeout : Flag Active                                                  */
} MDR_SSP1_MIS_RTMIS_Enum;

/* ===============================================  MDR_SSP1 MIS RXMIS [2..2]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_RXMIS                                                        */
  MDR_SSP1_MIS_RXMIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_MIS_RXMIS_RX_HalfFull       = 1,     /*!< RX_HalfFull : Flag Active                                                 */
} MDR_SSP1_MIS_RXMIS_Enum;

/* ===============================================  MDR_SSP1 MIS TXMIS [3..3]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_TXMIS                                                        */
  MDR_SSP1_MIS_TXMIS_NoEvent           = 0,     /*!< NoEvent : Flag Inactive                                                   */
  MDR_SSP1_MIS_TXMIS_TX_HalfEmpty      = 1,     /*!< TX_HalfEmpty : Flag Active                                                */
} MDR_SSP1_MIS_TXMIS_Enum;

/* ==============================================  MDR_SSP1 MIS RNEMIS [4..4]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_RNEMIS                                                       */
  MDR_SSP1_MIS_RNEMIS_Off              = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_MIS_RNEMIS_On               = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_MIS_RNEMIS_Enum;

/* ==============================================  MDR_SSP1 MIS TFEMIS [5..5]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_TFEMIS                                                       */
  MDR_SSP1_MIS_TFEMIS_Off              = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_MIS_TFEMIS_On               = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_MIS_TFEMIS_Enum;

/* ==============================================  MDR_SSP1 MIS TBSYMIS [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_MIS_TBSYMIS                                                      */
  MDR_SSP1_MIS_TBSYMIS_Off             = 0,     /*!< Off : No Event                                                            */
  MDR_SSP1_MIS_TBSYMIS_On              = 1,     /*!< On : Event active                                                         */
} MDR_SSP1_MIS_TBSYMIS_Enum;

/* ==========================================================  ICR  ========================================================== */
/* ===============================================  MDR_SSP1 ICR RORIC [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_SSP1_ICR_RORIC                                                        */
  MDR_SSP1_ICR_RORIC_Inactive          = 0,     /*!< Inactive : No action                                                      */
  MDR_SSP1_ICR_RORIC_Clear             = 1,     /*!< Clear : Clear Flag                                                        */
} MDR_SSP1_ICR_RORIC_Enum;

/* ===============================================  MDR_SSP1 ICR RTIC [1..1]  ================================================ */
typedef enum {                                  /*!< MDR_SSP1_ICR_RTIC                                                         */
  MDR_SSP1_ICR_RTIC_Inactive           = 0,     /*!< Inactive : No action                                                      */
  MDR_SSP1_ICR_RTIC_Clear              = 1,     /*!< Clear : Clear Flag                                                        */
} MDR_SSP1_ICR_RTIC_Enum;

/* =========================================================  DMACR  ========================================================= */
/* =============================================  MDR_SSP1 DMACR RXDMAE [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_DMACR_RXDMAE                                                     */
  MDR_SSP1_DMACR_RXDMAE_Disable        = 0,     /*!< Disable : Disable DMA                                                     */
  MDR_SSP1_DMACR_RXDMAE_Enable         = 1,     /*!< Enable : Enable DMA                                                       */
} MDR_SSP1_DMACR_RXDMAE_Enum;

/* =============================================  MDR_SSP1 DMACR TXDMAE [1..1]  ============================================== */
typedef enum {                                  /*!< MDR_SSP1_DMACR_TXDMAE                                                     */
  MDR_SSP1_DMACR_TXDMAE_Disable        = 0,     /*!< Disable : Disable DMA                                                     */
  MDR_SSP1_DMACR_TXDMAE_Enable         = 1,     /*!< Enable : Enable DMA                                                       */
} MDR_SSP1_DMACR_TXDMAE_Enum;



/* =========================================================================================================================== */
/* ================                                         MDR_UART1                                         ================ */
/* =========================================================================================================================== */

/* ==========================================================  DR  =========================================================== */
/* ================================================  MDR_UART1 DR FE [9..9]  ================================================= */
typedef enum {                                  /*!< MDR_UART1_DR_FE                                                           */
  MDR_UART1_DR_FE_Ok                   = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_DR_FE_ERROR                = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_DR_FE_Enum;

/* ===============================================  MDR_UART1 DR PE [10..10]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_DR_PE                                                           */
  MDR_UART1_DR_PE_Ok                   = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_DR_PE_ERROR                = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_DR_PE_Enum;

/* ===============================================  MDR_UART1 DR BE [11..11]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_DR_BE                                                           */
  MDR_UART1_DR_BE_Ok                   = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_DR_BE_ERROR                = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_DR_BE_Enum;

/* ===============================================  MDR_UART1 DR OE [12..12]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_DR_OE                                                           */
  MDR_UART1_DR_OE_Ok                   = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_DR_OE_ERROR                = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_DR_OE_Enum;

/* ========================================================  RSR_ECR  ======================================================== */
/* ==============================================  MDR_UART1 RSR_ECR FE [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RSR_ECR_FE                                                      */
  MDR_UART1_RSR_ECR_FE_Ok              = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_RSR_ECR_FE_ERROR           = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_RSR_ECR_FE_Enum;

/* ==============================================  MDR_UART1 RSR_ECR PE [1..1]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RSR_ECR_PE                                                      */
  MDR_UART1_RSR_ECR_PE_Ok              = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_RSR_ECR_PE_ERROR           = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_RSR_ECR_PE_Enum;

/* ==============================================  MDR_UART1 RSR_ECR BE [2..2]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RSR_ECR_BE                                                      */
  MDR_UART1_RSR_ECR_BE_Ok              = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_RSR_ECR_BE_ERROR           = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_RSR_ECR_BE_Enum;

/* ==============================================  MDR_UART1 RSR_ECR OE [3..3]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RSR_ECR_OE                                                      */
  MDR_UART1_RSR_ECR_OE_Ok              = 0,     /*!< Ok : No Error                                                             */
  MDR_UART1_RSR_ECR_OE_ERROR           = 1,     /*!< ERROR : Error is active                                                   */
} MDR_UART1_RSR_ECR_OE_Enum;

/* ==========================================================  FR  =========================================================== */
/* ================================================  MDR_UART1 FR CTS [0..0]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_CTS                                                          */
  MDR_UART1_FR_CTS_Inactive            = 0,     /*!< Inactive : Modem line is High                                             */
  MDR_UART1_FR_CTS_Active              = 1,     /*!< Active : Modem line is Low                                                */
} MDR_UART1_FR_CTS_Enum;

/* ================================================  MDR_UART1 FR DSR [1..1]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_DSR                                                          */
  MDR_UART1_FR_DSR_Inactive            = 0,     /*!< Inactive : Modem line is High                                             */
  MDR_UART1_FR_DSR_Active              = 1,     /*!< Active : Modem line is Low                                                */
} MDR_UART1_FR_DSR_Enum;

/* ================================================  MDR_UART1 FR DCD [2..2]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_DCD                                                          */
  MDR_UART1_FR_DCD_Inactive            = 0,     /*!< Inactive : Modem line is High                                             */
  MDR_UART1_FR_DCD_Active              = 1,     /*!< Active : Modem line is Low                                                */
} MDR_UART1_FR_DCD_Enum;

/* ===============================================  MDR_UART1 FR BUSY [3..3]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_BUSY                                                         */
  MDR_UART1_FR_BUSY_Off                = 0,     /*!< Off : Inactive                                                            */
  MDR_UART1_FR_BUSY_On                 = 1,     /*!< On : Active                                                               */
} MDR_UART1_FR_BUSY_Enum;

/* ===============================================  MDR_UART1 FR RXFE [4..4]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_RXFE                                                         */
  MDR_UART1_FR_RXFE_Inactive           = 0,     /*!< Inactive : FIFO not Empty                                                 */
  MDR_UART1_FR_RXFE_Empty              = 1,     /*!< Empty : FIFO Empty                                                        */
} MDR_UART1_FR_RXFE_Enum;

/* ===============================================  MDR_UART1 FR TXFF [5..5]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_TXFF                                                         */
  MDR_UART1_FR_TXFF_Inactive           = 0,     /*!< Inactive : FIFO not Full                                                  */
  MDR_UART1_FR_TXFF_Full               = 1,     /*!< Full : FIFO Full                                                          */
} MDR_UART1_FR_TXFF_Enum;

/* ===============================================  MDR_UART1 FR RXFF [6..6]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_RXFF                                                         */
  MDR_UART1_FR_RXFF_Inactive           = 0,     /*!< Inactive : FIFO not Full                                                  */
  MDR_UART1_FR_RXFF_Full               = 1,     /*!< Full : FIFO Full                                                          */
} MDR_UART1_FR_RXFF_Enum;

/* ===============================================  MDR_UART1 FR TXFE [7..7]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_FR_TXFE                                                         */
  MDR_UART1_FR_TXFE_Inactive           = 0,     /*!< Inactive : FIFO not Empty                                                 */
  MDR_UART1_FR_TXFE_Empty              = 1,     /*!< Empty : FIFO Empty                                                        */
} MDR_UART1_FR_TXFE_Enum;

/* ================================================  MDR_UART1 FR RI [8..8]  ================================================= */
typedef enum {                                  /*!< MDR_UART1_FR_RI                                                           */
  MDR_UART1_FR_RI_Inactive             = 0,     /*!< Inactive : Modem line is High                                             */
  MDR_UART1_FR_RI_Active               = 1,     /*!< Active : Modem line is Low                                                */
} MDR_UART1_FR_RI_Enum;

/* =========================================================  ILPR  ========================================================== */
/* =========================================================  IBRD  ========================================================== */
/* =========================================================  FBRD  ========================================================== */
/* =========================================================  LCR_H  ========================================================= */
/* ==============================================  MDR_UART1 LCR_H BRK [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_BRK                                                       */
  MDR_UART1_LCR_H_BRK_Off              = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_LCR_H_BRK_On               = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_LCR_H_BRK_Enum;

/* ==============================================  MDR_UART1 LCR_H PEN [1..1]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_PEN                                                       */
  MDR_UART1_LCR_H_PEN_Off              = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_LCR_H_PEN_On               = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_LCR_H_PEN_Enum;

/* ==============================================  MDR_UART1 LCR_H EPS [2..2]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_EPS                                                       */
  MDR_UART1_LCR_H_EPS_Odd              = 0,     /*!< Odd : Odd parity bit                                                      */
  MDR_UART1_LCR_H_EPS_Even             = 1,     /*!< Even : Even parity bit                                                    */
} MDR_UART1_LCR_H_EPS_Enum;

/* ==============================================  MDR_UART1 LCR_H STP2 [3..3]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_STP2                                                      */
  MDR_UART1_LCR_H_STP2_Off             = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_LCR_H_STP2_On              = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_LCR_H_STP2_Enum;

/* ==============================================  MDR_UART1 LCR_H FEN [4..4]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_FEN                                                       */
  MDR_UART1_LCR_H_FEN_Off              = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_LCR_H_FEN_On               = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_LCR_H_FEN_Enum;

/* ==============================================  MDR_UART1 LCR_H WLEN [5..6]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_WLEN                                                      */
  MDR_UART1_LCR_H_WLEN_bit_5           = 0,     /*!< bit_5 : Word bits length                                                  */
  MDR_UART1_LCR_H_WLEN_bit_6           = 1,     /*!< bit_6 : Word bits length                                                  */
  MDR_UART1_LCR_H_WLEN_bit_7           = 2,     /*!< bit_7 : Word bits length                                                  */
  MDR_UART1_LCR_H_WLEN_bit_8           = 3,     /*!< bit_8 : Word bits length                                                  */
} MDR_UART1_LCR_H_WLEN_Enum;

/* ==============================================  MDR_UART1 LCR_H SPS [7..7]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_LCR_H_SPS                                                       */
  MDR_UART1_LCR_H_SPS_Off              = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_LCR_H_SPS_On               = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_LCR_H_SPS_Enum;

/* ============================================  MDR_UART1 LCR_H 9Bit_En [8..8]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_LCR_H_9Bit_En                                                   */
  MDR_UART1_LCR_H_9Bit_En_byWLEN       = 0,     /*!< byWLEN : Length by WLEN field                                             */
  MDR_UART1_LCR_H_9Bit_En_9BitLen      = 1,     /*!< 9BitLen : 9bit length                                                     */
} MDR_UART1_LCR_H_9Bit_En_Enum;

/* ==========================================================  CR  =========================================================== */
/* ================================================  MDR_UART1 CR EN [0..0]  ================================================= */
typedef enum {                                  /*!< MDR_UART1_CR_EN                                                           */
  MDR_UART1_CR_EN_Off                  = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_EN_On                   = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_EN_Enum;

/* ===============================================  MDR_UART1 CR SIREN [1..1]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_SIREN                                                        */
  MDR_UART1_CR_SIREN_Off               = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_SIREN_On                = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_SIREN_Enum;

/* ===============================================  MDR_UART1 CR SIRLP [2..2]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_SIRLP                                                        */
  MDR_UART1_CR_SIRLP_Off               = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_SIRLP_On                = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_SIRLP_Enum;

/* ================================================  MDR_UART1 CR LBE [7..7]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_CR_LBE                                                          */
  MDR_UART1_CR_LBE_Off                 = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_LBE_On                  = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_LBE_Enum;

/* ================================================  MDR_UART1 CR TXE [8..8]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_CR_TXE                                                          */
  MDR_UART1_CR_TXE_Off                 = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_TXE_On                  = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_TXE_Enum;

/* ================================================  MDR_UART1 CR RXE [9..9]  ================================================ */
typedef enum {                                  /*!< MDR_UART1_CR_RXE                                                          */
  MDR_UART1_CR_RXE_Off                 = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_RXE_On                  = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_RXE_Enum;

/* ===============================================  MDR_UART1 CR DTR [10..10]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_DTR                                                          */
  MDR_UART1_CR_DTR_Inactive            = 0,     /*!< Inactive : Sets modem line to Inactive                                    */
  MDR_UART1_CR_DTR_Active              = 1,     /*!< Active : Sets modem line to Active                                        */
} MDR_UART1_CR_DTR_Enum;

/* ===============================================  MDR_UART1 CR RTS [11..11]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_RTS                                                          */
  MDR_UART1_CR_RTS_Inactive            = 0,     /*!< Inactive : Sets modem line to Inactive                                    */
  MDR_UART1_CR_RTS_Active              = 1,     /*!< Active : Sets modem line to Active                                        */
} MDR_UART1_CR_RTS_Enum;

/* ==============================================  MDR_UART1 CR Out1 [12..12]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_Out1                                                         */
  MDR_UART1_CR_Out1_Inactive           = 0,     /*!< Inactive : Sets modem line to Inactive                                    */
  MDR_UART1_CR_Out1_Active             = 1,     /*!< Active : Sets modem line to Active                                        */
} MDR_UART1_CR_Out1_Enum;

/* ==============================================  MDR_UART1 CR Out2 [13..13]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_Out2                                                         */
  MDR_UART1_CR_Out2_Inactive           = 0,     /*!< Inactive : Sets modem line to Inactive                                    */
  MDR_UART1_CR_Out2_Active             = 1,     /*!< Active : Sets modem line to Active                                        */
} MDR_UART1_CR_Out2_Enum;

/* ==============================================  MDR_UART1 CR RTSEn [14..14]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_RTSEn                                                        */
  MDR_UART1_CR_RTSEn_Off               = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_RTSEn_On                = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_RTSEn_Enum;

/* ==============================================  MDR_UART1 CR CTSEn [15..15]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_CR_CTSEn                                                        */
  MDR_UART1_CR_CTSEn_Off               = 0,     /*!< Off : Disabled                                                            */
  MDR_UART1_CR_CTSEn_On                = 1,     /*!< On : Enabled                                                              */
} MDR_UART1_CR_CTSEn_Enum;

/* =========================================================  IFLS  ========================================================== */
/* ============================================  MDR_UART1 IFLS TXIFLSES [0..2]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IFLS_TXIFLSES                                                   */
  MDR_UART1_IFLS_TXIFLSES_Words_le4    = 0,     /*!< Words_le4 : Less or Equal words in FIFO_TX                                */
  MDR_UART1_IFLS_TXIFLSES_Words_le8    = 1,     /*!< Words_le8 : Less or Equal words in FIFO_TX                                */
  MDR_UART1_IFLS_TXIFLSES_Words_le16   = 2,     /*!< Words_le16 : Less or Equal words in FIFO_TX                               */
  MDR_UART1_IFLS_TXIFLSES_Words_le24   = 3,     /*!< Words_le24 : Less or Equal words in FIFO_TX                               */
  MDR_UART1_IFLS_TXIFLSES_Words_le32   = 4,     /*!< Words_le32 : Less or Equal words in FIFO_TX                               */
} MDR_UART1_IFLS_TXIFLSES_Enum;

/* ============================================  MDR_UART1 IFLS RXIFLSES [3..5]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IFLS_RXIFLSES                                                   */
  MDR_UART1_IFLS_RXIFLSES_Words_ge4    = 0,     /*!< Words_ge4 : Greater or Equal words in FIFO_RX                             */
  MDR_UART1_IFLS_RXIFLSES_Words_ge8    = 1,     /*!< Words_ge8 : Greater or Equal words in FIFO_RX                             */
  MDR_UART1_IFLS_RXIFLSES_Words_ge16   = 2,     /*!< Words_ge16 : Greater or Equal words in FIFO_RX                            */
  MDR_UART1_IFLS_RXIFLSES_Words_ge24   = 3,     /*!< Words_ge24 : Greater or Equal words in FIFO_RX                            */
  MDR_UART1_IFLS_RXIFLSES_Words_ge32   = 4,     /*!< Words_ge32 : Greater or Equal words in FIFO_RX                            */
} MDR_UART1_IFLS_RXIFLSES_Enum;

/* =========================================================  IMSC  ========================================================== */
/* =============================================  MDR_UART1 IMSC RIM_IM [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_RIM_IM                                                     */
  MDR_UART1_IMSC_RIM_IM_Off            = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_RIM_IM_On             = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_RIM_IM_Enum;

/* =============================================  MDR_UART1 IMSC STCM_IM [1..1]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_STCM_IM                                                    */
  MDR_UART1_IMSC_STCM_IM_Off           = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_STCM_IM_On            = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_STCM_IM_Enum;

/* =============================================  MDR_UART1 IMSC DCDM_IM [2..2]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_DCDM_IM                                                    */
  MDR_UART1_IMSC_DCDM_IM_Off           = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_DCDM_IM_On            = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_DCDM_IM_Enum;

/* =============================================  MDR_UART1 IMSC DSRM_IM [3..3]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_DSRM_IM                                                    */
  MDR_UART1_IMSC_DSRM_IM_Off           = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_DSRM_IM_On            = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_DSRM_IM_Enum;

/* ==============================================  MDR_UART1 IMSC RX_IM [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_RX_IM                                                      */
  MDR_UART1_IMSC_RX_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_RX_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_RX_IM_Enum;

/* ==============================================  MDR_UART1 IMSC TX_IM [5..5]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_TX_IM                                                      */
  MDR_UART1_IMSC_TX_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_TX_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_TX_IM_Enum;

/* ==============================================  MDR_UART1 IMSC RT_IM [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_RT_IM                                                      */
  MDR_UART1_IMSC_RT_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_RT_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_RT_IM_Enum;

/* ==============================================  MDR_UART1 IMSC FE_IM [7..7]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_FE_IM                                                      */
  MDR_UART1_IMSC_FE_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_FE_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_FE_IM_Enum;

/* ==============================================  MDR_UART1 IMSC PE_IM [8..8]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_PE_IM                                                      */
  MDR_UART1_IMSC_PE_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_PE_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_PE_IM_Enum;

/* ==============================================  MDR_UART1 IMSC BE_IM [9..9]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_IMSC_BE_IM                                                      */
  MDR_UART1_IMSC_BE_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_BE_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_BE_IM_Enum;

/* =============================================  MDR_UART1 IMSC OE_IM [10..10]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_OE_IM                                                      */
  MDR_UART1_IMSC_OE_IM_Off             = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_OE_IM_On              = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_OE_IM_Enum;

/* ============================================  MDR_UART1 IMSC RNE_IM [11..11]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_RNE_IM                                                     */
  MDR_UART1_IMSC_RNE_IM_Off            = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_RNE_IM_On             = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_RNE_IM_Enum;

/* ============================================  MDR_UART1 IMSC TFE_IM [12..12]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_IMSC_TFE_IM                                                     */
  MDR_UART1_IMSC_TFE_IM_Off            = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_TFE_IM_On             = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_TFE_IM_Enum;

/* ============================================  MDR_UART1 IMSC TBSY_IM [13..13]  ============================================ */
typedef enum {                                  /*!< MDR_UART1_IMSC_TBSY_IM                                                    */
  MDR_UART1_IMSC_TBSY_IM_Off           = 0,     /*!< Off : IRQ Disabled                                                        */
  MDR_UART1_IMSC_TBSY_IM_On            = 1,     /*!< On : IRQ Enabled                                                          */
} MDR_UART1_IMSC_TBSY_IM_Enum;

/* ==========================================================  RIS  ========================================================== */
/* =============================================  MDR_UART1 RIS RIM_RIS [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_RIM_RIS                                                     */
  MDR_UART1_RIS_RIM_RIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_RIM_RIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_RIM_RIS_Enum;

/* =============================================  MDR_UART1 RIS STCM_RIS [1..1]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_STCM_RIS                                                    */
  MDR_UART1_RIS_STCM_RIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_STCM_RIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_STCM_RIS_Enum;

/* =============================================  MDR_UART1 RIS DCDM_RIS [2..2]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_DCDM_RIS                                                    */
  MDR_UART1_RIS_DCDM_RIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_DCDM_RIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_DCDM_RIS_Enum;

/* =============================================  MDR_UART1 RIS DSRM_RIS [3..3]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_DSRM_RIS                                                    */
  MDR_UART1_RIS_DSRM_RIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_DSRM_RIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_DSRM_RIS_Enum;

/* ==============================================  MDR_UART1 RIS RX_RIS [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_RX_RIS                                                      */
  MDR_UART1_RIS_RX_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_RX_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_RX_RIS_Enum;

/* ==============================================  MDR_UART1 RIS TX_RIS [5..5]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_TX_RIS                                                      */
  MDR_UART1_RIS_TX_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_TX_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_TX_RIS_Enum;

/* ==============================================  MDR_UART1 RIS RT_RIS [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_RT_RIS                                                      */
  MDR_UART1_RIS_RT_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_RT_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_RT_RIS_Enum;

/* ==============================================  MDR_UART1 RIS FE_RIS [7..7]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_FE_RIS                                                      */
  MDR_UART1_RIS_FE_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_FE_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_FE_RIS_Enum;

/* ==============================================  MDR_UART1 RIS PE_RIS [8..8]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_PE_RIS                                                      */
  MDR_UART1_RIS_PE_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_PE_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_PE_RIS_Enum;

/* ==============================================  MDR_UART1 RIS BE_RIS [9..9]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_RIS_BE_RIS                                                      */
  MDR_UART1_RIS_BE_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_BE_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_BE_RIS_Enum;

/* =============================================  MDR_UART1 RIS OE_RIS [10..10]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_OE_RIS                                                      */
  MDR_UART1_RIS_OE_RIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_OE_RIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_OE_RIS_Enum;

/* ============================================  MDR_UART1 RIS RNE_RIS [11..11]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_RNE_RIS                                                     */
  MDR_UART1_RIS_RNE_RIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_RNE_RIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_RNE_RIS_Enum;

/* ============================================  MDR_UART1 RIS TFE_RIS [12..12]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_RIS_TFE_RIS                                                     */
  MDR_UART1_RIS_TFE_RIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_TFE_RIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_TFE_RIS_Enum;

/* ============================================  MDR_UART1 RIS TBSY_RIS [13..13]  ============================================ */
typedef enum {                                  /*!< MDR_UART1_RIS_TBSY_RIS                                                    */
  MDR_UART1_RIS_TBSY_RIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_RIS_TBSY_RIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_RIS_TBSY_RIS_Enum;

/* ==========================================================  MIS  ========================================================== */
/* =============================================  MDR_UART1 MIS RIM_MIS [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_RIM_MIS                                                     */
  MDR_UART1_MIS_RIM_MIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_RIM_MIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_RIM_MIS_Enum;

/* =============================================  MDR_UART1 MIS STCM_MIS [1..1]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_STCM_MIS                                                    */
  MDR_UART1_MIS_STCM_MIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_STCM_MIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_STCM_MIS_Enum;

/* =============================================  MDR_UART1 MIS DCDM_MIS [2..2]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_DCDM_MIS                                                    */
  MDR_UART1_MIS_DCDM_MIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_DCDM_MIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_DCDM_MIS_Enum;

/* =============================================  MDR_UART1 MIS DSRM_MIS [3..3]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_DSRM_MIS                                                    */
  MDR_UART1_MIS_DSRM_MIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_DSRM_MIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_DSRM_MIS_Enum;

/* ==============================================  MDR_UART1 MIS RX_MIS [4..4]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_RX_MIS                                                      */
  MDR_UART1_MIS_RX_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_RX_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_RX_MIS_Enum;

/* ==============================================  MDR_UART1 MIS TX_MIS [5..5]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_TX_MIS                                                      */
  MDR_UART1_MIS_TX_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_TX_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_TX_MIS_Enum;

/* ==============================================  MDR_UART1 MIS RT_MIS [6..6]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_RT_MIS                                                      */
  MDR_UART1_MIS_RT_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_RT_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_RT_MIS_Enum;

/* ==============================================  MDR_UART1 MIS FE_MIS [7..7]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_FE_MIS                                                      */
  MDR_UART1_MIS_FE_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_FE_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_FE_MIS_Enum;

/* ==============================================  MDR_UART1 MIS PE_MIS [8..8]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_PE_MIS                                                      */
  MDR_UART1_MIS_PE_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_PE_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_PE_MIS_Enum;

/* ==============================================  MDR_UART1 MIS BE_MIS [9..9]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_MIS_BE_MIS                                                      */
  MDR_UART1_MIS_BE_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_BE_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_BE_MIS_Enum;

/* =============================================  MDR_UART1 MIS OE_MIS [10..10]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_OE_MIS                                                      */
  MDR_UART1_MIS_OE_MIS_Off             = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_OE_MIS_On              = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_OE_MIS_Enum;

/* ============================================  MDR_UART1 MIS RNE_MIS [11..11]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_RNE_MIS                                                     */
  MDR_UART1_MIS_RNE_MIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_RNE_MIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_RNE_MIS_Enum;

/* ============================================  MDR_UART1 MIS TFE_MIS [12..12]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_MIS_TFE_MIS                                                     */
  MDR_UART1_MIS_TFE_MIS_Off            = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_TFE_MIS_On             = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_TFE_MIS_Enum;

/* ============================================  MDR_UART1 MIS TBSY_MIS [13..13]  ============================================ */
typedef enum {                                  /*!< MDR_UART1_MIS_TBSY_MIS                                                    */
  MDR_UART1_MIS_TBSY_MIS_Off           = 0,     /*!< Off : Event Inactive                                                      */
  MDR_UART1_MIS_TBSY_MIS_On            = 1,     /*!< On : Event Active                                                         */
} MDR_UART1_MIS_TBSY_MIS_Enum;

/* ==========================================================  ICR  ========================================================== */
/* ==============================================  MDR_UART1 ICR RIM_IC [0..0]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_RIM_IC                                                      */
  MDR_UART1_ICR_RIM_IC_Inactive        = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_RIM_IC_Clear           = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_RIM_IC_Enum;

/* =============================================  MDR_UART1 ICR STCM_IC [1..1]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_STCM_IC                                                     */
  MDR_UART1_ICR_STCM_IC_Inactive       = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_STCM_IC_Clear          = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_STCM_IC_Enum;

/* =============================================  MDR_UART1 ICR DCDM_IC [2..2]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_DCDM_IC                                                     */
  MDR_UART1_ICR_DCDM_IC_Inactive       = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_DCDM_IC_Clear          = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_DCDM_IC_Enum;

/* =============================================  MDR_UART1 ICR DSRM_IC [3..3]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_DSRM_IC                                                     */
  MDR_UART1_ICR_DSRM_IC_Inactive       = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_DSRM_IC_Clear          = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_DSRM_IC_Enum;

/* ==============================================  MDR_UART1 ICR RX_IC [4..4]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_RX_IC                                                       */
  MDR_UART1_ICR_RX_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_RX_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_RX_IC_Enum;

/* ==============================================  MDR_UART1 ICR TX_IC [5..5]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_TX_IC                                                       */
  MDR_UART1_ICR_TX_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_TX_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_TX_IC_Enum;

/* ==============================================  MDR_UART1 ICR RT_IC [6..6]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_RT_IC                                                       */
  MDR_UART1_ICR_RT_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_RT_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_RT_IC_Enum;

/* ==============================================  MDR_UART1 ICR FE_IC [7..7]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_FE_IC                                                       */
  MDR_UART1_ICR_FE_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_FE_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_FE_IC_Enum;

/* ==============================================  MDR_UART1 ICR PE_IC [8..8]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_PE_IC                                                       */
  MDR_UART1_ICR_PE_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_PE_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_PE_IC_Enum;

/* ==============================================  MDR_UART1 ICR BE_IC [9..9]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_BE_IC                                                       */
  MDR_UART1_ICR_BE_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_BE_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_BE_IC_Enum;

/* =============================================  MDR_UART1 ICR OE_IC [10..10]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_ICR_OE_IC                                                       */
  MDR_UART1_ICR_OE_IC_Inactive         = 0,     /*!< Inactive : Inactive state                                                 */
  MDR_UART1_ICR_OE_IC_Clear            = 1,     /*!< Clear : Clear event                                                       */
} MDR_UART1_ICR_OE_IC_Enum;

/* =========================================================  DMACR  ========================================================= */
/* =============================================  MDR_UART1 DMACR RXDMAE [0..0]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_DMACR_RXDMAE                                                    */
  MDR_UART1_DMACR_RXDMAE_Disabled      = 0,     /*!< Disabled : DMA disabled                                                   */
  MDR_UART1_DMACR_RXDMAE_Enabled       = 1,     /*!< Enabled : DMA enabled                                                     */
} MDR_UART1_DMACR_RXDMAE_Enum;

/* =============================================  MDR_UART1 DMACR TXDMAE [1..1]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_DMACR_TXDMAE                                                    */
  MDR_UART1_DMACR_TXDMAE_Disabled      = 0,     /*!< Disabled : DMA disabled                                                   */
  MDR_UART1_DMACR_TXDMAE_Enabled       = 1,     /*!< Enabled : DMA enabled                                                     */
} MDR_UART1_DMACR_TXDMAE_Enum;

/* ============================================  MDR_UART1 DMACR DMAonErr [2..2]  ============================================ */
typedef enum {                                  /*!< MDR_UART1_DMACR_DMAonErr                                                  */
  MDR_UART1_DMACR_DMAonErr_IgnoreError = 0,     /*!< IgnoreError : Ignore Errors                                               */
  MDR_UART1_DMACR_DMAonErr_StopOnError = 1,     /*!< StopOnError : SReq and Req disable on Error                               */
} MDR_UART1_DMACR_DMAonErr_Enum;

/* ==========================================================  TCR  ========================================================== */
/* ===============================================  MDR_UART1 TCR ITEN [0..0]  =============================================== */
typedef enum {                                  /*!< MDR_UART1_TCR_ITEN                                                        */
  MDR_UART1_TCR_ITEN_Disabled          = 0,     /*!< Disabled : Normal operation                                               */
  MDR_UART1_TCR_ITEN_Enabled           = 1,     /*!< Enabled : Testing Mode                                                    */
} MDR_UART1_TCR_ITEN_Enum;

/* =============================================  MDR_UART1 TCR TestFIFO [1..1]  ============================================= */
typedef enum {                                  /*!< MDR_UART1_TCR_TestFIFO                                                    */
  MDR_UART1_TCR_TestFIFO_Disabled      = 0,     /*!< Disabled : Normal operation                                               */
  MDR_UART1_TCR_TestFIFO_Enabled       = 1,     /*!< Enabled : Testing Mode                                                    */
} MDR_UART1_TCR_TestFIFO_Enum;

/* =============================================  MDR_UART1 TCR SIRTest [2..2]  ============================================== */
typedef enum {                                  /*!< MDR_UART1_TCR_SIRTest                                                     */
  MDR_UART1_TCR_SIRTest_Disabled       = 0,     /*!< Disabled : Normal operation                                               */
  MDR_UART1_TCR_SIRTest_Enabled        = 1,     /*!< Enabled : Testing Mode                                                    */
} MDR_UART1_TCR_SIRTest_Enum;


/** @} */ /* End of group EnumValue_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* MDR1923VK014_H */


/** @} */ /* End of group MDR1923VK014 */

/** @} */ /* End of group Milandr */
