Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 18:18:26 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.427        0.000                      0                 4384        2.850        0.000                       0                  4942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.427        0.000                      0                 4384        2.850        0.000                       0                  4641  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.917ns (19.273%)  route 3.841ns (80.727%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 8.786 - 6.250 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 1.014ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.890     3.031    clk_c
    SLICE_X95Y511        FDRE                                         r  muon_cand_7.pt[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y511        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.124 f  muon_cand_7.pt[3]/Q
                         net (fo=18, routed)          0.927     4.051    muon_sorter_1/pt_8[3]
    SLICE_X103Y506       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.225 r  muon_sorter_1/compare_p.7.1.compare_pt.op_qge.op_qge.un1396_pt_compare_c4/O
                         net (fo=6, routed)           0.609     4.834    muon_sorter_1/un1396_pt_compare
    SLICE_X107Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.016 r  muon_sorter_1/max_pt_0_2[1]/O
                         net (fo=12, routed)          0.400     5.416    muon_sorter_1/max_pt_0_2[1]
    SLICE_X104Y502       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     5.551 f  muon_sorter_1/pt_compare_1_13_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.333     5.884    muon_sorter_1/N_13
    SLICE_X103Y502       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.984 r  muon_sorter_1/max_pt_1_0[13]/O
                         net (fo=1, routed)           0.299     6.283    muon_sorter_1/max_pt_1_0[13]
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.349 r  muon_sorter_1/max_pt_1[13]/O
                         net (fo=16, routed)          0.479     6.828    muon_sorter_1/max_pt_1[13]
    SLICE_X98Y503        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     6.892 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_4[6]/O
                         net (fo=1, routed)           0.232     7.124    muon_sorter_1/roi_4_0[6]
    SLICE_X100Y503       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     7.188 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.504     7.692    muon_sorter_1/roi_2_1[6]
    SLICE_X103Y511       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.731 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[6]/O
                         net (fo=1, routed)           0.058     7.789    muon_sorter_1/roi_3_0[6]
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.706     8.786    muon_sorter_1/clk_c
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/C
                         clock pessimism              0.438     9.224    
                         clock uncertainty           -0.035     9.189    
    SLICE_X103Y511       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.216    muon_sorter_1/sr_p.sr_1_1.roi[6]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.917ns (19.273%)  route 3.841ns (80.727%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 8.786 - 6.250 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 1.014ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.890     3.031    clk_c
    SLICE_X95Y511        FDRE                                         r  muon_cand_7.pt[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y511        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.124 r  muon_cand_7.pt[3]/Q
                         net (fo=18, routed)          0.927     4.051    muon_sorter_1/pt_8[3]
    SLICE_X103Y506       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.225 f  muon_sorter_1/compare_p.7.1.compare_pt.op_qge.op_qge.un1396_pt_compare_c4/O
                         net (fo=6, routed)           0.609     4.834    muon_sorter_1/un1396_pt_compare
    SLICE_X107Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.016 f  muon_sorter_1/max_pt_0_2[1]/O
                         net (fo=12, routed)          0.400     5.416    muon_sorter_1/max_pt_0_2[1]
    SLICE_X104Y502       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     5.551 f  muon_sorter_1/pt_compare_1_13_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.333     5.884    muon_sorter_1/N_13
    SLICE_X103Y502       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.984 r  muon_sorter_1/max_pt_1_0[13]/O
                         net (fo=1, routed)           0.299     6.283    muon_sorter_1/max_pt_1_0[13]
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.349 r  muon_sorter_1/max_pt_1[13]/O
                         net (fo=16, routed)          0.479     6.828    muon_sorter_1/max_pt_1[13]
    SLICE_X98Y503        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     6.892 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_4[6]/O
                         net (fo=1, routed)           0.232     7.124    muon_sorter_1/roi_4_0[6]
    SLICE_X100Y503       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     7.188 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.504     7.692    muon_sorter_1/roi_2_1[6]
    SLICE_X103Y511       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.731 r  muon_sorter_1/sr_p.sr_1_1.roi_RNO[6]/O
                         net (fo=1, routed)           0.058     7.789    muon_sorter_1/roi_3_0[6]
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.706     8.786    muon_sorter_1/clk_c
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/C
                         clock pessimism              0.438     9.224    
                         clock uncertainty           -0.035     9.189    
    SLICE_X103Y511       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.216    muon_sorter_1/sr_p.sr_1_1.roi[6]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.917ns (19.273%)  route 3.841ns (80.727%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 8.786 - 6.250 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 1.014ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.890     3.031    clk_c
    SLICE_X95Y511        FDRE                                         r  muon_cand_7.pt[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y511        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.124 f  muon_cand_7.pt[3]/Q
                         net (fo=18, routed)          0.927     4.051    muon_sorter_1/pt_8[3]
    SLICE_X103Y506       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.225 r  muon_sorter_1/compare_p.7.1.compare_pt.op_qge.op_qge.un1396_pt_compare_c4/O
                         net (fo=6, routed)           0.609     4.834    muon_sorter_1/un1396_pt_compare
    SLICE_X107Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.016 r  muon_sorter_1/max_pt_0_2[1]/O
                         net (fo=12, routed)          0.400     5.416    muon_sorter_1/max_pt_0_2[1]
    SLICE_X104Y502       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     5.551 r  muon_sorter_1/pt_compare_1_13_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.333     5.884    muon_sorter_1/N_13
    SLICE_X103Y502       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.984 f  muon_sorter_1/max_pt_1_0[13]/O
                         net (fo=1, routed)           0.299     6.283    muon_sorter_1/max_pt_1_0[13]
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.349 f  muon_sorter_1/max_pt_1[13]/O
                         net (fo=16, routed)          0.479     6.828    muon_sorter_1/max_pt_1[13]
    SLICE_X98Y503        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     6.892 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_4[6]/O
                         net (fo=1, routed)           0.232     7.124    muon_sorter_1/roi_4_0[6]
    SLICE_X100Y503       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     7.188 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.504     7.692    muon_sorter_1/roi_2_1[6]
    SLICE_X103Y511       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.731 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[6]/O
                         net (fo=1, routed)           0.058     7.789    muon_sorter_1/roi_3_0[6]
    SLICE_X103Y511       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.706     8.786    muon_sorter_1/clk_c
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/C
                         clock pessimism              0.438     9.224    
                         clock uncertainty           -0.035     9.189    
    SLICE_X103Y511       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.216    muon_sorter_1/sr_p.sr_1_1.roi[6]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.roi[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.917ns (19.273%)  route 3.841ns (80.727%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 8.786 - 6.250 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 1.014ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.890     3.031    clk_c
    SLICE_X95Y511        FDRE                                         r  muon_cand_7.pt[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y511        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.124 r  muon_cand_7.pt[3]/Q
                         net (fo=18, routed)          0.927     4.051    muon_sorter_1/pt_8[3]
    SLICE_X103Y506       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.225 f  muon_sorter_1/compare_p.7.1.compare_pt.op_qge.op_qge.un1396_pt_compare_c4/O
                         net (fo=6, routed)           0.609     4.834    muon_sorter_1/un1396_pt_compare
    SLICE_X107Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.016 f  muon_sorter_1/max_pt_0_2[1]/O
                         net (fo=12, routed)          0.400     5.416    muon_sorter_1/max_pt_0_2[1]
    SLICE_X104Y502       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     5.551 r  muon_sorter_1/pt_compare_1_13_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.333     5.884    muon_sorter_1/N_13
    SLICE_X103Y502       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.984 f  muon_sorter_1/max_pt_1_0[13]/O
                         net (fo=1, routed)           0.299     6.283    muon_sorter_1/max_pt_1_0[13]
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.349 f  muon_sorter_1/max_pt_1[13]/O
                         net (fo=16, routed)          0.479     6.828    muon_sorter_1/max_pt_1[13]
    SLICE_X98Y503        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     6.892 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_4[6]/O
                         net (fo=1, routed)           0.232     7.124    muon_sorter_1/roi_4_0[6]
    SLICE_X100Y503       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     7.188 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO_3[6]/O
                         net (fo=1, routed)           0.504     7.692    muon_sorter_1/roi_2_1[6]
    SLICE_X103Y511       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.731 f  muon_sorter_1/sr_p.sr_1_1.roi_RNO[6]/O
                         net (fo=1, routed)           0.058     7.789    muon_sorter_1/roi_3_0[6]
    SLICE_X103Y511       FDRE                                         f  muon_sorter_1/sr_p.sr_1_1.roi[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.706     8.786    muon_sorter_1/clk_c
    SLICE_X103Y511       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.roi[6]/C
                         clock pessimism              0.438     9.224    
                         clock uncertainty           -0.035     9.189    
    SLICE_X103Y511       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.216    muon_sorter_1/sr_p.sr_1_1.roi[6]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 muon_cand_7.pt[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            muon_sorter_1/sr_p.sr_1_1.sector[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.061ns (22.304%)  route 3.696ns (77.696%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 8.801 - 6.250 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 1.014ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.926ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.890     3.031    clk_c
    SLICE_X95Y511        FDRE                                         r  muon_cand_7.pt[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y511        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.124 f  muon_cand_7.pt[3]/Q
                         net (fo=18, routed)          0.927     4.051    muon_sorter_1/pt_8[3]
    SLICE_X103Y506       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     4.225 r  muon_sorter_1/compare_p.7.1.compare_pt.op_qge.op_qge.un1396_pt_compare_c4/O
                         net (fo=6, routed)           0.609     4.834    muon_sorter_1/un1396_pt_compare
    SLICE_X107Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.016 r  muon_sorter_1/max_pt_0_2[1]/O
                         net (fo=12, routed)          0.400     5.416    muon_sorter_1/max_pt_0_2[1]
    SLICE_X104Y502       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     5.551 f  muon_sorter_1/pt_compare_1_13_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.333     5.884    muon_sorter_1/N_13
    SLICE_X103Y502       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     5.984 r  muon_sorter_1/max_pt_1_0[13]/O
                         net (fo=1, routed)           0.299     6.283    muon_sorter_1/max_pt_1_0[13]
    SLICE_X100Y497       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.349 r  muon_sorter_1/max_pt_1[13]/O
                         net (fo=16, routed)          0.410     6.759    muon_sorter_1/max_pt_1[13]
    SLICE_X96Y501        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     6.907 r  muon_sorter_1/sr_p.sr_1_1.sector_RNO_4[0]/O
                         net (fo=1, routed)           0.305     7.212    muon_sorter_1/sector_4_0[0]
    SLICE_X100Y501       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     7.313 r  muon_sorter_1/sr_p.sr_1_1.sector_RNO_3[0]/O
                         net (fo=1, routed)           0.331     7.644    muon_sorter_1/sector_2_1[0]
    SLICE_X104Y509       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     7.706 r  muon_sorter_1/sr_p.sr_1_1.sector_RNO[0]/O
                         net (fo=1, routed)           0.082     7.788    muon_sorter_1/sector_3_0[0]
    SLICE_X104Y509       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.sector[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4640, routed)        1.721     8.801    muon_sorter_1/clk_c
    SLICE_X104Y509       FDRE                                         r  muon_sorter_1/sr_p.sr_1_1.sector[0]/C
                         clock pessimism              0.438     9.239    
                         clock uncertainty           -0.035     9.204    
    SLICE_X104Y509       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.231    muon_sorter_1/sr_p.sr_1_1.sector[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  1.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X93Y501   muon_cand_12.sector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y501   muon_cand_12.sector[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X94Y502   muon_cand_12.sector[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X99Y503   muon_cand_12.sector[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X99Y503   muon_cand_13.roi[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X99Y503   muon_cand_13.roi[6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X99Y504   shift_reg_tap_i/sr_p.sr_13[233]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y503   shift_reg_tap_i/sr_p.sr_13[237]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X99Y503   shift_reg_tap_o/sr_p.sr_14[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y502   muon_cand_12.sector[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X99Y503   muon_cand_12.sector[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y501  muon_cand_13.pt[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X97Y502   muon_cand_13.roi[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y502   muon_cand_13.roi[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X107Y512         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X107Y512         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X97Y511          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y506         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y506         lsfr_1/shiftreg_vector[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y512          lsfr_1/shiftreg_vector[127]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y514          lsfr_1/shiftreg_vector[105]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y514          lsfr_1/shiftreg_vector[106]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y514          lsfr_1/shiftreg_vector[107]/C



