


                                                                      Page 1
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



    ==== P22V10 Programmed Logic ====


Q5.D   = (  Q3 & !Q4 & Q5 
          #   !Q2 & Q4 & Q5 
          #   A0 & !Q3 & Q5 
          #   !A0 & Q2 & Q5 
          #   !A0 & M2 & !Q2 & !Q3 & !Q4 & !Q5 
          #   A0 & M2 & Q2 & Q3 & Q4 & !Q5 
          #   !M2 & Q5 ); " ISTYPE 'BUFFER'
Q5.C   = (  CLK );

Q4.D   = (  Q2 & !Q3 & Q4 
          #   !A0 & Q3 & Q4 
          #   A0 & !Q2 & Q4 
          #   !A0 & M2 & !Q2 & !Q3 & !Q4 
          #   A0 & M2 & Q2 & Q3 & !Q4 
          #   !M2 & Q4 ); " ISTYPE 'BUFFER'
Q4.C   = (  CLK );

Q3.D   = (  !A0 & M2 & !Q2 & !Q3 
          #   A0 & M2 & Q2 & !Q3 
          #   A0 & !Q2 & Q3 
          #   !A0 & Q2 & Q3 
          #   !M2 & Q3 ); " ISTYPE 'BUFFER'
Q3.C   = (  CLK );

Q2.D   = (  M2 & !Q2 
          #   !M2 & Q2 ); " ISTYPE 'BUFFER'
Q2.C   = (  CLK );

Q1.D   = (  A0 & !Q0 & Q1 
          #   A1 & Q0 & Q1 
          #   !A0 & !A1 & Q1 
          #   B0 & !A0 & A1 & !Q0 & !Q1 
          #   B0 & A0 & !A1 & Q0 & !Q1 
          #   !B0 & Q1 ); " ISTYPE 'BUFFER'
Q1.C   = (  CLK );

Q0.D   = (  B0 & A0 & !A1 & !Q0 
          #   B0 & !A0 & A1 & !Q0 
          #   !A0 & !A1 & Q0 
          #   A0 & A1 & Q0 
          #   !B0 & Q0 ); " ISTYPE 'BUFFER'
Q0.C   = (  CLK );

B0.D   = (  B ); " ISTYPE 'BUFFER'
B0.C   = (  CLK );

A0.D   = (  A ); " ISTYPE 'BUFFER'
A0.C   = (  CLK );

A1.D   = (  A0 ); " ISTYPE 'BUFFER'



                                                                      Page 2
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



    ==== P22V10 Programmed Logic ====


A1.C   = (  CLK );

M2     = (  B0 & !A0 & A1 & !Q0 & !Q1 
          #   B0 & A0 & !A1 & Q0 & Q1 );




                                                                      Page 3
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



                 ==== P22V10 Chip Diagram ====



                            P22V10

                 +---------\       /---------+
                 |          \     /          |
                 |           -----           |
             CLK |  1                    24  | Vcc             
                 |                           |
               A |  2                    23  | M2              
                 |                           |
               B |  3                    22  | Q5              
                 |                           |
               T |  4                    21  | Q4              
                 |                           |
                 |  5                    20  | Q3              
                 |                           |
                 |  6                    19  | Q2              
                 |                           |
                 |  7                    18  | Q1              
                 |                           |
                 |  8                    17  | Q0              
                 |                           |
                 |  9                    16  | A1              
                 |                           |
                 | 10                    15  | A0              
                 |                           |
                 | 11                    14  | B0              
                 |                           |
             GND | 12                    13  | OE              
                 |                           |
                 |                           |
                 `---------------------------'

                SIGNATURE: N/A


                                                                      Page 4
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



                ==== P22V10 Resource Allocations ====


        Device        | Resource  |   Design    |    Part     |  
       Resources      | Available | Requirement | Utilization | Unused
======================|===========|=============|=============|==============
                      |           |             |             |
Dedicated input pins  |     12    |       3     |     3       |     9 ( 75 %)
Combinatorial inputs  |     12    |       3     |     3       |     9 ( 75 %)
Registered inputs     |      -    |       0     |     -       |     -
                      |           |             |             |
Dedicated output pins |      -    |       0     |     -       |     -
Bidirectional pins    |     10    |      10     |    10       |     0 (  0 %)
Combinatorial outputs |      -    |       1     |     -       |     -
Registered outputs    |      -    |       9     |     -       |     -
Reg/Com outputs       |     10    |       -     |    10       |     0 (  0 %)
Two-input XOR         |      -    |       0     |     -       |     -
                      |           |             |             |
Buried nodes          |      -    |       0     |     -       |     -
Buried registers      |      -    |       0     |     -       |     -
Buried combinatorials |      -    |       0     |     -       |     -



                                                                      Page 5
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



                ==== P22V10 Product Terms Distribution ====


            Signal             |    Pin   | Terms | Terms | Terms
             Name              | Assigned | Used  |  Max  | Unused
===============================|==========|=======|=======|=======
Q5.REG                         |   22     |   7   |  10   |   3
Q4.REG                         |   21     |   6   |  12   |   6
Q3.REG                         |   20     |   5   |  14   |   9
Q2.REG                         |   19     |   2   |  16   |  14
Q1.REG                         |   18     |   6   |  16   |  10
Q0.REG                         |   17     |   5   |  14   |   9
B0.REG                         |   14     |   1   |   8   |   7
A0.REG                         |   15     |   1   |  10   |   9
A1.REG                         |   16     |   1   |  12   |  11
M2                             |   23     |   2   |   8   |   6


     ==== List of Inputs/Feedbacks ====

Signal Name                    | Pin      | Pin Type
============================== |==========|=========
CLK                            |    1     | CLK/IN
A                              |    2     | INPUT
B                              |    3     | INPUT
B0                             |   14     | BIDIR
A0                             |   15     | BIDIR
A1                             |   16     | BIDIR
M2                             |   23     | BIDIR
Q0                             |   17     | BIDIR
Q1                             |   18     | BIDIR
Q2                             |   19     | BIDIR
Q3                             |   20     | BIDIR
Q4                             |   21     | BIDIR
Q5                             |   22     | BIDIR



                                                                      Page 6
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



    ==== P22V10 Unused Resources ====


 Pin   |  Pin   |   Product   | Flip-flop
Number |  Type  |   Terms     |   Type
=======|========|=============|==========
    4  |  INPUT |      -      |    -   
    5  |  INPUT |      -      |    -   
    6  |  INPUT |      -      |    -   
    7  |  INPUT |      -      |    -   
    8  |  INPUT |      -      |    -   
    9  |  INPUT |      -      |    -   
   10  |  INPUT |      -      |    -   
   11  |  INPUT |      -      |    -   
   13  |  INPUT |      -      |    -   



                                                                      Page 7
ABEL 4.00  -  Device Utilization Chart         Wed Feb 26 23:05:11 19<0



    ==== I/O Files ====


Module: 'reg6_qd'


Input files
===========
ABEL PLA file: reg6_qd.tt2
Vector file: reg6_qd.tmv
Device library: P22V10.dev

Output files
============
Report file: reg6_qd.doc
Programmer load file: io.jed
