{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2.3000"
  ],
  "cts__clock__skew__hold": 0.32,
  "cts__clock__skew__hold__post_repair": 0.3273,
  "cts__clock__skew__hold__pre_repair": 0.3273,
  "cts__clock__skew__setup": 0.32,
  "cts__clock__skew__setup__post_repair": 0.3273,
  "cts__clock__skew__setup__pre_repair": 0.3273,
  "cts__design__instance__area": 112971.3594,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 110292.4766,
  "cts__design__instance__area__pre_repair": 110292.4766,
  "cts__design__instance__area__stdcell": 112971.3594,
  "cts__design__instance__area__stdcell__post_repair": 110292.4766,
  "cts__design__instance__area__stdcell__pre_repair": 110292.4766,
  "cts__design__instance__count": 20268,
  "cts__design__instance__count__hold_buffer": 360.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 19857,
  "cts__design__instance__count__pre_repair": 19857,
  "cts__design__instance__count__setup_buffer": 51.0,
  "cts__design__instance__count__stdcell": 20268,
  "cts__design__instance__count__stdcell__post_repair": 19857,
  "cts__design__instance__count__stdcell__pre_repair": 19857,
  "cts__design__instance__displacement__max": 50.4,
  "cts__design__instance__displacement__mean": 0.596,
  "cts__design__instance__displacement__total": 12086.356,
  "cts__design__instance__utilization": 0.4965,
  "cts__design__instance__utilization__post_repair": 0.4847,
  "cts__design__instance__utilization__pre_repair": 0.4847,
  "cts__design__instance__utilization__stdcell": 0.4965,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4847,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4847,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0069,
  "cts__power__internal__total__post_repair": 0.0066,
  "cts__power__internal__total__pre_repair": 0.0066,
  "cts__power__leakage__total": 0.0001,
  "cts__power__leakage__total__post_repair": 0.0001,
  "cts__power__leakage__total__pre_repair": 0.0001,
  "cts__power__switching__total": 0.0095,
  "cts__power__switching__total__post_repair": 0.0094,
  "cts__power__switching__total__pre_repair": 0.0094,
  "cts__power__total": 0.0164,
  "cts__power__total__post_repair": 0.0161,
  "cts__power__total__pre_repair": 0.0161,
  "cts__route__wirelength__estimated": 479349.277,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9502,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9502,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9502,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.687,
  "cts__timing__drv__max_slew_limit__post_repair": 0.2208,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.2208,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -2.01,
  "cts__timing__setup__tns__pre_repair": -2.01,
  "cts__timing__setup__ws": 0.01,
  "cts__timing__setup__ws__post_repair": -0.19,
  "cts__timing__setup__ws__pre_repair": -0.19,
  "detailedplace__cpu__total": 11.82,
  "detailedplace__design__instance__area": 110014.0781,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 110014.0781,
  "detailedplace__design__instance__count": 19799,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 19799,
  "detailedplace__design__instance__displacement__max": 30.7,
  "detailedplace__design__instance__displacement__mean": 1.885,
  "detailedplace__design__instance__displacement__total": 37326.711,
  "detailedplace__design__instance__utilization": 0.4835,
  "detailedplace__design__instance__utilization__stdcell": 0.4835,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 398232.0,
  "detailedplace__power__internal__total": 0.0062,
  "detailedplace__power__leakage__total": 0.0001,
  "detailedplace__power__switching__total": 0.008,
  "detailedplace__power__total": 0.0143,
  "detailedplace__route__wirelength__estimated": 473509.632,
  "detailedplace__runtime__total": "0:12.40",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9502,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.2208,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -0.11,
  "detailedplace__timing__setup__ws": -0.07,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 7672,
  "detailedroute__route__drc_errors__iter:2": 1477,
  "detailedroute__route__drc_errors__iter:3": 1307,
  "detailedroute__route__drc_errors__iter:4": 2,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 19231,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 130604,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 130604,
  "detailedroute__route__wirelength": 573670,
  "detailedroute__route__wirelength__iter:1": 578290,
  "detailedroute__route__wirelength__iter:2": 574901,
  "detailedroute__route__wirelength__iter:3": 573685,
  "detailedroute__route__wirelength__iter:4": 573672,
  "detailedroute__route__wirelength__iter:5": 573670,
  "finish__clock__skew__hold": 0.2853,
  "finish__clock__skew__setup": 0.2853,
  "finish__cpu__total": 20.8,
  "finish__design__instance__area": 112971.3594,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 112971.3594,
  "finish__design__instance__count": 20268,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 20268,
  "finish__design__instance__utilization": 0.4965,
  "finish__design__instance__utilization__stdcell": 0.4965,
  "finish__design__io": 388,
  "finish__mem__peak": 698592.0,
  "finish__power__internal__total": 0.0069,
  "finish__power__leakage__total": 0.0001,
  "finish__power__switching__total": 0.0077,
  "finish__power__total": 0.0147,
  "finish__runtime__total": "0:22.73",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9525,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.8232,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.21,
  "finish__timing__wns_percent_delay": 7.941557,
  "floorplan__cpu__total": 3.27,
  "floorplan__design__instance__area": 85420.3203,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 85420.3203,
  "floorplan__design__instance__count": 18109,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 18109,
  "floorplan__design__instance__utilization": 0.3754,
  "floorplan__design__instance__utilization__stdcell": 0.3754,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 326360.0,
  "floorplan__power__internal__total": 0.0049,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.005,
  "floorplan__power__total": 0.0099,
  "floorplan__runtime__total": "0:03.69",
  "floorplan__timing__setup__tns": -166.26,
  "floorplan__timing__setup__ws": -1.8,
  "globalplace__design__instance__area": 86664.4766,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 86664.4766,
  "globalplace__design__instance__count": 19405,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 19405,
  "globalplace__design__instance__utilization": 0.3809,
  "globalplace__design__instance__utilization__stdcell": 0.3809,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0049,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0065,
  "globalplace__power__total": 0.0114,
  "globalplace__timing__setup__tns": -450.29,
  "globalplace__timing__setup__ws": -4.26,
  "globalroute__clock__skew__hold": 0.341,
  "globalroute__clock__skew__setup": 0.341,
  "globalroute__design__instance__area": 112971.3594,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 112971.3594,
  "globalroute__design__instance__count": 20268,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 20268,
  "globalroute__design__instance__utilization": 0.4965,
  "globalroute__design__instance__utilization__stdcell": 0.4965,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0069,
  "globalroute__power__leakage__total": 0.0001,
  "globalroute__power__switching__total": 0.01,
  "globalroute__power__total": 0.017,
  "globalroute__timing__clock__slack": -0.08,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9421,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.7128,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -0.73,
  "globalroute__timing__setup__ws": -0.08,
  "placeopt__cpu__total": 19.84,
  "placeopt__design__instance__area": 110014.0781,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 86664.4766,
  "placeopt__design__instance__area__stdcell": 110014.0781,
  "placeopt__design__instance__area__stdcell__pre_opt": 86664.4766,
  "placeopt__design__instance__count": 19799,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 19405,
  "placeopt__design__instance__count__stdcell": 19799,
  "placeopt__design__instance__count__stdcell__pre_opt": 19405,
  "placeopt__design__instance__utilization": 0.4835,
  "placeopt__design__instance__utilization__pre_opt": 0.3809,
  "placeopt__design__instance__utilization__stdcell": 0.4835,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3809,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 423060.0,
  "placeopt__power__internal__total": 0.0062,
  "placeopt__power__internal__total__pre_opt": 0.0049,
  "placeopt__power__leakage__total": 0.0001,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.008,
  "placeopt__power__switching__total__pre_opt": 0.0065,
  "placeopt__power__total": 0.0143,
  "placeopt__power__total__pre_opt": 0.0114,
  "placeopt__runtime__total": "0:20.47",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9554,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.5176,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -0.01,
  "placeopt__timing__setup__tns__pre_opt": -450.29,
  "placeopt__timing__setup__ws": -0.01,
  "placeopt__timing__setup__ws__pre_opt": -4.26,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-09-29 20:18",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "a46c10fc-4505-4fb7-83fd-70970b2e336a",
  "run__flow__variant": "base",
  "synth__cpu__total": 67.69,
  "synth__design__instance__area__stdcell": 91722.72,
  "synth__design__instance__count__stdcell": 19044.0,
  "synth__mem__peak": 715180.0,
  "synth__runtime__total": "1:10.08",
  "total_time": "0:02:09.370000"
}