
*** Running vivado
    with args -log uart_receive.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_receive.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_receive.tcl -notrace
Command: synth_design -top uart_receive -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 431.223 ; gain = 97.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_receive.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SETUP bound to: 1 - type: integer 
	Parameter COUNT bound to: 2 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SinglePulser' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/imports/xil_defaultlib/SinglePulser.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/imports/xil_defaultlib/SinglePulser.v:39]
INFO: [Synth 8-6155] done synthesizing module 'SinglePulser' (1#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/imports/xil_defaultlib/SinglePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk9600' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk9600' (2#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_reg_in' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/shift_reg_in.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_in' (3#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/shift_reg_in.v:23]
INFO: [Synth 8-6157] synthesizing module 'mod11' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v:45]
WARNING: [Synth 8-153] case item 2'bx1 will never be executed [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v:66]
WARNING: [Synth 8-567] referenced signal 'q' should be on the sensitivity list [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mod11' (4#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v:45]
WARNING: [Synth 8-3848] Net RsTx in module/entity uart_receive does not have driver. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_receive.v:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (5#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_receive.v:23]
WARNING: [Synth 8-3331] design uart_receive has unconnected port RsTx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.844 ; gain = 154.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.844 ; gain = 154.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 487.844 ; gain = 154.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:236]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:236]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:246]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:246]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:247]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:247]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:248]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:249]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:249]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_receive_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_receive_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.445 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.445 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 799.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 799.445 ; gain = 465.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 799.445 ; gain = 465.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 799.445 ; gain = 465.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'uart_receive'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 799.445 ; gain = 465.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_receive 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
Module SinglePulser 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clk9600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module shift_reg_in 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mod11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uart_receive has unconnected port RsTx
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 799.445 ; gain = 465.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 807.902 ; gain = 474.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     2|
|4     |FDRE  |    11|
|5     |IBUF  |     2|
|6     |OBUF  |     9|
|7     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |    27|
|2     |  SP             |SinglePulser |     5|
|3     |  nolabel_line61 |shift_reg_in |     9|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 817.434 ; gain = 483.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 817.434 ; gain = 172.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 817.434 ; gain = 483.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 57 Warnings, 52 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 826.285 ; gain = 505.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 826.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/synth_1/uart_receive.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_receive_utilization_synth.rpt -pb uart_receive_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 13:46:29 2020...
