{"vcs1":{"timestamp_begin":1723139976.482871053, "rt":1.13, "ut":0.38, "st":0.13}}
{"vcselab":{"timestamp_begin":1723139977.682628852, "rt":0.76, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1723139978.500351580, "rt":0.41, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1723139975.839973022}
{"VCS_COMP_START_TIME": 1723139975.839973022}
{"VCS_COMP_END_TIME": 1723139982.680686880}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_K.v SRAM_B.v SRAM_BIAS.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 334768}}
{"stitch_vcselab": {"peak_mem": 231512}}
