

================================================================
== Vivado HLS Report for 'vivado_activity_thread'
================================================================
* Date:           Tue May 13 14:19:42 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hls_prj
* Solution:       F3_VivadoHLS_core
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  305018|  305018|  305019|  305019|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- PATHSET_LOOP  |  304000|  304000|       304|          -|          -|  1000|    no    |
        | + PATH_LOOP    |     297|     297|        29|          -|          -|    10|    no    |
        |- Loop 2        |    1001|    1001|         3|          1|          1|  1000|    yes   |
        +----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 54
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond1)
	51  / (exitcond1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond)
	46  / (exitcond)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	17  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	16  / true
51 --> 
	54  / (exitcond2)
	52  / (!exitcond2)
52 --> 
	53  / true
53 --> 
	51  / true
54 --> 
* FSM state operations: 

 <State 1>: 7.20ns
ST_1: thread_result_buff [1/1] 0.00ns
:28  %thread_result_buff = alloca [1000 x float], align 16

ST_1: o_a_0_time_period [1/1] 0.00ns
:38  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_time_period)

ST_1: delta_time_0 [12/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 2>: 7.20ns
ST_2: delta_time_0 [11/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 3>: 7.20ns
ST_3: delta_time_0 [10/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 4>: 7.20ns
ST_4: delta_time_0 [9/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 5>: 7.20ns
ST_5: delta_time_0 [8/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 6>: 7.20ns
ST_6: delta_time_0 [7/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 7>: 7.20ns
ST_7: delta_time_0 [6/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 8>: 7.20ns
ST_8: delta_time_0 [5/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 9>: 7.20ns
ST_9: delta_time_0 [4/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 10>: 7.20ns
ST_10: delta_time_0 [3/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 11>: 7.20ns
ST_11: delta_time_0 [2/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 12>: 7.20ns
ST_12: delta_time_0 [1/12] 7.20ns
:42  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 13>: 8.43ns
ST_13: u_a_0_rfir [1/1] 0.00ns
:36  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_rfir)

ST_13: u_a_0_current_price [1/1] 0.00ns
:37  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_current_price)

ST_13: o_a_0_call [1/1] 0.00ns
:39  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_call)

ST_13: tmp_8 [3/3] 2.63ns
:41  %tmp_8 = fpext float %u_a_0_current_price to double

ST_13: tmp_i [3/3] 8.43ns
:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_13: tmp_6 [3/3] 3.50ns
:44  %tmp_6 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 14>: 8.43ns
ST_14: tmp_8 [2/3] 2.63ns
:41  %tmp_8 = fpext float %u_a_0_current_price to double

ST_14: tmp_i [2/3] 8.43ns
:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_14: tmp_6 [2/3] 3.50ns
:44  %tmp_6 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 15>: 8.43ns
ST_15: stg_78 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %a), !map !94

ST_15: stg_79 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rfir), !map !98

ST_15: stg_80 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_current_price), !map !102

ST_15: stg_81 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility), !map !106

ST_15: stg_82 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_initial_volatility), !map !110

ST_15: stg_83 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility_volatility), !map !114

ST_15: stg_84 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rho), !map !118

ST_15: stg_85 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_kappa), !map !122

ST_15: stg_86 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_theta), !map !126

ST_15: stg_87 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_0), !map !130

ST_15: stg_88 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_1), !map !134

ST_15: stg_89 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_0), !map !138

ST_15: stg_90 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_1), !map !142

ST_15: stg_91 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_second_barrier), !map !146

ST_15: stg_92 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_barrier), !map !150

ST_15: stg_93 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_out), !map !154

ST_15: stg_94 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_down), !map !158

ST_15: stg_95 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_strike_price), !map !162

ST_15: stg_96 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_time_period), !map !166

ST_15: stg_97 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_call), !map !170

ST_15: stg_98 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_points), !map !174

ST_15: stg_99 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s1), !map !178

ST_15: stg_100 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s2), !map !182

ST_15: stg_101 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s3), !map !186

ST_15: stg_102 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_offset), !map !190

ST_15: stg_103 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32 %thread_result_0), !map !194

ST_15: stg_104 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_15: thread_result_0_read [1/1] 0.00ns
:27  %thread_result_0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %thread_result_0)

ST_15: stg_106 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBus(float* %a, [7 x i8]* @p_str124, i32 0, i32 0, i32 0, [1 x i8]* @p_str125) nounwind

ST_15: stg_107 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecIFCore(float* %a, [1 x i8]* @p_str125, [6 x i8]* @p_str126, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125)

ST_15: stg_108 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_u_a_0_rfir, float* %kernel_u_a_0_current_price, float* %kernel_u_a_0_volatility, float* %kernel_u_a_0_initial_volatility, float* %kernel_u_a_0_volatility_volatility, float* %kernel_u_a_0_rho, float* %kernel_u_a_0_kappa, float* %kernel_u_a_0_theta, float* %kernel_u_a_0_correlation_matrix_0_0, float* %kernel_u_a_0_correlation_matrix_0_1, float* %kernel_u_a_0_correlation_matrix_1_0, float* %kernel_u_a_0_correlation_matrix_1_1, [1 x i8]* @p_str125, [10 x i8]* @p_str127, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [20 x i8]* @p_str128)

ST_15: stg_109 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_o_a_0_second_barrier, float* %kernel_o_a_0_barrier, float* %kernel_o_a_0_out, float* %kernel_o_a_0_down, float* %kernel_o_a_0_strike_price, float* %kernel_o_a_0_time_period, float* %kernel_o_a_0_call, float* %kernel_o_a_0_points, [1 x i8]* @p_str125, [10 x i8]* @p_str127, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [20 x i8]* @p_str128)

ST_15: stg_110 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [1 x i8]* @p_str125, [10 x i8]* @p_str127, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [20 x i8]* @p_str128)

ST_15: stg_111 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecIFCore(i32 %thread_result_0, [1 x i8]* @p_str125, [10 x i8]* @p_str127, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [20 x i8]* @p_str128)

ST_15: stg_112 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str125, [10 x i8]* @p_str127, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [1 x i8]* @p_str125, [20 x i8]* @p_str128)

ST_15: o_a_0_strike_price [1/1] 0.00ns
:40  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_strike_price)

ST_15: tmp_8 [1/3] 2.63ns
:41  %tmp_8 = fpext float %u_a_0_current_price to double

ST_15: tmp_i [1/3] 8.43ns
:43  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_15: tmp_6 [1/3] 3.50ns
:44  %tmp_6 = fcmp oeq float %o_a_0_call, 0.000000e+00

ST_15: tmp_7 [1/1] 1.15ns
:45  %tmp_7 = xor i1 %tmp_6, true

ST_15: stg_118 [1/1] 1.12ns
:46  br label %1


 <State 16>: 1.69ns
ST_16: p [1/1] 0.00ns
:0  %p = phi i10 [ 0, %0 ], [ %p_1, %_ifconv ]

ST_16: exitcond1 [1/1] 1.69ns
:1  %exitcond1 = icmp eq i10 %p, -24

ST_16: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_16: p_1 [1/1] 1.50ns
:3  %p_1 = add i10 %p, 1

ST_16: stg_123 [1/1] 0.00ns
:4  br i1 %exitcond1, label %5, label %2

ST_16: stg_124 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str129) nounwind

ST_16: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str129)

ST_16: stg_126 [1/1] 1.25ns
:2  br label %3

ST_16: tmp [1/1] 0.00ns
:0  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %thread_result_0_read, i32 2, i32 31)

ST_16: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i30 %tmp to i64

ST_16: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr inbounds float* %a, i64 %tmp_5

ST_16: stg_130 [1/1] 1.12ns
:3  br label %burst.wr.header


 <State 17>: 8.42ns
ST_17: tmp_pn [1/1] 0.00ns
:2  %tmp_pn = phi double [ 1.000000e+00, %2 ], [ %tmp_s, %4 ]

ST_17: spot_price_0_0_in [5/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp_8, %tmp_pn


 <State 18>: 8.42ns
ST_18: spot_price_0_0_in [4/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp_8, %tmp_pn


 <State 19>: 8.42ns
ST_19: spot_price_0_0_in [3/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp_8, %tmp_pn


 <State 20>: 8.42ns
ST_20: spot_price_0_0_in [2/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp_8, %tmp_pn


 <State 21>: 8.42ns
ST_21: spot_price_0_0_in [1/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp_8, %tmp_pn


 <State 22>: 3.62ns
ST_22: spot_price_0 [3/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float


 <State 23>: 3.62ns
ST_23: spot_price_0 [2/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float


 <State 24>: 8.59ns
ST_24: u_v_gamma_read_assign [1/1] 0.00ns
:0  %u_v_gamma_read_assign = phi float [ 0.000000e+00, %2 ], [ %u_v_0_gamma, %4 ]

ST_24: pp [1/1] 0.00ns
:1  %pp = phi i4 [ 0, %2 ], [ %pp_1, %4 ]

ST_24: spot_price_0 [1/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float

ST_24: exitcond [1/1] 1.40ns
:5  %exitcond = icmp eq i4 %pp, -6

ST_24: empty_5 [1/1] 0.00ns
:6  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_24: pp_1 [1/1] 0.70ns
:7  %pp_1 = add i4 %pp, 1

ST_24: stg_145 [1/1] 0.00ns
:8  br i1 %exitcond, label %_ifconv, label %4

ST_24: u_v_0_gamma [4/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 25>: 8.59ns
ST_25: u_v_0_gamma [3/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 26>: 8.59ns
ST_26: u_v_0_gamma [2/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 27>: 8.59ns
ST_27: u_v_0_gamma [1/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 28>: 2.63ns
ST_28: tmp_4 [3/3] 2.63ns
:2  %tmp_4 = fpext float %u_v_0_gamma to double


 <State 29>: 2.63ns
ST_29: tmp_4 [2/3] 2.63ns
:2  %tmp_4 = fpext float %u_v_0_gamma to double


 <State 30>: 2.63ns
ST_30: tmp_4 [1/3] 2.63ns
:2  %tmp_4 = fpext float %u_v_0_gamma to double


 <State 31>: 7.56ns
ST_31: tmp_s [15/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 32>: 7.56ns
ST_32: tmp_s [14/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 33>: 7.56ns
ST_33: tmp_s [13/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 34>: 7.56ns
ST_34: tmp_s [12/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 35>: 7.56ns
ST_35: tmp_s [11/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 36>: 7.56ns
ST_36: tmp_s [10/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 37>: 7.56ns
ST_37: tmp_s [9/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 38>: 7.56ns
ST_38: tmp_s [8/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 39>: 7.56ns
ST_39: tmp_s [7/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 40>: 7.56ns
ST_40: tmp_s [6/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 41>: 7.56ns
ST_41: tmp_s [5/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 42>: 7.56ns
ST_42: tmp_s [4/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 43>: 7.56ns
ST_43: tmp_s [3/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 44>: 7.56ns
ST_44: tmp_s [2/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)


 <State 45>: 7.56ns
ST_45: stg_167 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str130) nounwind

ST_45: tmp_s [1/15] 7.56ns
:3  %tmp_s = call double @llvm.exp.f64(double %tmp_4)

ST_45: stg_169 [1/1] 0.00ns
:4  br label %3


 <State 46>: 8.59ns
ST_46: tmp_1_i [4/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_46: tmp_2_i [4/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 47>: 8.59ns
ST_47: tmp_1_i [3/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_47: tmp_2_i [3/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 48>: 8.59ns
ST_48: tmp_1_i [2/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_48: tmp_2_i [2/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 49>: 8.59ns
ST_49: tmp_1_i [1/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_49: tmp_2_i [1/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 50>: 3.54ns
ST_50: o_v_0_value [1/1] 1.15ns
_ifconv:2  %o_v_0_value = select i1 %tmp_7, float %tmp_1_i, float %tmp_2_i

ST_50: tmp_2 [1/1] 0.00ns
_ifconv:3  %tmp_2 = zext i10 %p to i64

ST_50: thread_result_buff_addr [1/1] 0.00ns
_ifconv:4  %thread_result_buff_addr = getelementptr inbounds [1000 x float]* %thread_result_buff, i64 0, i64 %tmp_2

ST_50: stg_181 [1/1] 2.39ns
_ifconv:5  store float %o_v_0_value, float* %thread_result_buff_addr, align 4

ST_50: empty_6 [1/1] 0.00ns
_ifconv:6  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str129, i32 %tmp_1)

ST_50: stg_183 [1/1] 0.00ns
_ifconv:7  br label %1


 <State 51>: 2.39ns
ST_51: indvar [1/1] 0.00ns
burst.wr.header:0  %indvar = phi i10 [ %indvar_next, %burst.wr.body3 ], [ 0, %5 ]

ST_51: exitcond2 [1/1] 1.69ns
burst.wr.header:1  %exitcond2 = icmp eq i10 %indvar, -24

ST_51: indvar_next [1/1] 1.50ns
burst.wr.header:2  %indvar_next = add i10 %indvar, 1

ST_51: stg_187 [1/1] 0.00ns
burst.wr.header:3  br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body1

ST_51: tmp_3 [1/1] 0.00ns
burst.wr.body1:3  %tmp_3 = zext i10 %indvar to i64

ST_51: thread_result_buff_addr_1 [1/1] 0.00ns
burst.wr.body1:4  %thread_result_buff_addr_1 = getelementptr [1000 x float]* %thread_result_buff, i64 0, i64 %tmp_3

ST_51: thread_result_buff_load [2/2] 2.39ns
burst.wr.body1:5  %thread_result_buff_load = load float* %thread_result_buff_addr_1, align 4

ST_51: isIter0 [1/1] 1.69ns
burst.wr.body1:6  %isIter0 = icmp eq i10 %indvar, 0

ST_51: stg_192 [1/1] 0.00ns
burst.wr.body1:7  br i1 %isIter0, label %burst.wr.body2, label %burst.wr.body3


 <State 52>: 2.39ns
ST_52: thread_result_buff_load [1/2] 2.39ns
burst.wr.body1:5  %thread_result_buff_load = load float* %thread_result_buff_addr_1, align 4


 <State 53>: 8.75ns
ST_53: empty_7 [1/1] 0.00ns
burst.wr.body1:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_53: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body1:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str653)

ST_53: empty_8 [1/1] 0.00ns
burst.wr.body1:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str652)

ST_53: a_addr_req [1/1] 8.75ns
burst.wr.body2:0  %a_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %a_addr, i32 1000)

ST_53: stg_198 [1/1] 0.00ns
burst.wr.body2:1  br label %burst.wr.body3

ST_53: stg_199 [1/1] 8.75ns
burst.wr.body3:0  call void @_ssdm_op_Write.ap_bus.floatP(float* %a_addr, float %thread_result_buff_load)

ST_53: burstwrite_rend [1/1] 0.00ns
burst.wr.body3:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str653, i32 %burstwrite_rbegin)

ST_53: stg_201 [1/1] 0.00ns
burst.wr.body3:2  br label %burst.wr.header


 <State 54>: 0.00ns
ST_54: stg_202 [1/1] 0.00ns
burst.wr.end:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
