

================================================================
== Vitis HLS Report for 'Loop_loop_height_proc1619'
================================================================
* Date:           Mon Nov  2 13:48:26 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.707 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height         |        ?|        ?|         ?|          -|          -|  1080|    no    |
        | + loop_width         |        ?|        ?|         2|          1|          1|     ?|    yes   |
        | + loop_wait_for_eol  |        0|        0|         1|          1|          1|     0|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 6 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%start = alloca i32"   --->   Operation 8 'alloca' 'start' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_src_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_src_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lowthreshold_read = read i8 @_ssdm_op_Read.ap_auto.i8P, i8 %lowthreshold"   --->   Operation 67 'read' 'lowthreshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lowthreshold_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.14ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P, i8 %lowthreshold_out, i8 %lowthreshold_read"   --->   Operation 69 'write' 'write_ln0' <Predicate = true> <Delay = 2.14> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%highthreshold_read = read i8 @_ssdm_op_Read.ap_auto.i8P, i8 %highthreshold"   --->   Operation 70 'read' 'highthreshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %highthreshold_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.14ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P, i8 %highthreshold_out, i8 %highthreshold_read"   --->   Operation 72 'write' 'write_ln0' <Predicate = true> <Delay = 2.14> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_src_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_img_src_data, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_dest_V, i1 %src_V_id_V, i1 %src_V_last_V, i1 %src_V_user_V, i3 %src_V_strb_V, i3 %src_V_keep_V, i24 %src_V_data_V, void @empty_16, i32, i32, void @empty_17, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.75ns)   --->   "%store_ln0 = store i32, i32 %start"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 84 [1/1] (0.75ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i11, void %entry, i11 %i_2, void"   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln119 = icmp_eq  i11 %i, i11" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119]   --->   Operation 86 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.94ns)   --->   "%i_2 = add i11 %i, i11" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119]   --->   Operation 88 'add' 'i_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void, void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119]   --->   Operation 89 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:120]   --->   Operation 90 'specloopname' 'specloopname_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.75ns)   --->   "%br_ln122 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.75>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.70>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%eol = phi i1, void, i1 %axi_last_V_1, void"   --->   Operation 93 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%j = phi i32, void, i32 %j_4, void"   --->   Operation 94 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%start_1 = load i32 %start, void %store_ln0"   --->   Operation 95 'load' 'start_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.11ns)   --->   "%icmp_ln122 = icmp_slt  i32 %j, i32" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 96 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.preheader.i.i.i.i.preheader, void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 97 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%empty_760 = read i34 @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V"   --->   Operation 100 'read' 'empty_760' <Predicate = (icmp_ln122)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%axi_data_V = extractvalue i34 %empty_760"   --->   Operation 101 'extractvalue' 'axi_data_V' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%axi_user_V = extractvalue i34 %empty_760"   --->   Operation 102 'extractvalue' 'axi_user_V' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%axi_last_V_1 = extractvalue i34 %empty_760"   --->   Operation 103 'extractvalue' 'axi_last_V_1' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.11ns)   --->   "%icmp_ln131 = icmp_ne  i32 %start_1, i32" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131]   --->   Operation 104 'icmp' 'icmp_ln131' <Predicate = (icmp_ln122)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln131)   --->   "%xor_ln131 = xor i1 %axi_user_V, i1" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131]   --->   Operation 105 'xor' 'xor_ln131' <Predicate = (icmp_ln122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln131 = or i1 %icmp_ln131, i1 %xor_ln131" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131]   --->   Operation 106 'or' 'or_ln131' <Predicate = (icmp_ln122)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.75ns)   --->   "%br_ln131 = br i1 %or_ln131, void %._crit_edge.i.i.i.i, void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131]   --->   Operation 107 'br' 'br_ln131' <Predicate = (icmp_ln122)> <Delay = 0.75>
ST_3 : Operation 108 [1/1] (0.33ns)   --->   "%or_ln134 = or i1 %axi_user_V, i1 %icmp_ln131" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:134]   --->   Operation 108 'or' 'or_ln134' <Predicate = (icmp_ln122 & or_ln131)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.75ns)   --->   "%br_ln134 = br i1 %or_ln134, void, void %._crit_edge.i.i.i.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:134]   --->   Operation 109 'br' 'br_ln134' <Predicate = (icmp_ln122 & or_ln131)> <Delay = 0.75>
ST_3 : Operation 110 [1/1] (1.20ns)   --->   "%j_2 = add i32 %j, i32" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:135]   --->   Operation 110 'add' 'j_2' <Predicate = (icmp_ln122 & or_ln131 & !or_ln134)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.75ns)   --->   "%br_ln136 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:136]   --->   Operation 111 'br' 'br_ln136' <Predicate = (icmp_ln122 & or_ln131 & !or_ln134)> <Delay = 0.75>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%start_2 = phi i32, void, i32 %start_1, void"   --->   Operation 112 'phi' 'start_2' <Predicate = (icmp_ln122 & or_ln134) | (icmp_ln122 & !or_ln131)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.75ns)   --->   "%br_ln146 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:146]   --->   Operation 113 'br' 'br_ln146' <Predicate = (icmp_ln122 & or_ln134) | (icmp_ln122 & !or_ln131)> <Delay = 0.75>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%start_3 = phi i32 %start_2, void %._crit_edge.i.i.i.i, i32, void"   --->   Operation 114 'phi' 'start_3' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node j_4)   --->   "%j_3 = phi i32 %j, void %._crit_edge.i.i.i.i, i32 %j_2, void"   --->   Operation 115 'phi' 'j_3' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.20ns) (out node of the LUT)   --->   "%j_4 = add i32 %j_3, i32" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 116 'add' 'j_4' <Predicate = (icmp_ln122)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.75ns)   --->   "%store_ln122 = store i32 %start_3, i32 %start, void %store_ln0, i32 %start_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 117 'store' 'store_ln122' <Predicate = (icmp_ln122)> <Delay = 0.75>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln122 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122]   --->   Operation 118 'br' 'br_ln122' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 119 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %rgb_img_src_data, i24 %axi_data_V" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 119 'write' 'write_ln167' <Predicate = (icmp_ln122 & or_ln134) | (icmp_ln122 & !or_ln131)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>

State 5 <SV = 3> <Delay = 0.75>
ST_5 : Operation 120 [1/1] (0.75ns)   --->   "%br_ln148 = br void %.preheader.i.i.i.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:148]   --->   Operation 120 'br' 'br_ln148' <Predicate = true> <Delay = 0.75>

State 6 <SV = 4> <Delay = 0.33>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 %axi_last_V, void, i1 %eol, void %.preheader.i.i.i.i.preheader"   --->   Operation 121 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %eol_2, void, void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:148]   --->   Operation 122 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = (!eol_2)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!eol_2)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = (!eol_2)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V"   --->   Operation 126 'read' 'empty' <Predicate = (!eol_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%axi_last_V = extractvalue i34 %empty"   --->   Operation 127 'extractvalue' 'axi_last_V' <Predicate = (!eol_2)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln148 = br void %.preheader.i.i.i.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:148]   --->   Operation 128 'br' 'br_ln148' <Predicate = (!eol_2)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln119 = br void" [F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119]   --->   Operation 129 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read on port 'lowthreshold' [72]  (0 ns)
	fifo write on port 'lowthreshold_out' [74]  (2.14 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119) [91]  (0 ns)
	'add' operation ('i', F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:119) [94]  (0.948 ns)
	blocking operation 0.243 ns on control path)

 <State 3>: 3.71ns
The critical path consists of the following:
	'load' operation ('start') on local variable 'start' [102]  (0 ns)
	'icmp' operation ('icmp_ln131', F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131) [112]  (1.11 ns)
	'or' operation ('or_ln131', F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:131) [114]  (0.331 ns)
	multiplexor before 'phi' operation ('start') with incoming values : ('start') [123]  (0.755 ns)
	'phi' operation ('start') with incoming values : ('start') [123]  (0 ns)
	multiplexor before 'phi' operation ('start') with incoming values : ('start') [127]  (0.755 ns)
	'phi' operation ('start') with incoming values : ('start') [127]  (0 ns)
	'store' operation ('store_ln122', F:/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:122) of variable 'start' on local variable 'start' [130]  (0.755 ns)

 <State 4>: 1.95ns
The critical path consists of the following:
	fifo write on port 'rgb_img_src_data' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [124]  (1.95 ns)

 <State 5>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('eol') with incoming values : ('axi.last.V') [135]  (0.755 ns)

 <State 6>: 0.331ns
The critical path consists of the following:
	'phi' operation ('eol') with incoming values : ('axi.last.V') [135]  (0 ns)
	blocking operation 0.331 ns on control path)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
