
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
Options:	-log risc_v_Pad_Frame_log.log 
Date:		Thu Nov  9 21:38:35 2023
Host:		ip-172-31-46-123.us-east-2.compute.internal (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[21:38:35.302513] Configured Lic search path (20.02-s004): 50009@10.16.0.85

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat risc_v_Pad_Frame
#% Begin load design ... (date=11/09 21:39:33, mem=705.2M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'risc_v_Pad_Frame' saved by 'Innovus' '21.12-s106_1' on 'Thu Nov 9 05:50:26 2023'.
% Begin Load MMMC data ... (date=11/09 21:39:34, mem=707.5M)
% End Load MMMC data ... (date=11/09 21:39:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.9M, current mem=707.9M)
RC_Extraction_WC RC_Extraction_BC

Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_tech.lef ...

Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/giolib045.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_multibitsDFF.lef ...

Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_macro.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Nov  9 21:39:34 2023
viaInitial ends at Thu Nov  9 21:39:34 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/viewDefinition.tcl
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.9M, fe_cpu=0.50min, fe_real=1.00min, fe_mem=897.6M) ***
% Begin Load netlist data ... (date=11/09 21:39:35, mem=723.8M)
*** Begin netlist parsing (mem=897.6M) ***
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.v.bin'

*** Memory Usage v#1 (Current mem = 904.629M, initial mem = 311.355M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=904.6M) ***
% End Load netlist data ... (date=11/09 21:39:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=732.1M, current mem=732.1M)
Top level cell is risc_v_Pad_Frame.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell risc_v_Pad_Frame ...
*** Netlist is unique.
** info: there are 601 modules.
** info: there are 3868 stdCell insts.
** info: there are 24 Pad insts.

*** Memory Usage v#1 (Current mem = 953.055M, initial mem = 311.355M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/iofile/bwco_frame_GPDK045.ioc" ...
**WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
Type 'man IMPFP-4008' for more detail.
Adjusting Core to Bottom to: 40.0600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
Loading preference file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/gui.pref.tcl ...
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AnalysisView_BC AnalysisView_WC
**WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
Reading floorplan file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.gz (mem = 1212.9M).
% Begin Load floorplan data ... (date=11/09 21:39:37, mem=1029.4M)
*info: reset 4712 existing net BottomPreferredLayer and AvoidDetour
Pre-connect netlist-defined P/G connections...
  Updated 4 instances.
Deleting old partition specification.
Set FPlanBox to (0 0 1600000 1600180)
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
 ... processed partition successfully.
Reading binary special route file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.spr.gz (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:25 2023, version: 1)
Convert 0 swires and 0 svias from compressed groups
96 swires and 36 svias were compressed
96 swires and 36 svias were decompressed from small or sparse groups
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.1M, current mem=1032.1M)
There are 24 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=11/09 21:39:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1033.2M, current mem=1031.2M)
Reading congestion map file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
% Begin Load SymbolTable ... (date=11/09 21:39:37, mem=1031.4M)
% End Load SymbolTable ... (date=11/09 21:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.2M, current mem=1032.2M)
Loading place ...
% Begin Load placement data ... (date=11/09 21:39:37, mem=1032.2M)
Reading placement file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1214.9M) ***
Total net length = 4.139e+00 (2.070e+00 2.070e+00) (ext = 0.000e+00)
% End Load placement data ... (date=11/09 21:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.3M, current mem=1032.3M)
Reading PG file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on       Thu Nov  9 05:50:25 2023)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1211.9M) ***
% Begin Load routing data ... (date=11/09 21:39:38, mem=1032.4M)
Reading routing file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.gz.
Reading Innovus routing data (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023 Format: 20.1) ...
*** Total 4152 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1211.9M) ***
% End Load routing data ... (date=11/09 21:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.5M, current mem=1032.5M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1215.9M) ***
Set Default Input Pin Transition as 0.1 ps.
Loading preRoute extraction data from directory '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/extraction/' ...
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.techData.gz' ...
Completed (cpu: 0:00:01.0 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AnalysisView_WC
    RC-Corner Name        : RC_Extraction_WC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
 
 Analysis View: AnalysisView_BC
    RC-Corner Name        : RC_Extraction_BC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
Restored RC grid for preRoute extraction.
Initializing multi-corner resistance tables ...
RC corner RC_Extraction_WC not found in the saved preRoute extraction data.
RC corner RC_Extraction_BC not found in the saved preRoute extraction data.
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=11/09 21:39:40, mem=1076.1M)
% End Load power constraints ... (date=11/09 21:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.2M, current mem=1076.2M)
DelayCorner_WC DelayCorner_BC
% Begin load AAE data ... (date=11/09 21:39:40, mem=1090.7M)
% End load AAE data ... (date=11/09 21:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.7M, current mem=1090.7M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% End load design ... (date=11/09 21:39:40, total cpu=0:00:05.3, real=0:00:07.0, peak res=1121.2M, current mem=1090.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
WARNING   IMPSYC-2             7  Timing information is not defined for ce...
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 102 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 118 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23637 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1408.91 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1408.91)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1569.61 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1532.99 CPU=0:00:01.2 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1523.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.4 mem=1531.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=1531.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 344 (64.5%) nets
3		: 86 (16.1%) nets
4     -	14	: 100 (18.8%) nets
15    -	39	: 1 (0.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.2%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=3751 (0 fixed + 3751 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
#ioInst=24 #net=533 #term=5229 #term/net=9.81, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
stdCell: 3751 single + 0 double + 0 multi
Total standard cell length = 13.1042 (mm), area = 0.0224 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.465.
Density for the design = 0.465.
       = stdcell_area 65521 sites (22408 um^2) / alloc_area 140800 sites (48154 um^2).
Pin Density = 0.03714.
            = total # of pins 5229 / total area 140800.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
              Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.0M
Iteration  2: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
              Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.0M
Iteration  3: Total net bbox = 1.070e+03 (7.75e+02 2.95e+02)
              Est.  stn bbox = 2.385e+03 (1.60e+03 7.85e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1593.9M
Active setup views:
    AnalysisView_BC
Iteration  4: Total net bbox = 1.250e+03 (7.77e+02 4.73e+02)
              Est.  stn bbox = 2.790e+03 (1.62e+03 1.17e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1625.3M
Active setup views:
    AnalysisView_BC
Iteration  5: Total net bbox = 1.648e+03 (1.08e+03 5.64e+02)
              Est.  stn bbox = 3.328e+03 (2.08e+03 1.25e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1625.3M
Active setup views:
    AnalysisView_BC
Iteration  6: Total net bbox = 2.231e+03 (1.24e+03 9.92e+02)
              Est.  stn bbox = 4.038e+03 (2.30e+03 1.74e+03)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1627.8M
Active setup views:
    AnalysisView_BC
Iteration  7: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
              Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1633.3M
Iteration  8: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
              Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1633.3M
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Active setup views:
    AnalysisView_BC
Iteration  9: Total net bbox = 4.237e+03 (2.14e+03 2.10e+03)
              Est.  stn bbox = 6.253e+03 (3.24e+03 3.01e+03)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1629.3M
Active setup views:
    AnalysisView_BC
Iteration 10: Total net bbox = 3.054e+03 (1.53e+03 1.53e+03)
              Est.  stn bbox = 4.991e+03 (2.60e+03 2.39e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1631.3M
Iteration 11: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
              Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
              cpu = 0:00:05.6 real = 0:00:05.0 mem = 1631.3M
Iteration 12: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
              Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1631.3M
Iteration 13: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
              Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1631.3M
*** cost = 4.094e+03 (2.52e+03 1.58e+03) (cpu for global=0:00:09.3) real=0:00:10.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:08.0 real: 0:00:07.8
Core Placement runtime cpu: 0:00:08.4 real: 0:00:08.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:35 mem=1631.3M) ***
Total net bbox length = 4.094e+03 (2.519e+03 1.575e+03) (ext = 2.761e+02)
Move report: Detail placement moves 3750 insts, mean move: 0.61 um, max move: 20.18 um 
	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (349.13, 356.64) --> (367.60, 358.34)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1631.3MB
Summary Report:
Instances move: 3750 (out of 3751 movable)
Instances flipped: 1
Mean displacement: 0.61 um
Max displacement: 20.18 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[66][22]) (349.126, 356.635) -> (367.6, 358.34)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
Total net bbox length = 5.288e+03 (2.915e+03 2.373e+03) (ext = 2.704e+02)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1631.3MB
*** Finished refinePlace (0:02:35 mem=1631.3M) ***
*** End of Placement (cpu=0:00:12.1, real=0:00:13.0, mem=1615.3M) ***
default core: bins with density > 0.750 = 24.26 % ( 41 / 169 )
Density distribution unevenness ratio = 35.301%
*** Free Virtual Timing Model ...(mem=1615.3M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23637 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1603.73)
Total number of fetched objects 4032
End delay calculation. (MEM=1631.77 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1631.77 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1152 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 712
[NR-eGR] #PG Blockages       : 1152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 533 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1630.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5218 
[NR-eGR]  Metal2   (2V)          8095   7876 
[NR-eGR]  Metal3   (3H)          7461     58 
[NR-eGR]  Metal4   (4V)            11      0 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        15566  13152 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5289um
[NR-eGR] Total length: 15566um, number of vias: 13152
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.17 seconds, mem = 1582.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:17, real = 0: 0:17, mem = 1575.2M **

Optimization is working on the following views:
  Setup views: AnalysisView_WC AnalysisView_BC 
  Hold  views: AnalysisView_WC AnalysisView_BC 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.09 (MB), peak = 1339.07 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1577.1M, init mem=1577.1M)
*info: Placed = 3751          
*info: Unplaced = 0           
Placement Density:46.53%(22408/48154)
Placement Density (including fixed std cells):46.53%(22408/48154)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1577.1M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1577.1M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Nov  9 21:59:05 2023
#
#Generating timing data, please wait...
#4029 total nets, 529 already routed, 529 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
#OPT Pruned View (First enabled view): AnalysisView_WC
#Default setup view is reset to AnalysisView_WC.
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1332.88 (MB), peak = 1377.45 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 19.80ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.24 (MB), peak = 1377.45 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1341.19 (MB), peak = 1377.45 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.21 (MB), peak = 1377.45 (MB)
#Current view: AnalysisView_WC AnalysisView_BC 
#Current enabled view: AnalysisView_WC AnalysisView_BC 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1340.71 (MB), peak = 1377.45 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance SE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance SE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4595)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Start routing data preparation on Thu Nov  9 21:59:09 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4589 nets.
#Voltage range [0.900 - 1.320] has 3 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.24 (MB), peak = 1385.25 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1359.32 (MB), peak = 1385.25 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.02 (MB), peak = 1385.25 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
#Total number of routable nets = 529.
#Total number of nets in the design = 4595.
#529 routable nets do not have any wires.
#529 nets will be global routed.
#
#Finished routing data preparation on Thu Nov  9 21:59:14 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.52 (MB)
#Total memory = 1360.55 (MB)
#Peak memory = 1385.25 (MB)
#
#
#Start global routing on Thu Nov  9 21:59:14 2023
#
#
#Start global routing initialization on Thu Nov  9 21:59:14 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Nov  9 21:59:14 2023
#
#Start routing resource analysis on Thu Nov  9 21:59:14 2023
#
#Routing resource analysis is done on Thu Nov  9 21:59:14 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         453        3758       78961    86.58%
#  Metal2         V         643        3357       78961    82.59%
#  Metal3         H         775        3436       78961    81.14%
#  Metal4         V         741        3259       78961    80.98%
#  Metal5         H         776        3435       78961    81.12%
#  Metal6         V         741        3259       78961    80.98%
#  Metal7         H         776        3435       78961    81.12%
#  Metal8         V         741        3259       78961    80.98%
#  Metal9         H         776        3435       78961    81.12%
#  Metal10        V         295        1304       78961    80.98%
#  Metal11        H         308        1376       78961    81.12%
#  --------------------------------------------------------------
#  Total                   7025      82.47%      868571    81.70%
#
#
#
#
#Global routing data preparation is done on Thu Nov  9 21:59:14 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.04 (MB), peak = 1385.25 (MB)
#
#
#Global routing initialization is done on Thu Nov  9 21:59:14 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.12 (MB), peak = 1385.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1399.28 (MB), peak = 1411.62 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.37 (MB), peak = 1411.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.54 (MB), peak = 1411.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
#Total number of routable nets = 529.
#Total number of nets in the design = 4595.
#
#529 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             529  
#-----------------------------
#        Total             529  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             529  
#-----------------------------
#        Total             529  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.26 |              0.52 |   300.95   369.36   328.31   396.72 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     0.26 | (Metal1)     0.52 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 14538 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 31 um.
#Total wire length on LAYER Metal2 = 10582 um.
#Total wire length on LAYER Metal3 = 3916 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6747
#Up-Via Summary (total 6747):
#           
#-----------------------
# Metal1           5255
# Metal2           1490
# Metal3              2
#-----------------------
#                  6747 
#
#Total number of involved regular nets 116
#Maximum src to sink distance  503.0
#Average of max src_to_sink distance  23.2
#Average of ave src_to_sink distance  17.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 32.44 (MB)
#Total memory = 1392.98 (MB)
#Peak memory = 1411.62 (MB)
#
#Finished global routing on Thu Nov  9 21:59:15 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.69 (MB), peak = 1411.62 (MB)
#Start Track Assignment.
#Done with 989 horizontal wires in 9 hboxes and 3443 vertical wires in 9 hboxes.
#Done with 131 horizontal wires in 9 hboxes and 571 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        20.79 	 20.35%  	  0.00% 	 20.35%
# Metal2     10777.66 	  0.01%  	  0.00% 	  0.00%
# Metal3      3889.24 	  0.06%  	  0.00% 	  0.02%
# Metal4        10.15 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       14697.84  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 14824 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 10944 um.
#Total wire length on LAYER Metal3 = 3850 um.
#Total wire length on LAYER Metal4 = 10 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6747
#Up-Via Summary (total 6747):
#           
#-----------------------
# Metal1           5255
# Metal2           1490
# Metal3              2
#-----------------------
#                  6747 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.97 (MB), peak = 1411.62 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1384.76 (MB), peak = 1411.62 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.16 (MB)
#Total memory = 1393.34 (MB)
#Peak memory = 1411.62 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 135 horizontal wires in 9 hboxes and 381 vertical wires in 9 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#11x11 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 13 hboxes with single thread on machine with  Xeon 2.30GHz 46080KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 529 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:03, elapsed time = 00:00:03 .
#   Increased memory =    42.72 (MB), total memory =  1436.20 (MB), peak memory =  1436.25 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.85 (MB), peak = 1436.26 (MB)
#RC Statistics: 7189 Res, 4623 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.33, Avg V/H Edge Length: 1008.73 (4706), Avg L-Edge Length: 8787.19 (1111)
#Register nets and terms for rcdb /tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 9844 nodes, 9315 edges, and 0 xcaps
#6 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1738.234M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell risc_v_Pad_Frame has rcdb /tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d specified
Cell risc_v_Pad_Frame, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 1714.234M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 22.04 (MB)
#Total memory = 1404.01 (MB)
#Peak memory = 1436.26 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1416.63 (MB), peak = 1452.57 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.63 (MB), peak = 1452.57 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.26 (MB), peak = 1452.57 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 9999999562023526247432192.000000 (early)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.41 (MB), peak = 1452.57 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 529
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1382.6M)
risc_v_Pad_Frame
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1393.4M, current mem=1393.4M)
Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1393.4M)
Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1393.4M)
risc_v_Pad_Frame
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1393.6M, current mem=1393.6M)
Current (total cpu=0:04:02, real=0:20:52, peak res=1452.6M, current mem=1393.6M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.61 (MB), peak = 1452.57 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 529
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 19 horizontal wires in 9 hboxes and 122 vertical wires in 9 hboxes.
#Done with 6 horizontal wires in 9 hboxes and 58 vertical wires in 9 hboxes.
#Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        20.39 	 20.75%  	  0.00% 	 20.75%
# Metal2     10761.32 	  0.01%  	  0.00% 	  0.00%
# Metal3      3884.64 	  0.03%  	  0.00% 	  0.02%
# Metal4        10.15 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       14676.50  	  0.04% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 14819 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 20 um.
#Total wire length on LAYER Metal2 = 10943 um.
#Total wire length on LAYER Metal3 = 3846 um.
#Total wire length on LAYER Metal4 = 10 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6747
#Up-Via Summary (total 6747):
#           
#-----------------------
# Metal1           5255
# Metal2           1490
# Metal3              2
#-----------------------
#                  6747 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.64 (MB), peak = 1452.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 49.07 (MB)
#Total memory = 1391.63 (MB)
#Peak memory = 1452.57 (MB)
#Start reading timing information from file .timing_file_23637.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 8 ports, 3775 instances from timing file .timing_file_23637.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:00, memory = 1415.34 (MB)
#    completing 20% with 6 violations
#    elapsed time = 00:00:04, memory = 1434.94 (MB)
#    completing 30% with 6 violations
#    elapsed time = 00:00:04, memory = 1435.09 (MB)
#    completing 40% with 11 violations
#    elapsed time = 00:00:06, memory = 1436.07 (MB)
#    completing 50% with 11 violations
#    elapsed time = 00:00:07, memory = 1436.11 (MB)
#    completing 60% with 11 violations
#    elapsed time = 00:00:07, memory = 1436.12 (MB)
#    completing 70% with 23 violations
#    elapsed time = 00:00:10, memory = 1437.34 (MB)
#    completing 80% with 23 violations
#    elapsed time = 00:00:10, memory = 1437.34 (MB)
#    completing 90% with 29 violations
#    elapsed time = 00:00:13, memory = 1438.62 (MB)
#    completing 100% with 29 violations
#    elapsed time = 00:00:14, memory = 1438.16 (MB)
#   number of violations = 29
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        2       18       20
#	Metal2        4        5        9
#	Totals        6       23       29
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1395.21 (MB), peak = 1452.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1405.56 (MB), peak = 1455.59 (MB)
#Complete Detail Routing.
#Total wire length = 16385 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 276 um.
#Total wire length on LAYER Metal2 = 11610 um.
#Total wire length on LAYER Metal3 = 4498 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7623
#Up-Via Summary (total 7623):
#           
#-----------------------
# Metal1           5387
# Metal2           2236
#-----------------------
#                  7623 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 13.95 (MB)
#Total memory = 1405.58 (MB)
#Peak memory = 1455.59 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1404.60 (MB), peak = 1455.59 (MB)
#CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Nov  9 21:59:44 2023
#
#
#Start Post Route Wire Spread.
#Done with 141 horizontal wires in 18 hboxes and 268 vertical wires in 18 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 16527 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 278 um.
#Total wire length on LAYER Metal2 = 11700 um.
#Total wire length on LAYER Metal3 = 4549 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7623
#Up-Via Summary (total 7623):
#           
#-----------------------
# Metal1           5387
# Metal2           2236
#-----------------------
#                  7623 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1404.27 (MB), peak = 1455.59 (MB)
#CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1404.04 (MB), peak = 1455.59 (MB)
#CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 16527 um.
#Total half perimeter of net bounding box = 6042 um.
#Total wire length on LAYER Metal1 = 278 um.
#Total wire length on LAYER Metal2 = 11700 um.
#Total wire length on LAYER Metal3 = 4549 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7623
#Up-Via Summary (total 7623):
#           
#-----------------------
# Metal1           5387
# Metal2           2236
#-----------------------
#                  7623 
#
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 12.41 (MB)
#Total memory = 1404.04 (MB)
#Peak memory = 1455.59 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:42
#Increased memory = 115.75 (MB)
#Total memory = 1401.27 (MB)
#Peak memory = 1455.59 (MB)
#Number of warnings = 24
#Total number of warnings = 60
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  9 21:59:47 2023
#
#Default setup view is reset to AnalysisView_WC.
#Default setup view is reset to AnalysisView_WC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1381.70 (MB), peak = 1455.59 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 11 warning(s), 0 error(s)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  9 22:00:49 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    20 total info(s) created.
End Summary

End Time: Thu Nov  9 22:00:49 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 20 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> saveDesign risc_v_Pad_Frame_without_clock.enc
#% Begin save design ... (date=11/09 22:03:14, mem=1387.2M)
% Begin Save ccopt configuration ... (date=11/09 22:03:14, mem=1387.2M)
% End Save ccopt configuration ... (date=11/09 22:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.1M, current mem=1388.1M)
% Begin Save netlist data ... (date=11/09 22:03:14, mem=1388.1M)
Writing Binary DB to risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/09 22:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.2M, current mem=1388.2M)
Saving symbol-table file ...
Saving congestion map file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
% Begin Save AAE data ... (date=11/09 22:03:15, mem=1388.8M)
Saving AAE Data ...
AAE DB initialization (MEM=1717.16 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/09 22:03:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.9M, current mem=1389.9M)
Saving preference file risc_v_Pad_Frame_without_clock.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/09 22:03:15, mem=1392.8M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=11/09 22:03:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.2M, current mem=1393.2M)
Saving PG file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Thu Nov  9 22:03:15 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1717.7M) ***
Saving Drc markers ...
... 20 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/09 22:03:16, mem=1393.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.3M, current mem=1393.3M)
% Begin Save routing data ... (date=11/09 22:03:16, mem=1393.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1717.7M) ***
% End Save routing data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.6M, current mem=1393.6M)
Saving property file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1720.7M) ***
#Saving pin access data to file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.apa ...
#
Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.techData.gz' ...
Saving preRoute extraction data in directory 'risc_v_Pad_Frame_without_clock.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/09 22:03:16, mem=1395.6M)
% End Save power constraints data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.7M, current mem=1395.7M)
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
RC_Extraction_WC RC_Extraction_BC
Generated self-contained design risc_v_Pad_Frame_without_clock.enc.dat
#% End save design ... (date=11/09 22:03:17, total cpu=0:00:01.0, real=0:00:03.0, peak res=1398.6M, current mem=1398.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:05:02.9/0:25:15.7 (0.2), mem = 1757.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1748.6M)
Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1748.602M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1766.96 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1766.96)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1822.07 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1785.46 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:05 mem=1785.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.12 sec
Total Real time: 3.0 sec
Total Memory Usage: 1750.875 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.4 (0.6), totSession cpu/real = 0:05:05.0/0:25:19.1 (0.2), mem = 1750.9M
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:05:09.1/0:25:46.1 (0.2), mem = 1750.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1714.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1728.85)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1777.41 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1777.41 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:11 mem=1777.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.69 sec
Total Real time: 2.0 sec
Total Memory Usage: 1703.796875 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:10.8/0:25:47.8 (0.2), mem = 1703.8M
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
*** timeDesign #3 [begin] : totSession cpu/real = 0:05:22.0/0:29:02.3 (0.2), mem = 1703.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1703.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1718.38)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1782.21 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1782.21 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:24 mem=1782.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.77 sec
Total Real time: 3.0 sec
Total Memory Usage: 1750.625 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:01.8/0:00:03.1 (0.6), totSession cpu/real = 0:05:23.8/0:29:05.4 (0.2), mem = 1750.6M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:05:29.9/0:30:31.4 (0.2), mem = 1750.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1722.0M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1735.59)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1784.15 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1784.15 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:31 mem=1784.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.66 sec
Total Real time: 1.0 sec
Total Memory Usage: 1711.539062 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:05:31.6/0:30:33.1 (0.2), mem = 1711.5M
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #5 [begin] : totSession cpu/real = 0:05:35.8/0:31:01.0 (0.2), mem = 1711.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1711.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1726.12)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1785.96 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1785.96 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:05:37 mem=1786.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.81 sec
Total Real time: 4.0 sec
Total Memory Usage: 1759.375 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:01.8/0:00:03.2 (0.6), totSession cpu/real = 0:05:37.6/0:31:04.2 (0.2), mem = 1759.4M
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #6 [begin] : totSession cpu/real = 0:05:38.3/0:31:08.9 (0.2), mem = 1759.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1759.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 2.0 sec
Total Memory Usage: 1759.539062 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:00.5/0:00:01.8 (0.3), totSession cpu/real = 0:05:38.8/0:31:10.7 (0.2), mem = 1759.5M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #7 [begin] : totSession cpu/real = 0:05:40.4/0:32:06.9 (0.2), mem = 1759.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1730.9M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1744.5)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1793.07 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1793.07 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:42 mem=1793.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.67 sec
Total Real time: 2.0 sec
Total Memory Usage: 1721.453125 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:42.1/0:32:08.6 (0.2), mem = 1721.5M
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #8 [begin] : totSession cpu/real = 0:05:49.2/0:32:56.6 (0.2), mem = 1723.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1721.4M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1733.95)
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1797.78 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1797.78 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:51 mem=1797.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.67 sec
Total Real time: 2.0 sec
Total Memory Usage: 1726.164062 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:50.9/0:32:58.2 (0.2), mem = 1726.2M
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  9 22:13:47 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    20 total info(s) created.
End Summary

End Time: Thu Nov  9 22:13:47 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 20 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
 *** Starting Verify DRC (MEM: 1728.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:13.8  ELAPSED TIME: 14.00  MEM: 11.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: risc_v_Pad_Frame.antenna.rpt
LEF Macro File: risc_v_Pad_Frame.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 24.055M)

<CMD> verifyEndCap

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> verifyACLimit -report risc_v_Pad_Frame.aclimit.rpt -toggle 1.0 -error 1000
**WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
Using default Delay Calculation Engine.

******** Start: verifyACLimit ********
Start Time: Thu Nov  9 22:18:10 2023


QRCTech file: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch

LayerMapping file: VAC_LayerMap_23637.txt
**ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
<CMD> verifyMetalDensity -report risc_v_Pad_Frame.density.rpt

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   1

Densities of non-overlapping windows have been saved in FE DB.

A total of 238 density violation(s).
Windows < Min. Density = 238
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 1.00
     (CPU Time: 0:00:00.9  MEM: 18.578M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Thu Nov  9 22:19:22 2023

Check all 6 Power/Ground nets
*** Checking Net VDD1
*** Checking Net VSS1
*** Checking Net VDDIOR1
*** Checking Net VSSIOR1
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 6 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov  9 22:19:22 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  9 22:20:10 2023

Design Name: risc_v_Pad_Frame
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
Net VDD: has special routes with opens.
Net VSS: has special routes with opens.

Begin Summary 
    20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    20 total info(s) created.
End Summary

End Time: Thu Nov  9 22:20:10 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 20 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Thu Nov  9 22:23:08 2023

Check all 6 Power/Ground nets
*** Checking Net VDD1
*** Checking Net VSS1
*** Checking Net VDDIOR1
*** Checking Net VSSIOR1
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 6 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov  9 22:23:08 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.004M)

<CMD> reportCongestArea
# Options: -step 3 -cutoffRatio 0.010000 -cutoffValue -2 -cutoffArea 0 -num 10 -mode average 
#There's no congestion worse than -2 to report in the vertical direction.
#There's no congestion worse than -2 to report in the horizontal direction.
<CMD> report_area
<CMD> report_power

Power Net Detected:
        Voltage	    Name
             0V	    VSSIOR1
             0V	    VSS1
           0.9V	    VDDIOR1
           0.9V	    VDD1
             0V	    VSS
           0.9V	    VDD
Using Power View: AnalysisView_WC.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1786.76)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
siFlow : Timing analysis mode is single, using late cdB files
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4032
AAE_INFO-618: Total number of nets in the design is 4595,  87.7 percent of the nets selected for SI analysis
Total number of fetched objects 4032
AAE_INFO-618: Total number of nets in the design is 4595,  87.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1888.21 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1851.59 CPU=0:00:01.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1851.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1851.6M)
Starting SI iteration 2
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1809.59)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 4032
AAE_INFO-618: Total number of nets in the design is 4595,  6.2 percent of the nets selected for SI analysis
Total number of fetched objects 4032
AAE_INFO-618: Total number of nets in the design is 4595,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1857.8 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1857.8 CPU=0:00:00.5 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSSIOR1
             0V	    VSS1
           0.9V	    VDDIOR1
           0.9V	    VDD1
             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1516.96MB/3260.68MB/1516.98MB)

Begin Processing Timing Window Data for Power Calculation

My_CLK(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.32MB/3260.68MB/1517.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.40MB/3260.68MB/1517.40MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Nov-09 23:00:08 (2023-Nov-09 23:00:08 GMT)
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 10%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 20%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 30%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 40%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 50%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 60%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 70%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 80%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 90%

Finished Levelizing
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)

Starting Activity Propagation
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 10%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 20%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 30%
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 40%

Finished Activity Propagation
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.66MB/3260.68MB/1517.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)
 ... Calculating switching power
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 10%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 20%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 30%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 40%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 50%
 ... Calculating internal and leakage power
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 60%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 70%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 80%
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT): 90%

Finished Calculating power
2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.79MB/3268.69MB/1518.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.79MB/3268.69MB/1518.84MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.84MB/3268.69MB/1518.85MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1518.86MB/3268.69MB/1518.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Nov-09 23:00:09 (2023-Nov-09 23:00:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: risc_v_Pad_Frame
*
*	Liberty Libraries used:
*	        AnalysisView_WC: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib
*	        AnalysisView_WC: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/slow_vdd1v0_multibitsDFF.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  21 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance pad_tx (PADDO) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_i1 (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_ior (PADVDDIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_i1 (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_ior (PADVSSIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance NE (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance NW (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance SE (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance SW (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_dummy (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_dummy2 (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_dummy3 (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_dummy (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_dummy2 (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_dummy3 (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_ior_dummy (PADVDDIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_ior_dummy2 (PADVDDIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vdd_ior_dummy3 (PADVDDIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_ior_dummy (PADVSSIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance pad_vss_ior_dummy2 (PADVSSIOR) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (EMS-27): Message (VOLTUS_POWR-2152) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.60378574 	   82.5959%
Total Switching Power:       0.12680639 	   17.3467%
Total Leakage Power:         0.00041959 	    0.0574%
Total Power:                 0.73101172
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5842    0.007646   0.0003622      0.5922       81.01
Macro                                  0      0.1152           0      0.1152       15.76
IO                                     0           0           0           0           0
Combinational                    0.01963    0.003969   5.734e-05     0.02366       3.236
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6038      0.1268   0.0004196       0.731         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6038      0.1268   0.0004196       0.731         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                   pad_clk (PADDI):           0.1051
*              Highest Leakage Power:       risc_v_top_i_g41641 (CLKINVX20):        4.954e-07
*                Total Cap:      2.48942e-12 F
*                Total instances in design:  3775
*                Total instances in design with no power:    21
*                Total instances in design with no activty:    20

*                Total Fillers and Decap:    21
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1519.89MB/3268.69MB/1519.95MB)

<CMD> report_area
<CMD> report_power
Using Power View: AnalysisView_WC.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1519.97MB/3268.69MB/1519.97MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Nov-09 23:00:41 (2023-Nov-09 23:00:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: risc_v_Pad_Frame
*
*	Liberty Libraries used:
*	        AnalysisView_WC: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib
*	        AnalysisView_WC: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/slow_vdd1v0_multibitsDFF.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  21 instances have no static power
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.60378574 	   82.5959%
Total Switching Power:       0.12680639 	   17.3467%
Total Leakage Power:         0.00041959 	    0.0574%
Total Power:                 0.73101172
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5842    0.007646   0.0003622      0.5922       81.01
Macro                                  0      0.1152           0      0.1152       15.76
IO                                     0           0           0           0           0
Combinational                    0.01963    0.003969   5.734e-05     0.02366       3.236
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6038      0.1268   0.0004196       0.731         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6038      0.1268   0.0004196       0.731         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                   pad_clk (PADDI):           0.1051
*              Highest Leakage Power:       risc_v_top_i_g41641 (CLKINVX20):        4.954e-07
*                Total Cap:      2.48942e-12 F
*                Total instances in design:  3775
*                Total instances in design with no power:    21
*                Total instances in design with no activty:    20

*                Total Fillers and Decap:    21
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1519.97MB/3268.69MB/1519.97MB)

<CMD> selectInst SE
<CMD> setDrawView place
<CMD> zoomBox -121.71550 136.01550 921.71500 1016.11450
<CMD> setDrawView fplan
<CMD> zoomBox -121.71550 -40.00450 921.71500 840.09450
<CMD> zoomBox -48.01400 20.53550 838.90200 768.62000
<CMD> zoomBox -9.63500 93.16400 744.24400 729.03600
<CMD> zoomBox 22.98750 154.89800 663.78500 695.38950
<CMD> zoomBox -9.63500 93.16350 744.24450 729.03600
<CMD> zoomBox -48.01500 20.53500 838.90250 768.62050
<CMD> zoomBox -93.16750 -64.91100 950.26500 815.19000
<CMD> zoomBox -146.28850 -165.43500 1081.27950 869.97800
<CMD> zoomBox -48.01600 20.53400 838.90250 768.62050
<CMD> zoomBox 94.31900 289.88600 487.85050 621.81700
<CMD> zoomBox 111.34850 322.11200 445.85000 604.25300
<CMD> zoomBox 124.07050 344.83050 408.39700 584.65050
<CMD> zoomBox 144.07600 380.55500 349.50200 553.82500
<CMD> zoomBox 176.51750 438.48750 253.99500 503.83700
<CMD> zoomBox 181.96900 448.22200 237.94650 495.43700
<CMD> zoomBox 173.05100 432.29700 264.20050 509.17850
<CMD> zoomBox 151.88700 394.50550 326.50150 541.78700
<CMD> zoomBox 96.37750 295.38100 489.91450 627.31650
<CMD> zoomBox 134.88150 364.13850 376.56250 567.98850
<CMD> zoomBox 168.97100 425.01300 276.20650 515.46250
<CMD> zoomBox 184.09650 452.02250 231.67800 492.15600
<CMD> zoomBox 173.04700 432.29400 264.20000 509.17850
<CMD> zoomBox 168.96800 425.01050 276.20700 515.46300
<CMD> zoomBox 134.87600 364.13300 376.56800 567.99200
<CMD> zoomBox 78.75950 263.92550 541.76650 654.45650
<CMD> zoomBox 58.04200 226.93000 602.75600 686.37850
<CMD> zoomBox -68.42950 1.08850 975.07200 881.24750
<CMD> zoomBox -400.15650 -591.28100 1951.63400 1392.37650
<CMD> zoomBox -946.19350 -1566.34700 3559.09900 2233.71850
<CMD> zoomBox -1147.78500 -1926.33200 4152.55950 2544.33350
<CMD> zoomBox -3367.26400 -5889.68700 10686.43250 5964.14250
<CMD> zoomBox -2832.75100 -4935.19900 9112.89100 5140.55600
<CMD> zoomBox -2378.41500 -4123.88450 7775.38100 4440.50750
<CMD> zoomBox -1798.84100 -2807.99600 5537.27700 3379.77750
<CMD> zoomBox -1380.09900 -1857.26650 3920.24650 2613.40000
<CMD> zoomBox -1216.56300 -1485.96800 3288.73050 2314.09850
<CMD> zoomBox -1038.21650 -1178.23250 2791.28300 2051.82400
<CMD> zoomBox -886.62200 -916.65750 2368.45250 1828.89050
<CMD> zoomBox -555.14150 -344.69150 1443.88150 1341.41850
<CMD> zoomBox -408.74450 -92.08500 1035.54950 1126.12950
<CMD> zoomBox -351.57100 6.56800 876.07950 1042.05050
<CMD> zoomBox -302.97300 90.42250 740.53000 970.58300
<CMD> zoomBox -302.97300 2.40650 740.53000 882.56700
<CMD> zoomBox -178.03650 35.00750 708.94150 783.14400
<CMD> zoomBox 18.42700 86.27300 659.26850 626.80150
<CMD> zoomBox 52.25150 145.96300 596.96700 605.41250
<CMD> fit
<CMD> zoomSelected -margin 50
<CMD> fit
<CMD> setDrawView place
<CMD> zoomBox -55.30300 17.29600 831.61300 765.38050
<CMD> zoomBox -121.71600 -40.00500 921.71500 840.09450
<CMD> zoomBox 1.14700 66.00150 755.02600 701.87350
<CMD> zoomBox 179.09800 219.53900 513.59800 501.67850
<CMD> zoomBox 200.38850 237.90800 484.71350 477.72700
<CMD> zoomBox 275.53050 302.74100 382.76450 393.18950
<CMD> zoomBox 297.27950 321.50650 353.25700 368.72150
<CMD> zoomBox 288.15650 313.63450 365.63450 378.98450
<CMD> zoomBox 282.35500 308.62900 373.50550 385.51150
<CMD> zoomBox 275.52950 302.74000 382.76550 393.19000
<CMD> zoomBox 258.05200 287.66050 406.47650 412.85150
<CMD> zoomBox 239.38200 276.54650 413.99900 423.83000
<CMD> zoomBox 259.81400 291.69250 408.23850 416.88350
<CMD> zoomBox 277.18150 304.56700 403.34200 410.97900
<CMD> zoomBox 291.94350 315.51000 399.18000 405.96050
<CMD> zoomBox 315.15700 332.71800 392.63550 398.06850
<CMD> zoomBox 324.22250 339.43850 390.07950 394.98650
<CMD> zoomBox 335.09800 349.62800 382.67950 389.76150
<CMD> zoomBox 342.95500 356.99000 377.33300 385.98650
<CMD> zoomBox 346.02350 359.86450 375.24500 384.51200
<CMD> zoomBox 348.63150 362.30850 373.47000 383.25900
<CMD> zoomBox 350.84850 364.38600 371.96150 382.19400
<CMD> zoomBox 348.63150 362.30850 373.47000 383.25900
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1515.1M, totSessionCpu=0:20:21 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -combine_mmmc                     early_late_corner
setDelayCalMode -computeIrms                      false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -sgs2set                          {}
setDelayCalMode -SIAware                          true
setDelayCalMode -siMode                           opt_signoff
setDelayCalMode -socv_accuracy_mode               low
setOptMode -fixCap                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setPlaceMode -place_design_floorplan_mode         false
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -skew                             true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true
setRouteMode -earlyGlobalRouteSecondPG            false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.9M, totSessionCpu=0:20:21 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:20:21.1/2:14:22.6 (0.2), mem = 1823.8M
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE DB initialization (MEM=1838.21 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1483.8M, totSessionCpu=0:20:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1818.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2607 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 319132
[NR-eGR] #PG Blockages       : 2607
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 533 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 529
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 529 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.469916e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)          2165  5958 
[NR-eGR]  Metal2   (2V)          8176  3274 
[NR-eGR]  Metal3   (3H)          5386    70 
[NR-eGR]  Metal4   (4V)            16     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        15744  9302 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5288um
[NR-eGR] Total length: 15744um, number of vias: 9302
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 1841.55 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1834.555M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1832.55 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1847.88)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 4032
Total number of fetched objects 4032
End delay calculation. (MEM=1926.33 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1889.71 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:20:25 mem=1889.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    523 (1456)    |   -2.224   |    537 (1703)    |
|   max_fanout   |      3 (3)       |     0      |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1537.6M, totSessionCpu=0:20:25 **
*** InitOpt #1 [finish] : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:20:25.4/2:14:27.0 (0.2), mem = 1863.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1863.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1863.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:20:25.5/2:14:27.1 (0.2), mem = 1863.0M
Updated routing constraints on 0 nets.
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:20:26.0/2:14:27.6 (0.2), mem = 2066.1M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:20:26.4/2:14:27.9 (0.2), mem = 2082.1M
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 3751 instances

=======================================================================
                Simplify Netlist Deleted Flops Summary
=======================================================================
*summary: 3519 instances (flops) removed.
*info: detailed reasons for deleted flops and flop pins are generated in files below

*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:20:28.5/2:14:30.0 (0.2), mem = 1989.2M

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000


Optimization is working on the following views:
  Setup views: AnalysisView_BC 
  Hold  views: AnalysisView_BC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:20:28.5/2:14:30.1 (0.2), mem = 2027.3M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+---------------+---------+-------------+
|   0.000|   0.000|    0.00%|   0:00:00.0| 2046.4M|AnalysisView_BC|       NA| NA          |
+--------+--------+---------+------------+--------+---------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:29.7/2:14:31.2 (0.2), mem = 1987.3M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:20:29.7/2:14:31.3 (0.2), mem = 2044.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.00%|        -|   0.000|   0.000|   0:00:00.0| 2046.6M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.00
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:20:30.6/2:14:32.2 (0.2), mem = 2046.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1989.50M, totSessionCpu=0:20:31).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:20:30.7/2:14:32.2 (0.2), mem = 1989.5M
Warning: No placeable instances. Skip congRepair.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1989.5M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1652.4M, totSessionCpu=0:20:31 **
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:20:30.7/2:14:32.2 (0.2), mem = 1989.6M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:20:30.7/2:14:32.3 (0.2), mem = 1989.6M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2048.8M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:31.7/2:14:33.3 (0.2), mem = 1989.7M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:20:31.8/2:14:33.3 (0.2), mem = 1989.7M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2049.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2049.0M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:32.9/2:14:34.4 (0.2), mem = 1989.9M
End: GigaOpt Optimization in TNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:20:32.9/2:14:34.5 (0.2), mem = 2047.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.00%|        -|   0.000|   0.000|   0:00:00.0| 2047.1M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
|    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.00
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:20:33 mem=2047.1M) ***
Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2047.1MB
*** Finished refinePlace (0:20:33 mem=2047.1M) ***
*** maximum move = 20.18 um ***
*** Finished re-routing un-routed nets (2047.1M) ***
**ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2070.7M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:20:33.2/2:14:34.8 (0.2), mem = 2070.7M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1990.66M, totSessionCpu=0:20:33).
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1979.05)
Total number of fetched objects 10
Total number of fetched objects 10
End delay calculation. (MEM=2007.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2007.09 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:20:33.4/2:14:35.0 (0.2), mem = 2007.1M
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%| 0:00:00.0|  2058.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2058.2M) ***

*** DrvOpt #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:34.2/2:14:35.8 (0.2), mem = 1981.1M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 7 nets : 

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1967.641M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1967.65)
Total number of fetched objects 10
Total number of fetched objects 10
End delay calculation. (MEM=1994.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1994.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:34 mem=1994.9M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2607 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 736
[NR-eGR] #PG Blockages       : 2607
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1994.95 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1651.5M, totSessionCpu=0:20:35 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1652.1M, totSessionCpu=0:20:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1861.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
ERROR     IMPESI-2221          2  No driver %s is found in the delay stage...
WARNING   IMPSP-2022           1  No instances to legalize %s              
WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
*** Message Summary: 15 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:13.9/0:00:15.4 (0.9), totSession cpu/real = 0:20:34.9/2:14:37.9 (0.2), mem = 1861.4M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1535.7M, totSessionCpu=0:20:37 **
GigaOpt running with 1 threads.
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -combine_mmmc                     early_late_corner
setDelayCalMode -computeIrms                      false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -sgs2set                          {}
setDelayCalMode -siMode                           opt_signoff
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                      { AnalysisView_WC AnalysisView_BC }
setOptMode -autoSetupViews                        { AnalysisView_BC AnalysisView_WC}
setOptMode -autoTDGRSetupViews                    { AnalysisView_BC}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -setupTargetSlack                      0
setPlaceMode -place_design_floorplan_mode         false
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -skew                             true
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true
setRouteMode -earlyGlobalRouteSecondPG            false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:20:37.2/2:14:52.3 (0.2), mem = 1862.2M
*** InitOpt #2 [begin] : totSession cpu/real = 0:20:37.2/2:14:52.3 (0.2), mem = 1862.2M
Turning off fast DC mode.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1520.2M, totSessionCpu=0:20:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1863.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2081.38)
Total number of fetched objects 10
Total number of fetched objects 10
End delay calculation. (MEM=2061.72 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2061.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:39 mem=2061.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1652.7M, totSessionCpu=0:20:39 **
*** InitOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:20:39.4/2:14:54.4 (0.2), mem = 1973.0M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:20:39.4/2:14:54.5 (0.2), mem = 1973.0M
Updated routing constraints on 0 nets.
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:39.5/2:14:54.5 (0.2), mem = 1973.0M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1973.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1973.0M) ***
*** Starting optimizing excluded clock nets MEM= 1973.0M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1973.0M) ***
Begin: GigaOpt high fanout net optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:20:39.5/2:14:54.6 (0.2), mem = 1973.0M
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:20:39.8/2:14:54.8 (0.2), mem = 1973.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:20:39.8/2:14:54.8 (0.2), mem = 2008.3M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+---------------+---------+-------------+
|   0.000|   0.000|    0.00%|   0:00:00.0| 2046.5M|AnalysisView_WC|       NA| NA          |
+--------+--------+---------+------------+--------+---------------+---------+-------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:40.9/2:14:55.9 (0.2), mem = 1987.4M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:20:41.0/2:14:56.0 (0.2), mem = 2021.5M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2059.7M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:42.0/2:14:57.0 (0.2), mem = 1987.6M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:20:42.0/2:14:57.0 (0.2), mem = 1987.6M
*info: 4 io nets excluded
*info: 1 clock net excluded
*info: 3 multi-driver nets excluded.
*info: 1123 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2046.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2046.9M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:43.1/2:14:58.1 (0.2), mem = 1987.8M
End: GigaOpt Optimization in TNS mode
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:20:43.2/2:14:58.2 (0.2), mem = 2045.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 0.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.00%|        -|   0.083|   0.000|   0:00:00.0| 2045.0M|
|    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
|    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
|    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
|    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
|    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 0.00
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:20:43 mem=2045.0M) ***
Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2045.0MB
*** Finished refinePlace (0:20:43 mem=2045.0M) ***
*** maximum move = 20.18 um ***
*** Finished re-routing un-routed nets (2045.0M) ***
**ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2068.6M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:20:43.4/2:14:58.4 (0.2), mem = 2068.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1988.54M, totSessionCpu=0:20:43).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:20:44 mem=1988.5M) ***
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1988.5MB
*** Finished refinePlace (0:20:44 mem=1988.5M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 2607 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 736
[NR-eGR] #PG Blockages       : 2607
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)          1688  4472 
[NR-eGR]  Metal2   (2V)          5939  2227 
[NR-eGR]  Metal3   (3H)          3129    62 
[NR-eGR]  Metal4   (4V)           334    12 
[NR-eGR]  Metal5   (5H)           323     8 
[NR-eGR]  Metal6   (6V)             0     8 
[NR-eGR]  Metal7   (7H)             0     8 
[NR-eGR]  Metal8   (8V)             0     8 
[NR-eGR]  Metal9   (9H)             0     8 
[NR-eGR]  Metal10  (10V)            0     8 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        11412  6821 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 0um
[NR-eGR] Total length: 11412um, number of vias: 6821
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 1992.08 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1981.082M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:20:43.9/2:14:58.9 (0.2), mem = 2000.2M
Updated routing constraints on 0 nets.
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:44.0/2:14:59.0 (0.2), mem = 2000.2M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1998.16 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1998.16)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10
Total number of fetched objects 10
End delay calculation. (MEM=2035.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2016.66 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:20:44.2/2:14:59.3 (0.2), mem = 2016.7M
Info: 4 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%| 0:00:00.0|  2067.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2067.0M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:20:44.4/2:14:59.5 (0.2), mem = 1997.9M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 7 nets : 

Active setup views:
 AnalysisView_BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design risc_v_Pad_Frame.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1984.473M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: risc_v_Pad_Frame
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1984.48)
Total number of fetched objects 10
Total number of fetched objects 10
End delay calculation. (MEM=2012.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2012.52 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:45 mem=2012.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1656.7M, totSessionCpu=0:20:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1657.4M, totSessionCpu=0:20:45 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:07.6/0:00:09.1 (0.8), totSession cpu/real = 0:20:44.8/2:15:01.3 (0.2), mem = 1985.9M
<CMD> report_net
+-----------------------------------------------------------------------------+ 
|  Net Name | Sources | Sinks | Bidis |   Wireload    |  Wire |  Wire | Total | 
|           |         |       |       |     Model     |  Cap  |  Res  |  Cap  | 
|-----------+---------+-------+-------+---------------+-------+-------+-------| 
|   rx_w    |       1 |     0 |     0 |     None      | 0.008 | 0.000 | 0.008 | 
| reset_n_w |       1 |     0 |     0 |     None      | 0.063 | 0.000 | 0.063 | 
|   clk_w   |       1 |     0 |     0 |     None      | 0.508 | 0.000 | 0.508 | 
|    tx     |       1 |     1 |     0 | Detailed Spef | 0.019 | 0.000 | 0.024 | 
|    rx     |       1 |     0 |     1 | Detailed Spef | 0.020 | 0.000 | 0.020 | 
|  reset_n  |       1 |     0 |     1 | Detailed Spef | 0.020 | 0.000 | 0.020 | 
|    clk    |       1 |     0 |     1 | Detailed Spef | 0.019 | 0.000 | 0.019 | 
|  VSSIOR1  |       0 |     0 |     1 |     None      | 0.000 | 0.000 | 0.005 | 
|  VDDIOR1  |       0 |     0 |     1 |     None      | 0.000 | 0.000 | 0.005 | 
|   VSS1    |       0 |     0 |     1 |     None      | 0.000 | 0.000 | 0.005 | 
|   VDD1    |       0 |     0 |     1 |     None      | 0.000 | 0.000 | 0.005 | 
+-----------------------------------------------------------------------------+ 
<CMD> summaryReport -outdir summaryReport
Creating directory summaryReport.
Report also saved in file summaryReport/SE.main.htm.ascii
<CMD> summaryReport -noHtml -outfile summaryReport.rpt
Report saved in file summaryReport.rpt
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
child process exited abnormally
<CMD> deselectAll
<CMD> selectMarker 240.0000 360.0000 360.0000 480.0000 1 6 0
<CMD> zoomBox 352.54950 366.00350 367.80350 378.86950
<CMD> zoomBox 354.95550 368.27250 364.32350 376.17400
<CMD> zoomBox 356.01750 369.27400 362.78650 374.98350
<CMD> zoomBox 356.43250 369.66550 362.18600 374.51850
<CMD> zoomBox 357.34000 370.52100 360.87400 373.50200
<CMD> zoomBox 357.55650 370.72500 360.56050 373.25900
<CMD> zoomBox 358.02950 371.17150 359.87500 372.72800
<CMD> zoomBox 358.14250 371.27800 359.71150 372.60150
<CMD> zoomBox 357.73900 370.89750 360.29450 373.05300
<CMD> zoomBox 357.33750 370.51900 360.87450 373.50250
<CMD> zoomBox 346.82100 360.60200 376.08100 385.28200
<CMD> zoomBox 321.46900 336.69450 412.74350 413.68150
<CMD> zoomBox 274.68750 292.57850 480.39750 466.08800
<CMD> zoomBox 197.68400 219.96150 591.76000 552.35150
<CMD> zoomBox -336.75300 -284.03350 1364.66250 1151.05450
<CMD> zoomBox -1485.40450 -1367.25550 3025.84400 2437.83400
<CMD> zoomBox -1810.84900 -1674.16200 3496.50250 2802.41400
<CMD> zoomBox -1208.77700 -1106.38500 2625.78450 2127.94100
<CMD> zoomBox -459.49450 -399.78350 1542.17100 1288.55550
<CMD> zoomBox -232.42400 -185.64700 1213.78000 1034.17850
Warning: term A of inst pad_tx is not connect to global special net.
Warning: pg term VSSIOR of inst pad_clk is not connect to global special net.
Warning: pg term VDDIOR of inst pad_clk is not connect to global special net.
Warning: pg term VSSIOR of inst pad_nrst is not connect to global special net.
Warning: pg term VDDIOR of inst pad_nrst is not connect to global special net.
Warning: pg term VSSIOR of inst pad_rx is not connect to global special net.
Warning: pg term VDDIOR of inst pad_rx is not connect to global special net.
Warning: pg term VSSIOR of inst pad_tx is not connect to global special net.
Warning: pg term VDDIOR of inst pad_tx is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_i1 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_i1 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_ior is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_i1 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_i1 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_ior is not connect to global special net.
Warning: pg term VSSIOR of inst NE is not connect to global special net.
Warning: pg term VDDIOR of inst NE is not connect to global special net.
Warning: pg term VSSIOR of inst NW is not connect to global special net.
Warning: pg term VDDIOR of inst NW is not connect to global special net.
Warning: pg term VSSIOR of inst SE is not connect to global special net.
Warning: pg term VDDIOR of inst SE is not connect to global special net.
Warning: pg term VSSIOR of inst SW is not connect to global special net.
Warning: pg term VDDIOR of inst SW is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_dummy is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_dummy is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_dummy2 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_dummy2 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_dummy3 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_dummy3 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_dummy is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_dummy is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_dummy2 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_dummy2 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_dummy3 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_dummy3 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_ior_dummy is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_ior_dummy is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_ior_dummy2 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_ior_dummy2 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vdd_ior_dummy3 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vdd_ior_dummy3 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_ior_dummy is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_ior_dummy is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_ior_dummy2 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_ior_dummy2 is not connect to global special net.
Warning: pg term VSSIOR of inst pad_vss_ior_dummy3 is not connect to global special net.
Warning: pg term VDDIOR of inst pad_vss_ior_dummy3 is not connect to global special net.
<CMD> getCTSMode -engine -quiet
<CMD> saveNetlist risc_v_Pad_Frame_netlist
Writing Netlist "risc_v_Pad_Frame_netlist" ...
<CMD> streamOut ../SavedDesigns/risc_v_Pad_Frame_dm.gds -mapFile /CMC/kits/cadence/GPDK045/gpdk045_v_6_0/soce/streamOut.map -libName DesignLib_risc_v -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
Library name 'DesignLib_risc_v' is too long(>16) in gdWriteLibName.
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 16
**WARN: (IMPOGDS-1178):	The GDSII cell 'M11_M10_VH' is empty.
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    42                            Metal9
    41                              Via8
    40                            Metal8
    39                              Via7
    38                            Metal7
    37                              Via6
    35                            Metal6
    34                              Via5
    33                            Metal5
    10                              Via2
    9                             Metal2
    7                             Metal1
    31                            Metal4
    11                            Metal3
    8                               Via1
    30                              Via3
    32                              Via4


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             24

Ports/Pins                             0

Nets                               16371
    metal layer Metal1              9767
    metal layer Metal2              4567
    metal layer Metal3              1990
    metal layer Metal4                41
    metal layer Metal5                 6

    Via Instances                   9362

Special Nets                         479
    metal layer Metal1               391
    metal layer Metal2                28
    metal layer Metal3                12
    metal layer Metal4                48

    Via Instances                   1064

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

**WARN: (IMPOGDS-1176):	There are 1 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 1888.945M, initial mem = 311.355M) ***
*** Message Summary: 161 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=10:47:19, real=73:59:44, mem=1888.9M) ---
