Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Sep  5 02:19:41 2023
| Host         : VT_MBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.296        0.000                      0                   55        0.264        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.296        0.000                      0                   55        0.264        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.890ns (21.611%)  route 3.228ns (78.389%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.993     9.264    cdiv/clear
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    cdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.890ns (21.611%)  route 3.228ns (78.389%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.993     9.264    cdiv/clear
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    cdiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.890ns (21.611%)  route 3.228ns (78.389%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.993     9.264    cdiv/clear
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    cdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.890ns (21.611%)  route 3.228ns (78.389%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.993     9.264    cdiv/clear
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    14.845    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    cdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.583%)  route 3.051ns (77.417%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.816     9.086    cdiv/clear
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    cdiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.583%)  route 3.051ns (77.417%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.816     9.086    cdiv/clear
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    cdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.583%)  route 3.051ns (77.417%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.816     9.086    cdiv/clear
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    cdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.583%)  route 3.051ns (77.417%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.816     9.086    cdiv/clear
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.524    14.565    cdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.091%)  route 2.964ns (76.909%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.729     9.000    cdiv/clear
    SLICE_X64Y24         FDRE                                         r  cdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.502    14.843    cdiv/clk
    SLICE_X64Y24         FDRE                                         r  cdiv/counter_reg[24]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    cdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.091%)  route 2.964ns (76.909%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  cdiv/counter_reg[15]/Q
                         net (fo=3, routed)           1.164     6.828    cdiv/counter_reg[15]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  cdiv/counter[0]_i_6/O
                         net (fo=1, routed)           0.665     7.617    cdiv/counter[0]_i_6_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.741 f  cdiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.405     8.146    cdiv/counter[0]_i_4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  cdiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.729     9.000    cdiv/clear
    SLICE_X64Y24         FDRE                                         r  cdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.502    14.843    cdiv/clk
    SLICE_X64Y24         FDRE                                         r  cdiv/counter_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    cdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.380%)  route 0.162ns (43.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.465    cdiv/clk
    SLICE_X64Y24         FDRE                                         r  cdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  cdiv/counter_reg[24]/Q
                         net (fo=3, routed)           0.162     1.791    cdiv/counter_reg[24]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  cdiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.836    cdiv/p_0_in
    SLICE_X65Y22         FDRE                                         r  cdiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.980    cdiv/clk
    SLICE_X65Y22         FDRE                                         r  cdiv/clk_out_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    cdiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  cdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.756    cdiv/counter_reg[22]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  cdiv/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    cdiv/counter_reg[20]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.978    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    cdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.761    cdiv/counter_reg[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  cdiv/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.871    cdiv/counter_reg[0]_i_2_n_5
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    cdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    cdiv/clk
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  cdiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.760    cdiv/counter_reg[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  cdiv/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    cdiv/counter_reg[4]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    cdiv/clk
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    cdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    cdiv/clk
    SLICE_X64Y20         FDRE                                         r  cdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  cdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.759    cdiv/counter_reg[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  cdiv/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    cdiv/counter_reg[8]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  cdiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    cdiv/clk
    SLICE_X64Y20         FDRE                                         r  cdiv/counter_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    cdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  cdiv/counter_reg[14]/Q
                         net (fo=3, routed)           0.126     1.758    cdiv/counter_reg[14]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  cdiv/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    cdiv/counter_reg[12]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    cdiv/clk
    SLICE_X64Y21         FDRE                                         r  cdiv/counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    cdiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    cdiv/clk
    SLICE_X64Y22         FDRE                                         r  cdiv/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  cdiv/counter_reg[18]/Q
                         net (fo=3, routed)           0.138     1.770    cdiv/counter_reg[18]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  cdiv/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    cdiv/counter_reg[16]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  cdiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.980    cdiv/clk
    SLICE_X64Y22         FDRE                                         r  cdiv/counter_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    cdiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  cdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.756    cdiv/counter_reg[22]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.902 r  cdiv/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    cdiv/counter_reg[20]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.978    cdiv/clk
    SLICE_X64Y23         FDRE                                         r  cdiv/counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    cdiv/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.761    cdiv/counter_reg[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  cdiv/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.907    cdiv/counter_reg[0]_i_2_n_4
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    cdiv/clk
    SLICE_X64Y18         FDRE                                         r  cdiv/counter_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    cdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    cdiv/clk
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  cdiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.760    cdiv/counter_reg[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  cdiv/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    cdiv/counter_reg[4]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    cdiv/clk
    SLICE_X64Y19         FDRE                                         r  cdiv/counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    cdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   cdiv/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   cdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   cdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   cdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   cdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   cdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   cdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   cdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   cdiv/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   cdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   cdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   cdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   cdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   cdiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   cdiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   cdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   cdiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   cdiv/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.347ns (59.414%)  route 2.970ns (40.586%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.902     1.358    seg_tdm/hex7seg/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.152     1.510 r  seg_tdm/hex7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.068     3.578    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     7.317 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.317    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.330ns (60.649%)  route 2.809ns (39.351%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.900     1.356    seg_tdm/hex7seg/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.152     1.508 r  seg_tdm/hex7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.909     3.417    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     7.139 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.139    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 4.116ns (58.944%)  route 2.867ns (41.056%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.900     1.356    seg_tdm/hex7seg/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  seg_tdm/hex7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.966     3.447    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.982 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.982    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 4.347ns (64.266%)  route 2.417ns (35.734%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.604     1.060    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.153     1.213 r  seg_tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.813     3.026    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738     6.764 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.764    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 4.311ns (63.941%)  route 2.431ns (36.059%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.527     0.983    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.150     1.133 r  seg_tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     3.037    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.742 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.742    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.717ns  (logic 4.084ns (60.810%)  route 2.632ns (39.190%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.902     1.358    seg_tdm/hex7seg/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.482 r  seg_tdm/hex7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.730     3.212    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.717 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.717    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.673ns  (logic 4.091ns (61.301%)  route 2.582ns (38.699%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.900     1.356    seg_tdm/hex7seg/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.480 r  seg_tdm/hex7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.682     3.162    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.673 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.673    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 4.079ns (62.731%)  route 2.423ns (37.269%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.527     0.983    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.107 r  seg_tdm/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.003    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.503 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.503    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 4.103ns (63.451%)  route 2.363ns (36.549%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.614     1.070    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.194 r  seg_tdm/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     2.943    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.466 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.466    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.395ns  (logic 4.090ns (63.963%)  route 2.304ns (36.037%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.604     1.060    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.184 r  seg_tdm/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     2.884    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.395 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.395    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.181     0.322    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  seg_tdm/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    seg_tdm/sel0[0]
    SLICE_X65Y24         FDRE                                         r  seg_tdm/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.184ns (35.038%)  route 0.341ns (64.962%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.376 r  seg_tdm/q[1]_i_1/O
                         net (fo=1, routed)           0.149     0.525    seg_tdm/q[1]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  seg_tdm/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.397ns (72.257%)  route 0.537ns (27.743%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.182     0.323    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  seg_tdm/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.723    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.934 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.934    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.410ns (70.698%)  route 0.584ns (29.302%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    seg_tdm/p_1_in
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.378 r  seg_tdm/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.770    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.994 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.994    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.386ns (68.806%)  route 0.628ns (31.194%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  seg_tdm/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.814    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.015 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.015    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.398ns (68.171%)  route 0.653ns (31.829%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.315     0.456    seg_tdm/hex7seg/Q[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.501 r  seg_tdm/hex7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.337     0.839    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.050 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.050    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.484ns (71.962%)  route 0.578ns (28.038%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.182     0.323    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.042     0.365 r  seg_tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.761    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.301     2.062 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.062    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.392ns (67.065%)  route 0.683ns (32.935%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.317     0.458    seg_tdm/hex7seg/Q[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.503 r  seg_tdm/hex7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.366     0.869    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.075 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.075    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.455ns (70.084%)  route 0.621ns (29.916%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    seg_tdm/q_reg_n_0_[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.048     0.368 r  seg_tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.810    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.076 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.076    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.422ns (65.005%)  route 0.766ns (34.995%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[0]/Q
                         net (fo=11, routed)          0.315     0.456    seg_tdm/hex7seg/Q[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.501 r  seg_tdm/hex7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.450     0.952    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.188 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.188    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





