
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -120.70

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.92

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.92

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.94 source latency sa10_sr[1]$_DFF_P_/CLK ^
  -0.60 target latency sa00_sr[6]$_DFF_P_/CLK ^
  -0.02 CRPR
--------------
   0.32 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: text_in[60] (input port clocked by clk)
Endpoint: text_in_r[60]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.04    0.00    0.00    0.60 v text_in[60] (in)
                                         text_in[60] (net)
                  0.00    0.00    0.60 v input215/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.05    0.10    0.70 v input215/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net215 (net)
                  0.05    0.00    0.70 v _31778_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.89 v _31778_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00493_ (net)
                  0.06    0.00    0.89 v text_in_r[60]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.19    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.02    0.22 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.25    0.47 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.22    0.01    0.48 ^ clkbuf_5_30__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.37    0.15    0.22    0.70 ^ clkbuf_5_30__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_30__leaf_clk (net)
                  0.15    0.02    0.72 ^ clkbuf_leaf_223_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.01    0.04    0.13    0.84 ^ clkbuf_leaf_223_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_223_clk (net)
                  0.04    0.00    0.84 ^ text_in_r[60]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.84   clock reconvergence pessimism
                          0.08    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa02_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.19    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.02    0.22 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.25    0.47 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.22    0.01    0.48 ^ clkbuf_5_30__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.37    0.15    0.22    0.70 ^ clkbuf_5_30__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_30__leaf_clk (net)
                  0.15    0.01    0.71 ^ clkbuf_leaf_221_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.13    0.84 ^ clkbuf_leaf_221_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_221_clk (net)
                  0.04    0.00    0.84 ^ sa02_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.07    0.15    0.45    1.30 ^ sa02_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa02_sr[0] (net)
                  0.15    0.00    1.30 ^ _20894_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     3    0.04    0.10    0.10    1.40 v _20894_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _11966_ (net)
                  0.10    0.00    1.40 v place21028/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.09    0.17    1.57 v place21028/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net21028 (net)
                  0.09    0.00    1.57 v _24065_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.14    0.10    1.67 ^ _24065_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15080_ (net)
                  0.14    0.00    1.67 ^ _24067_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    1.74 v _24067_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15082_ (net)
                  0.10    0.00    1.74 v _24068_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.22    0.15    1.89 ^ _24068_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15083_ (net)
                  0.22    0.00    1.90 ^ _24070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.11    2.01 v _24070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15085_ (net)
                  0.14    0.00    2.01 v _24071_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.15    0.12    2.13 ^ _24071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15086_ (net)
                  0.15    0.00    2.13 ^ _24077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    2.20 v _24077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15092_ (net)
                  0.10    0.00    2.20 v _24078_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.21    0.16    2.37 ^ _24078_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15093_ (net)
                  0.21    0.00    2.37 ^ _24106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.18    0.14    2.51 v _24106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15119_ (net)
                  0.18    0.00    2.51 v _24107_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.08    0.22    0.19    2.70 ^ _24107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15865_[0] (net)
                  0.22    0.01    2.70 ^ place19207/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.04    0.10    0.16    2.86 ^ place19207/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19207 (net)
                  0.10    0.00    2.86 ^ _32005_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.12    0.22    3.08 ^ _32005_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15869_[0] (net)
                  0.12    0.00    3.08 ^ place17603/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.15    0.18    3.26 ^ place17603/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17603 (net)
                  0.15    0.00    3.26 ^ _24202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.08    0.17    0.22    3.48 ^ _24202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _15213_ (net)
                  0.17    0.00    3.48 ^ place17516/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.14    0.18    3.67 ^ place17516/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17516 (net)
                  0.14    0.00    3.67 ^ _24352_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.11    3.78 v _24352_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _15361_ (net)
                  0.20    0.00    3.78 v _24356_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.17    0.13    3.92 ^ _24356_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15365_ (net)
                  0.17    0.00    3.92 ^ _24357_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.13    0.10    4.02 v _24357_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15366_ (net)
                  0.13    0.00    4.02 v _24371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.15    4.17 ^ _24371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _15380_ (net)
                  0.23    0.00    4.17 ^ _24394_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.17    0.12    4.29 v _24394_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _15403_ (net)
                  0.17    0.00    4.29 v _24432_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.06    0.19    0.15    4.45 ^ _24432_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00081_ (net)
                  0.19    0.00    4.45 ^ sa11_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.45   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.18    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    3.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.17    3.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    3.20 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.21    0.22    3.42 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.22    0.02    3.44 ^ clkbuf_5_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.31    0.13    0.19    3.63 ^ clkbuf_5_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_8__leaf_clk (net)
                  0.13    0.00    3.63 ^ sa11_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.65   clock reconvergence pessimism
                         -0.12    3.53   library setup time
                                  3.53   data required time
-----------------------------------------------------------------------------
                                  3.53   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.92   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa02_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.19    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.02    0.22 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.22    0.25    0.47 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.22    0.01    0.48 ^ clkbuf_5_30__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.37    0.15    0.22    0.70 ^ clkbuf_5_30__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_30__leaf_clk (net)
                  0.15    0.01    0.71 ^ clkbuf_leaf_221_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.13    0.84 ^ clkbuf_leaf_221_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_221_clk (net)
                  0.04    0.00    0.84 ^ sa02_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     4    0.07    0.15    0.45    1.30 ^ sa02_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa02_sr[0] (net)
                  0.15    0.00    1.30 ^ _20894_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     3    0.04    0.10    0.10    1.40 v _20894_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _11966_ (net)
                  0.10    0.00    1.40 v place21028/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.09    0.17    1.57 v place21028/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net21028 (net)
                  0.09    0.00    1.57 v _24065_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.14    0.10    1.67 ^ _24065_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15080_ (net)
                  0.14    0.00    1.67 ^ _24067_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    1.74 v _24067_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15082_ (net)
                  0.10    0.00    1.74 v _24068_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.22    0.15    1.89 ^ _24068_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15083_ (net)
                  0.22    0.00    1.90 ^ _24070_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.14    0.11    2.01 v _24070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15085_ (net)
                  0.14    0.00    2.01 v _24071_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.05    0.15    0.12    2.13 ^ _24071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15086_ (net)
                  0.15    0.00    2.13 ^ _24077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    2.20 v _24077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15092_ (net)
                  0.10    0.00    2.20 v _24078_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.21    0.16    2.37 ^ _24078_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15093_ (net)
                  0.21    0.00    2.37 ^ _24106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.18    0.14    2.51 v _24106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15119_ (net)
                  0.18    0.00    2.51 v _24107_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.08    0.22    0.19    2.70 ^ _24107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15865_[0] (net)
                  0.22    0.01    2.70 ^ place19207/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.04    0.10    0.16    2.86 ^ place19207/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19207 (net)
                  0.10    0.00    2.86 ^ _32005_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.12    0.22    3.08 ^ _32005_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15869_[0] (net)
                  0.12    0.00    3.08 ^ place17603/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.15    0.18    3.26 ^ place17603/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17603 (net)
                  0.15    0.00    3.26 ^ _24202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.08    0.17    0.22    3.48 ^ _24202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _15213_ (net)
                  0.17    0.00    3.48 ^ place17516/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.14    0.18    3.67 ^ place17516/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17516 (net)
                  0.14    0.00    3.67 ^ _24352_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.11    3.78 v _24352_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _15361_ (net)
                  0.20    0.00    3.78 v _24356_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.17    0.13    3.92 ^ _24356_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15365_ (net)
                  0.17    0.00    3.92 ^ _24357_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.13    0.10    4.02 v _24357_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _15366_ (net)
                  0.13    0.00    4.02 v _24371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.15    4.17 ^ _24371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _15380_ (net)
                  0.23    0.00    4.17 ^ _24394_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.17    0.12    4.29 v _24394_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _15403_ (net)
                  0.17    0.00    4.29 v _24432_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.06    0.19    0.15    4.45 ^ _24432_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00081_ (net)
                  0.19    0.00    4.45 ^ sa11_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.45   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.18    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    3.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.16    0.17    3.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.01    3.20 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.21    0.22    3.42 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.22    0.02    3.44 ^ clkbuf_5_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.31    0.13    0.19    3.63 ^ clkbuf_5_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_8__leaf_clk (net)
                  0.13    0.00    3.63 ^ sa11_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.65   clock reconvergence pessimism
                         -0.12    3.53   library setup time
                                  3.53   data required time
-----------------------------------------------------------------------------
                                  3.53   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.92   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.5470274686813354

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5525

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.25362423062324524

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9407

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 23

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa02_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    0.47 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.70 ^ clkbuf_5_30__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.84 ^ clkbuf_leaf_221_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.84 ^ sa02_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.45    1.30 ^ sa02_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.10    1.40 v _20894_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.17    1.57 v place21028/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.10    1.67 ^ _24065_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.07    1.74 v _24067_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.15    1.89 ^ _24068_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    2.01 v _24070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.12    2.13 ^ _24071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.08    2.20 v _24077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.37 ^ _24078_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    2.51 v _24106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.19    2.70 ^ _24107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.17    2.86 ^ place19207/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.22    3.08 ^ _32005_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    3.26 ^ place17603/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.22    3.48 ^ _24202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.18    3.67 ^ place17516/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.11    3.78 v _24352_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    3.92 ^ _24356_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.10    4.02 v _24357_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.15    4.17 ^ _24371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.12    4.29 v _24394_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.15    4.45 ^ _24432_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.00    4.45 ^ sa11_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.45   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.19    3.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    3.42 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    3.63 ^ clkbuf_5_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.63 ^ sa11_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.02    3.65   clock reconvergence pessimism
  -0.12    3.53   library setup time
           3.53   data required time
---------------------------------------------------------
           3.53   data required time
          -4.45   data arrival time
---------------------------------------------------------
          -0.92   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[87]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.42 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.66 ^ clkbuf_5_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.66 ^ u0.w[1][23]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    1.10 v u0.w[1][23]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.18    1.28 v _31602_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    1.28 v text_out[87]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.21    0.21 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    0.46 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    0.77 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.94 ^ clkbuf_leaf_61_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.94 ^ text_out[87]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.02    0.92   clock reconvergence pessimism
   0.08    1.00   library hold time
           1.00   data required time
---------------------------------------------------------
           1.00   data required time
          -1.28   data arrival time
---------------------------------------------------------
           0.28   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6719

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.8443

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.4501

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.9189

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-20.648974

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.28e-01   1.01e-01   3.32e-07   4.30e-01   3.1%
Combinational          6.52e+00   6.28e+00   4.20e-06   1.28e+01  92.0%
Clock                  4.95e-01   1.82e-01   1.91e-06   6.77e-01   4.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.34e+00   6.56e+00   6.45e-06   1.39e+01 100.0%
                          52.8%      47.2%       0.0%
