INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.srcs/sources_1/new/Lab8_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downcounter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.srcs/sim_1/new/Lab8_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
