Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date             : Fri Mar 31 20:06:01 2023
| Host             : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcvp1802-lsvc4072-2MP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 79.485       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 52.609       |
| Device Static (W)        | 26.876       |
| Effective TJA (C/W)      | 0.9          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     7.545 |       13 |       --- |             --- |
| Logic                   |    14.270 |  4762901 |       --- |             --- |
|   LUT as Logic          |    14.069 |  2705691 |   3360896 |           80.51 |
|   CLE FF Register       |     0.181 |  1018014 |   6721792 |           15.14 |
|   LOOKAHEAD8            |     0.021 |    31712 |    420112 |            7.55 |
|   Others                |     0.000 |    11242 |       --- |             --- |
|   BUFG                  |     0.000 |       33 |        88 |           37.50 |
|   LUT as Shift Register |     0.000 |        1 |   1680448 |           <0.01 |
| Signals                 |    17.276 |  3721111 |       --- |             --- |
| Block RAM               |     1.920 |     4224 |      4941 |           85.49 |
| MMCM                    |     0.072 |        0 |       --- |             --- |
| XPLL                    |     0.230 |        3 |        26 |           11.54 |
| DSPs                    |     0.000 |      512 |       --- |             --- |
| I/O                     |     1.207 |      132 |       --- |             --- |
| NoC-DDRMC               |     4.818 |        2 |       --- |             --- |
|   NoC                   |     4.166 |        1 |       --- |             --- |
|   DDRMC                 |     0.652 |        1 |         4 |           25.00 |
| PS9                     |     5.270 |        4 |       --- |             --- |
| Static Power            |    26.876 |          |           |                 |
|   PS Static             |     0.334 |          |           |                 |
|   PL Static             |    26.542 |          |           |                 |
| Total                   |    79.485 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.800 |    73.985 |      51.183 |     22.802 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.800 |     9.543 |       6.032 |      3.511 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.800 |     1.007 |       0.727 |      0.280 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.800 |     0.696 |       0.121 |      0.575 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     3.900 |       0.249 |      3.651 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.800 |     1.221 |       1.057 |      0.165 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCO_500    |       1.800 |     0.231 |       0.231 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       1.800 |     0.101 |       0.101 |      0.000 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.280 |       0.269 |      0.011 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.800 |     0.951 |       0.844 |      0.107 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.800 |     3.582 |       3.435 |      0.147 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.484 |       0.469 |      0.016 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.920 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCCPM5     |       0.800 |     0.433 |       0.000 |      0.433 |       NA    | Unspecified | NA         |
| Vccint_gt   |       0.800 |     2.395 |       0.000 |      2.395 |       NA    | Unspecified | NA         |
| MGTMAVcc    |       0.920 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTMAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTMVccaux  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 0.9  |
+------------------+------+


2.2 Clock Constraints
---------------------

+-------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                                            | Constraint (ns) |
+-------------------------+-----------------------------------------------------------------------------------+-----------------+
| bank1_clkout0           | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0           |             1.2 |
| bank1_xpll0_fifo_rd_clk | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk |             1.2 |
| clk_pl_0                | design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk                            |            10.1 |
| clk_pl_0                | design_1_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]                      |            10.1 |
| clkout2_primitive       | design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive               |             5.0 |
| lpddr4_clk1_clk_p       | lpddr4_clk1_clk_p                                                                 |             5.0 |
| mc_clk_xpll             | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll             |             1.2 |
| pll_clk_xpll            | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clk_xpll            |             0.3 |
| pll_clktoxphy[0]        | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[0]        |             0.3 |
| pll_clktoxphy[2]        | design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[2]        |             0.3 |
+-------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| design_1_wrapper     |    52.609 |
|   design_1_i         |    52.609 |
|     axi_noc_0        |     6.282 |
|       inst           |     6.282 |
|     clk_wizard_0     |     0.073 |
|       inst           |     0.073 |
|     emax6_0          |    10.144 |
|       inst           |    10.144 |
|     emax6_1          |    10.029 |
|       inst           |    10.029 |
|     emax6_2          |    10.578 |
|       inst           |    10.578 |
|     emax6_3          |    10.231 |
|       inst           |    10.231 |
|     proc_sys_reset_0 |     0.001 |
|       U0             |     0.001 |
|     versal_cips_0    |     5.271 |
|       inst           |     5.271 |
+----------------------+-----------+


