###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81057   # Number of WRITE/WRITEP commands
num_reads_done                 =       447994   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       355691   # Number of read row buffer hits
num_read_cmds                  =       447993   # Number of READ/READP commands
num_writes_done                =        81057   # Number of read requests issued
num_write_row_hits             =        65780   # Number of write row buffer hits
num_act_cmds                   =       107904   # Number of ACT commands
num_pre_cmds                   =       107873   # Number of PRE commands
num_ondemand_pres              =        85468   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9290585   # Cyles of rank active rank.0
rank_active_cycles.1           =      8957120   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       709415   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1042880   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       494081   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3945   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1504   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2340   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2440   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          426   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          270   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          396   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          519   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          807   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22323   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          184   # Write cmd latency (cycles)
write_latency[40-59]           =          367   # Write cmd latency (cycles)
write_latency[60-79]           =          520   # Write cmd latency (cycles)
write_latency[80-99]           =         1076   # Write cmd latency (cycles)
write_latency[100-119]         =         1774   # Write cmd latency (cycles)
write_latency[120-139]         =         3252   # Write cmd latency (cycles)
write_latency[140-159]         =         4682   # Write cmd latency (cycles)
write_latency[160-179]         =         5473   # Write cmd latency (cycles)
write_latency[180-199]         =         5341   # Write cmd latency (cycles)
write_latency[200-]            =        58386   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       199763   # Read request latency (cycles)
read_latency[40-59]            =        64454   # Read request latency (cycles)
read_latency[60-79]            =        66776   # Read request latency (cycles)
read_latency[80-99]            =        25619   # Read request latency (cycles)
read_latency[100-119]          =        18167   # Read request latency (cycles)
read_latency[120-139]          =        14133   # Read request latency (cycles)
read_latency[140-159]          =         7533   # Read request latency (cycles)
read_latency[160-179]          =         5458   # Read request latency (cycles)
read_latency[180-199]          =         4251   # Read request latency (cycles)
read_latency[200-]             =        41839   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.04637e+08   # Write energy
read_energy                    =  1.80631e+09   # Read energy
act_energy                     =  2.95225e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40519e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.00582e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79733e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58924e+09   # Active standby energy rank.1
average_read_latency           =      91.6985   # Average read request latency (cycles)
average_interarrival           =      18.9003   # Average request interarrival latency (cycles)
total_energy                   =  1.54385e+10   # Total energy (pJ)
average_power                  =      1543.85   # Average power (mW)
average_bandwidth              =      4.51457   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85360   # Number of WRITE/WRITEP commands
num_reads_done                 =       460960   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       344456   # Number of read row buffer hits
num_read_cmds                  =       460959   # Number of READ/READP commands
num_writes_done                =        85360   # Number of read requests issued
num_write_row_hits             =        63802   # Number of write row buffer hits
num_act_cmds                   =       138522   # Number of ACT commands
num_pre_cmds                   =       138493   # Number of PRE commands
num_ondemand_pres              =       117307   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9117085   # Cyles of rank active rank.0
rank_active_cycles.1           =      9062382   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       882915   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       937618   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       511863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3482   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1505   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2408   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2398   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          365   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          262   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          420   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          528   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          803   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22286   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          138   # Write cmd latency (cycles)
write_latency[40-59]           =          234   # Write cmd latency (cycles)
write_latency[60-79]           =          394   # Write cmd latency (cycles)
write_latency[80-99]           =          787   # Write cmd latency (cycles)
write_latency[100-119]         =         1308   # Write cmd latency (cycles)
write_latency[120-139]         =         2468   # Write cmd latency (cycles)
write_latency[140-159]         =         3646   # Write cmd latency (cycles)
write_latency[160-179]         =         4403   # Write cmd latency (cycles)
write_latency[180-199]         =         4636   # Write cmd latency (cycles)
write_latency[200-]            =        67344   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       193330   # Read request latency (cycles)
read_latency[40-59]            =        60253   # Read request latency (cycles)
read_latency[60-79]            =        76086   # Read request latency (cycles)
read_latency[80-99]            =        27614   # Read request latency (cycles)
read_latency[100-119]          =        21430   # Read request latency (cycles)
read_latency[120-139]          =        16641   # Read request latency (cycles)
read_latency[140-159]          =         8809   # Read request latency (cycles)
read_latency[160-179]          =         6584   # Read request latency (cycles)
read_latency[180-199]          =         4955   # Read request latency (cycles)
read_latency[200-]             =        45257   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.26117e+08   # Write energy
read_energy                    =  1.85859e+09   # Read energy
act_energy                     =  3.78996e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.23799e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.50057e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68906e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65493e+09   # Active standby energy rank.1
average_read_latency           =      94.9225   # Average read request latency (cycles)
average_interarrival           =      18.3029   # Average request interarrival latency (cycles)
total_energy                   =  1.55862e+10   # Total energy (pJ)
average_power                  =      1558.62   # Average power (mW)
average_bandwidth              =      4.66193   # Average bandwidth
