vhdl work ../../../../../../rtl/vhdl/wb/pkg/mpsoc_uart_wb_pkg.vhd

vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_raminfr.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_peripheral_bridge.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_receiver.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_regs.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_rfifo.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_sync_flops.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_tfifo.vhd
vhdl work ../../../../../../rtl/vhdl/wb/core/mpsoc_wb_uart_transmitter.vhd
