;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 13/06/2020 17:15:24
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0ED10000  	3793
0x0008	0x10F10000  	4337
0x000C	0x10F10000  	4337
0x0010	0x10F10000  	4337
0x0014	0x10F10000  	4337
0x0018	0x10F10000  	4337
0x001C	0x10F10000  	4337
0x0020	0x10F10000  	4337
0x0024	0x10F10000  	4337
0x0028	0x10F10000  	4337
0x002C	0x10F10000  	4337
0x0030	0x10F10000  	4337
0x0034	0x10F10000  	4337
0x0038	0x10F10000  	4337
0x003C	0x10F10000  	4337
0x0040	0x10F10000  	4337
0x0044	0x10F10000  	4337
0x0048	0x10F10000  	4337
0x004C	0x10F10000  	4337
0x0050	0x10F10000  	4337
0x0054	0x10F10000  	4337
0x0058	0x0E1D0000  	3613
0x005C	0x10F10000  	4337
0x0060	0x10F10000  	4337
0x0064	0x10F10000  	4337
0x0068	0x10F10000  	4337
0x006C	0x10F10000  	4337
0x0070	0x10F10000  	4337
0x0074	0x10F10000  	4337
0x0078	0x10F10000  	4337
0x007C	0x10F10000  	4337
0x0080	0x10F10000  	4337
0x0084	0x10F10000  	4337
0x0088	0x10F10000  	4337
0x008C	0x10F10000  	4337
0x0090	0x10F10000  	4337
0x0094	0x10F10000  	4337
0x0098	0x10F10000  	4337
0x009C	0x10F10000  	4337
0x00A0	0x10F10000  	4337
0x00A4	0x10F10000  	4337
0x00A8	0x10F10000  	4337
0x00AC	0x10F10000  	4337
0x00B0	0x0FA50000  	4005
0x00B4	0x10F10000  	4337
0x00B8	0x10F10000  	4337
0x00BC	0x10F10000  	4337
0x00C0	0x10F10000  	4337
0x00C4	0x10F10000  	4337
0x00C8	0x10F10000  	4337
0x00CC	0x10F10000  	4337
0x00D0	0x10F10000  	4337
0x00D4	0x10F10000  	4337
0x00D8	0x10F10000  	4337
0x00DC	0x10F10000  	4337
0x00E0	0x10F10000  	4337
0x00E4	0x10F10000  	4337
0x00E8	0x10F10000  	4337
0x00EC	0x10F10000  	4337
0x00F0	0x10F10000  	4337
0x00F4	0x10F10000  	4337
0x00F8	0x10F10000  	4337
0x00FC	0x10F10000  	4337
0x0100	0x10F10000  	4337
0x0104	0x10F10000  	4337
0x0108	0x10F10000  	4337
0x010C	0x10F10000  	4337
0x0110	0x10F10000  	4337
0x0114	0x10F10000  	4337
0x0118	0x10F10000  	4337
0x011C	0x10F10000  	4337
0x0120	0x10F10000  	4337
0x0124	0x10F10000  	4337
0x0128	0x10F10000  	4337
0x012C	0x10F10000  	4337
; end of ____SysVT
_main:
;ESC_Brushed.c, 115 :: 		void main() {
0x0ED0	0xF000F882  BL	4056
0x0ED4	0xF000F9CA  BL	4716
0x0ED8	0xF000F900  BL	4316
0x0EDC	0xF000F986  BL	4588
;ESC_Brushed.c, 117 :: 		unsigned int potA = 0;
;ESC_Brushed.c, 120 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_0, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EE0	0xF44F7281  MOV	R2, #258
0x0EE4	0xF2400101  MOVW	R1, #1
0x0EE8	0x4825    LDR	R0, [PC, #148]
0x0EEA	0xF7FFFE13  BL	_GPIO_Config+0
;ESC_Brushed.c, 122 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_3); //   A1 - HW95
0x0EEE	0xF2400108  MOVW	R1, #8
0x0EF2	0x4824    LDR	R0, [PC, #144]
0x0EF4	0xF7FFFF6A  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 123 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_15); //  A2 - HW95
0x0EF8	0xF2480100  MOVW	R1, #32768
0x0EFC	0x4820    LDR	R0, [PC, #128]
0x0EFE	0xF7FFFF65  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 124 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_12 | _GPIO_PINMASK_11); //  B1 and B2 = HW95
0x0F02	0xF6410100  MOVW	R1, #6144
0x0F06	0x481E    LDR	R0, [PC, #120]
0x0F08	0xF7FFFF60  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 126 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13); // // LED
0x0F0C	0xF2420100  MOVW	R1, #8192
0x0F10	0x481D    LDR	R0, [PC, #116]
0x0F12	0xF7FFFF5B  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 128 :: 		HW95_Start(void);
0x0F16	0xF7FFFF67  BL	_HW95_Start+0
;ESC_Brushed.c, 130 :: 		setA_Enable();
0x0F1A	0xF7FFFF3B  BL	_setA_Enable+0
;ESC_Brushed.c, 136 :: 		iniciaUART();
0x0F1E	0xF7FFFF47  BL	_iniciaUART+0
;ESC_Brushed.c, 138 :: 		LED = 1;
0x0F22	0x2101    MOVS	R1, #1
0x0F24	0xB249    SXTB	R1, R1
0x0F26	0x4819    LDR	R0, [PC, #100]
0x0F28	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 140 :: 		EXTI_RTSR = 0x00000001;       // rising edge: 4800 = 0100 1000 0000 0000 (line 14 + 11)
0x0F2A	0x2101    MOVS	R1, #1
0x0F2C	0x4818    LDR	R0, [PC, #96]
0x0F2E	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 141 :: 		EXTI_FTSR = 0x00000000;
0x0F30	0x2100    MOVS	R1, #0
0x0F32	0x4818    LDR	R0, [PC, #96]
0x0F34	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 142 :: 		EXTI_IMR = 0x00000001;
0x0F36	0x2101    MOVS	R1, #1
0x0F38	0x4817    LDR	R0, [PC, #92]
0x0F3A	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 143 :: 		NVIC_IntEnable(IVT_INT_EXTI0);      // enable NVIC interface
0x0F3C	0xF2400016  MOVW	R0, #22
0x0F40	0xF7FFFEE2  BL	_NVIC_IntEnable+0
;ESC_Brushed.c, 146 :: 		InitTimer2();
0x0F44	0xF7FFFDAA  BL	_InitTimer2+0
;ESC_Brushed.c, 148 :: 		while(1){
L_main10:
;ESC_Brushed.c, 151 :: 		Delay_ms(200);
0x0F48	0xF24B07AA  MOVW	R7, #45226
0x0F4C	0xF2C00728  MOVT	R7, #40
L_main12:
0x0F50	0x1E7F    SUBS	R7, R7, #1
0x0F52	0xD1FD    BNE	L_main12
0x0F54	0xBF00    NOP
0x0F56	0xBF00    NOP
0x0F58	0xBF00    NOP
0x0F5A	0xBF00    NOP
0x0F5C	0xBF00    NOP
0x0F5E	0xBF00    NOP
;ESC_Brushed.c, 155 :: 		potA = (ch1_val_final - 89) * 0.813;
0x0F60	0x480E    LDR	R0, [PC, #56]
0x0F62	0x6800    LDR	R0, [R0, #0]
0x0F64	0x3859    SUBS	R0, #89
0x0F66	0xF7FFFD83  BL	__UnsignedIntegralToFloat+0
0x0F6A	0x4A0D    LDR	R2, [PC, #52]
0x0F6C	0xF7FFFD3A  BL	__Mul_FP+0
0x0F70	0xF7FFFD14  BL	__FloatToUnsignedIntegral+0
0x0F74	0xB280    UXTH	R0, R0
;ESC_Brushed.c, 156 :: 		SetA_Front(potA);
0x0F76	0xF7FFFC8F  BL	_SetA_Front+0
;ESC_Brushed.c, 158 :: 		}
0x0F7A	0xE7E5    B	L_main10
;ESC_Brushed.c, 159 :: 		}
L_end_main:
L__main_end_loop:
0x0F7C	0xE7FE    B	L__main_end_loop
0x0F7E	0xBF00    NOP
0x0F80	0x08004001  	GPIOA_BASE+0
0x0F84	0x0C004001  	GPIOB_BASE+0
0x0F88	0x10004001  	GPIOC_BASE+0
0x0F8C	0x01B44222  	GPIOC_ODR+0
0x0F90	0x04084001  	EXTI_RTSR+0
0x0F94	0x040C4001  	EXTI_FTSR+0
0x0F98	0x04004001  	EXTI_IMR+0
0x0F9C	0x00002000  	_ch1_val_final+0
0x0FA0	0x20C53F50  	#1062215877
; end of _main
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 198 :: 		
; ivt start address is: 0 (R0)
0x0D08	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 210 :: 		
0x0D0A	0x2804    CMP	R0, #4
0x0D0C	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 215 :: 		
0x0D0E	0x4919    LDR	R1, [PC, #100]
0x0D10	0x6809    LDR	R1, [R1, #0]
0x0D12	0xF4413280  ORR	R2, R1, #65536
0x0D16	0x4917    LDR	R1, [PC, #92]
0x0D18	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 216 :: 		
0x0D1A	0xE028    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 217 :: 		
; ivt start address is: 0 (R0)
0x0D1C	0x2805    CMP	R0, #5
0x0D1E	0xD106    BNE	L_NVIC_IntEnable14
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 222 :: 		
0x0D20	0x4914    LDR	R1, [PC, #80]
0x0D22	0x6809    LDR	R1, [R1, #0]
0x0D24	0xF4413200  ORR	R2, R1, #131072
0x0D28	0x4912    LDR	R1, [PC, #72]
0x0D2A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 223 :: 		
0x0D2C	0xE01F    B	L_NVIC_IntEnable15
L_NVIC_IntEnable14:
;__Lib_System_101_102_103.c, 224 :: 		
; ivt start address is: 0 (R0)
0x0D2E	0x2806    CMP	R0, #6
0x0D30	0xD106    BNE	L_NVIC_IntEnable16
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 229 :: 		
0x0D32	0x4910    LDR	R1, [PC, #64]
0x0D34	0x6809    LDR	R1, [R1, #0]
0x0D36	0xF4412280  ORR	R2, R1, #262144
0x0D3A	0x490E    LDR	R1, [PC, #56]
0x0D3C	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 230 :: 		
0x0D3E	0xE016    B	L_NVIC_IntEnable17
L_NVIC_IntEnable16:
;__Lib_System_101_102_103.c, 231 :: 		
; ivt start address is: 0 (R0)
0x0D40	0x280F    CMP	R0, #15
0x0D42	0xD106    BNE	L_NVIC_IntEnable18
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 236 :: 		
0x0D44	0x490C    LDR	R1, [PC, #48]
0x0D46	0x6809    LDR	R1, [R1, #0]
0x0D48	0xF0410202  ORR	R2, R1, #2
0x0D4C	0x490A    LDR	R1, [PC, #40]
0x0D4E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 237 :: 		
0x0D50	0xE00D    B	L_NVIC_IntEnable19
L_NVIC_IntEnable18:
;__Lib_System_101_102_103.c, 238 :: 		
; ivt start address is: 0 (R0)
0x0D52	0x2810    CMP	R0, #16
0x0D54	0xD30B    BCC	L_NVIC_IntEnable20
;__Lib_System_101_102_103.c, 243 :: 		
0x0D56	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0D5A	0x0961    LSRS	R1, R4, #5
0x0D5C	0x008A    LSLS	R2, R1, #2
0x0D5E	0x4907    LDR	R1, [PC, #28]
0x0D60	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 244 :: 		
0x0D62	0xF004021F  AND	R2, R4, #31
0x0D66	0xF04F0101  MOV	R1, #1
0x0D6A	0x4091    LSLS	R1, R2
0x0D6C	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 245 :: 		
L_NVIC_IntEnable20:
L_NVIC_IntEnable19:
L_NVIC_IntEnable17:
L_NVIC_IntEnable15:
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 246 :: 		
L_end_NVIC_IntEnable:
0x0D6E	0xB001    ADD	SP, SP, #4
0x0D70	0x4770    BX	LR
0x0D72	0xBF00    NOP
0x0D74	0xED24E000  	SCB_SHCRS+0
0x0D78	0xE010E000  	STK_CTRL+0
0x0D7C	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0D80	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0D82	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0D86	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0D8A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0D8E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0D90	0xB001    ADD	SP, SP, #4
0x0D92	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0AD8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x0ADA	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0ADE	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0AE2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0AE6	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0AE8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0AEC	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0AEE	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0AF0	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0AF2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0AF6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x0AFA	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0AFC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0B00	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0B02	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0B04	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0B08	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0B0C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0B0E	0xB001    ADD	SP, SP, #4
0x0B10	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B14	0xB081    SUB	SP, SP, #4
0x0B16	0xF8CDE000  STR	LR, [SP, #0]
0x0B1A	0xB28C    UXTH	R4, R1
0x0B1C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0B1E	0x4B77    LDR	R3, [PC, #476]
0x0B20	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0B24	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0B26	0x4618    MOV	R0, R3
0x0B28	0xF7FFFE24  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0B2C	0xF1B40FFF  CMP	R4, #255
0x0B30	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0B32	0x4B73    LDR	R3, [PC, #460]
0x0B34	0x429D    CMP	R5, R3
0x0B36	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0B38	0xF04F3333  MOV	R3, #858993459
0x0B3C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0B3E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0B40	0x2D42    CMP	R5, #66
0x0B42	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0B44	0xF04F3344  MOV	R3, #1145324612
0x0B48	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0B4A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0B4C	0xF64F73FF  MOVW	R3, #65535
0x0B50	0x429C    CMP	R4, R3
0x0B52	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0B54	0x4B6A    LDR	R3, [PC, #424]
0x0B56	0x429D    CMP	R5, R3
0x0B58	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0B5A	0xF04F3333  MOV	R3, #858993459
0x0B5E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0B60	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0B62	0xF04F3333  MOV	R3, #858993459
0x0B66	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0B68	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0B6A	0x2D42    CMP	R5, #66
0x0B6C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0B6E	0xF04F3344  MOV	R3, #1145324612
0x0B72	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0B74	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0B76	0xF04F3344  MOV	R3, #1145324612
0x0B7A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0B7C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0B7E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0B80	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0B82	0xF0050301  AND	R3, R5, #1
0x0B86	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0B88	0x2100    MOVS	R1, #0
0x0B8A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0B8C	0xF0050302  AND	R3, R5, #2
0x0B90	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0B92	0xF40573C0  AND	R3, R5, #384
0x0B96	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0B98	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0B9A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0B9C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0B9E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0BA0	0xF0050304  AND	R3, R5, #4
0x0BA4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0BA6	0xF0050320  AND	R3, R5, #32
0x0BAA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0BAC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0BAE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0BB0	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0BB2	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0BB4	0xF0050308  AND	R3, R5, #8
0x0BB8	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0BBA	0xF0050320  AND	R3, R5, #32
0x0BBE	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0BC0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0BC2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0BC4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0BC6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0BC8	0x4B4E    LDR	R3, [PC, #312]
0x0BCA	0xEA050303  AND	R3, R5, R3, LSL #0
0x0BCE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0BD0	0x2003    MOVS	R0, #3
0x0BD2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0BD4	0xF4057300  AND	R3, R5, #512
0x0BD8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0BDA	0x2002    MOVS	R0, #2
0x0BDC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0BDE	0xF4056380  AND	R3, R5, #1024
0x0BE2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0BE4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0BE6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0BE8	0xF005030C  AND	R3, R5, #12
0x0BEC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0BEE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0BF0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0BF2	0xF00403FF  AND	R3, R4, #255
0x0BF6	0xB29B    UXTH	R3, R3
0x0BF8	0x2B00    CMP	R3, #0
0x0BFA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0BFC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0BFE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0C00	0xFA1FF884  UXTH	R8, R4
0x0C04	0x4632    MOV	R2, R6
0x0C06	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0C08	0x2808    CMP	R0, #8
0x0C0A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0C0C	0xF04F0301  MOV	R3, #1
0x0C10	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0C14	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0C18	0x42A3    CMP	R3, R4
0x0C1A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0C1C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0C1E	0xF04F030F  MOV	R3, #15
0x0C22	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0C24	0x43DB    MVN	R3, R3
0x0C26	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0C2A	0xFA01F305  LSL	R3, R1, R5
0x0C2E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0C32	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0C34	0xF4067381  AND	R3, R6, #258
0x0C38	0xF5B37F81  CMP	R3, #258
0x0C3C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0C3E	0xF2020414  ADDW	R4, R2, #20
0x0C42	0xF04F0301  MOV	R3, #1
0x0C46	0x4083    LSLS	R3, R0
0x0C48	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0C4A	0xF0060382  AND	R3, R6, #130
0x0C4E	0x2B82    CMP	R3, #130
0x0C50	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0C52	0xF2020410  ADDW	R4, R2, #16
0x0C56	0xF04F0301  MOV	R3, #1
0x0C5A	0x4083    LSLS	R3, R0
0x0C5C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0C5E	0x462F    MOV	R7, R5
0x0C60	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0C62	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0C64	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0C66	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0C68	0xFA1FF088  UXTH	R0, R8
0x0C6C	0x460F    MOV	R7, R1
0x0C6E	0x4631    MOV	R1, R6
0x0C70	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0C72	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0C74	0x460F    MOV	R7, R1
0x0C76	0x4629    MOV	R1, R5
0x0C78	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0C7A	0xF1B00FFF  CMP	R0, #255
0x0C7E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0C80	0x1D33    ADDS	R3, R6, #4
0x0C82	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0C86	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0C88	0x2A08    CMP	R2, #8
0x0C8A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0C8C	0xF2020408  ADDW	R4, R2, #8
0x0C90	0xF04F0301  MOV	R3, #1
0x0C94	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0C98	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0C9C	0x42A3    CMP	R3, R4
0x0C9E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0CA0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0CA2	0xF04F030F  MOV	R3, #15
0x0CA6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0CA8	0x43DB    MVN	R3, R3
0x0CAA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0CAE	0xFA07F305  LSL	R3, R7, R5
0x0CB2	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0CB6	0xF4017381  AND	R3, R1, #258
0x0CBA	0xF5B37F81  CMP	R3, #258
0x0CBE	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0CC0	0xF2060514  ADDW	R5, R6, #20
0x0CC4	0xF2020408  ADDW	R4, R2, #8
0x0CC8	0xF04F0301  MOV	R3, #1
0x0CCC	0x40A3    LSLS	R3, R4
0x0CCE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0CD0	0xF0010382  AND	R3, R1, #130
0x0CD4	0x2B82    CMP	R3, #130
0x0CD6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0CD8	0xF2060510  ADDW	R5, R6, #16
0x0CDC	0xF2020408  ADDW	R4, R2, #8
0x0CE0	0xF04F0301  MOV	R3, #1
0x0CE4	0x40A3    LSLS	R3, R4
0x0CE6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0CE8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0CEA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0CEC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0CEE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0CF0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0CF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF8	0xB001    ADD	SP, SP, #4
0x0CFA	0x4770    BX	LR
0x0CFC	0xFC00FFFF  	#-1024
0x0D00	0x00140008  	#524308
0x0D04	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0774	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0776	0x4919    LDR	R1, [PC, #100]
0x0778	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x077C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x077E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0780	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0782	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0784	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0786	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0788	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x078A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x078C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x078E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0790	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0792	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0794	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0796	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0798	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x079A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x079E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x07A0	0x490F    LDR	R1, [PC, #60]
0x07A2	0x4288    CMP	R0, R1
0x07A4	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x07A6	0x490F    LDR	R1, [PC, #60]
0x07A8	0x4288    CMP	R0, R1
0x07AA	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x07AC	0x490E    LDR	R1, [PC, #56]
0x07AE	0x4288    CMP	R0, R1
0x07B0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x07B2	0x490E    LDR	R1, [PC, #56]
0x07B4	0x4288    CMP	R0, R1
0x07B6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x07B8	0x490D    LDR	R1, [PC, #52]
0x07BA	0x4288    CMP	R0, R1
0x07BC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x07BE	0x490D    LDR	R1, [PC, #52]
0x07C0	0x4288    CMP	R0, R1
0x07C2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x07C4	0x490C    LDR	R1, [PC, #48]
0x07C6	0x4288    CMP	R0, R1
0x07C8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x07CA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x07CC	0x490B    LDR	R1, [PC, #44]
0x07CE	0x6809    LDR	R1, [R1, #0]
0x07D0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x07D4	0x4909    LDR	R1, [PC, #36]
0x07D6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x07D8	0xB001    ADD	SP, SP, #4
0x07DA	0x4770    BX	LR
0x07DC	0xFC00FFFF  	#-1024
0x07E0	0x08004001  	#1073809408
0x07E4	0x0C004001  	#1073810432
0x07E8	0x10004001  	#1073811456
0x07EC	0x14004001  	#1073812480
0x07F0	0x18004001  	#1073813504
0x07F4	0x1C004001  	#1073814528
0x07F8	0x20004001  	#1073815552
0x07FC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0DCC	0xB081    SUB	SP, SP, #4
0x0DCE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0DD2	0x4A04    LDR	R2, [PC, #16]
0x0DD4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0DD6	0xF7FFFE9D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0DDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DDE	0xB001    ADD	SP, SP, #4
0x0DE0	0x4770    BX	LR
0x0DE2	0xBF00    NOP
0x0DE4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_HW95_Start:
;motorDriveHW95.c, 18 :: 		void HW95_Start(void){
0x0DE8	0xB081    SUB	SP, SP, #4
0x0DEA	0xF8CDE000  STR	LR, [SP, #0]
;motorDriveHW95.c, 19 :: 		pwm_ratio = PWM_TIM3_Init(250000); // 100Hz Freq. do PWM
0x0DEE	0x4809    LDR	R0, [PC, #36]
0x0DF0	0xF7FFFD34  BL	_PWM_TIM3_Init+0
0x0DF4	0x4908    LDR	R1, [PC, #32]
0x0DF6	0x8008    STRH	R0, [R1, #0]
;motorDriveHW95.c, 20 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0DF8	0x2203    MOVS	R2, #3
0x0DFA	0x2100    MOVS	R1, #0
0x0DFC	0x2000    MOVS	R0, #0
0x0DFE	0xF7FFFD3B  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 21 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0E02	0x2201    MOVS	R2, #1
0x0E04	0x2100    MOVS	R1, #0
0x0E06	0x2000    MOVS	R0, #0
0x0E08	0xF7FFFD36  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 22 :: 		}
L_end_HW95_Start:
0x0E0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E10	0xB001    ADD	SP, SP, #4
0x0E12	0x4770    BX	LR
0x0E14	0xD0900003  	#250000
0x0E18	0x000C2000  	_pwm_ratio+0
; end of _HW95_Start
_PWM_TIM3_Init:
;__Lib_PWM_1234.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x085C	0xB081    SUB	SP, SP, #4
0x085E	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234.c, 195 :: 		
0x0862	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0864	0x4803    LDR	R0, [PC, #12]
0x0866	0xF7FFFDFD  BL	__Lib_PWM_1234_PWM_TIMx_Init+0
;__Lib_PWM_1234.c, 196 :: 		
L_end_PWM_TIM3_Init:
0x086A	0xF8DDE000  LDR	LR, [SP, #0]
0x086E	0xB001    ADD	SP, SP, #4
0x0870	0x4770    BX	LR
0x0872	0xBF00    NOP
0x0874	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Init
__Lib_PWM_1234_PWM_TIMx_Init:
;__Lib_PWM_1234.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0464	0xB081    SUB	SP, SP, #4
0x0466	0xF8CDE000  STR	LR, [SP, #0]
0x046A	0x460C    MOV	R4, R1
0x046C	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234.c, 39 :: 		
0x046E	0xF06F02FF  MVN	R2, #255
0x0472	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0476	0x4610    MOV	R0, R2
;__Lib_PWM_1234.c, 41 :: 		
0x0478	0xE013    B	L___Lib_PWM_1234_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234.c, 43 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init2:
;__Lib_PWM_1234.c, 44 :: 		
0x047A	0x2301    MOVS	R3, #1
0x047C	0xB25B    SXTB	R3, R3
0x047E	0x4A21    LDR	R2, [PC, #132]
0x0480	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 45 :: 		
0x0482	0xE01A    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 48 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init3:
;__Lib_PWM_1234.c, 49 :: 		
0x0484	0x2301    MOVS	R3, #1
0x0486	0xB25B    SXTB	R3, R3
0x0488	0x4A1F    LDR	R2, [PC, #124]
0x048A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 50 :: 		
0x048C	0xE015    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 53 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init4:
;__Lib_PWM_1234.c, 54 :: 		
0x048E	0x2301    MOVS	R3, #1
0x0490	0xB25B    SXTB	R3, R3
0x0492	0x4A1E    LDR	R2, [PC, #120]
0x0494	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 55 :: 		
0x0496	0xE010    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 58 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init5:
;__Lib_PWM_1234.c, 59 :: 		
0x0498	0x2301    MOVS	R3, #1
0x049A	0xB25B    SXTB	R3, R3
0x049C	0x4A1C    LDR	R2, [PC, #112]
0x049E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 60 :: 		
0x04A0	0xE00B    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 62 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x04A2	0x4A1C    LDR	R2, [PC, #112]
0x04A4	0x4290    CMP	R0, R2
0x04A6	0xD0E8    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init2
0x04A8	0xF1B04F80  CMP	R0, #1073741824
0x04AC	0xD0EA    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init3
0x04AE	0x4A1A    LDR	R2, [PC, #104]
0x04B0	0x4290    CMP	R0, R2
0x04B2	0xD0EC    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init4
0x04B4	0x4A19    LDR	R2, [PC, #100]
0x04B6	0x4290    CMP	R0, R2
0x04B8	0xD0EE    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init5
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234_PWM_TIMx_Init1:
;__Lib_PWM_1234.c, 64 :: 		
0x04BA	0xF7FFFF0B  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234.c, 66 :: 		
0x04BE	0x680B    LDR	R3, [R1, #0]
0x04C0	0xF06F0210  MVN	R2, #16
0x04C4	0xEA030202  AND	R2, R3, R2, LSL #0
0x04C8	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234.c, 68 :: 		
0x04CA	0xF24032E8  MOVW	R2, #1000
0x04CE	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x04D0	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x04D4	0x4618    MOV	R0, R3
;__Lib_PWM_1234.c, 69 :: 		
0x04D6	0xF64F72FF  MOVW	R2, #65535
0x04DA	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x04DE	0x4614    MOV	R4, R2
;__Lib_PWM_1234.c, 70 :: 		
0x04E0	0xF2010328  ADDW	R3, R1, #40
0x04E4	0xB292    UXTH	R2, R2
0x04E6	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234.c, 72 :: 		
0x04E8	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x04EA	0xFBB0F2F2  UDIV	R2, R0, R2
0x04EE	0x4610    MOV	R0, R2
;__Lib_PWM_1234.c, 74 :: 		
0x04F0	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x04F4	0xB292    UXTH	R2, R2
0x04F6	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234.c, 76 :: 		
0x04F8	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234.c, 77 :: 		
L_end_PWM_TIMx_Init:
0x04FA	0xF8DDE000  LDR	LR, [SP, #0]
0x04FE	0xB001    ADD	SP, SP, #4
0x0500	0x4770    BX	LR
0x0502	0xBF00    NOP
0x0504	0x032C4242  	RCC_APB2ENR+0
0x0508	0x03804242  	RCC_APB1ENR+0
0x050C	0x03844242  	RCC_APB1ENR+0
0x0510	0x03884242  	RCC_APB1ENR+0
0x0514	0x2C004001  	#1073818624
0x0518	0x04004000  	#1073742848
0x051C	0x08004000  	#1073743872
; end of __Lib_PWM_1234_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02D4	0x4801    LDR	R0, [PC, #4]
0x02D6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02D8	0x4770    BX	LR
0x02DA	0xBF00    NOP
0x02DC	0x00102000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM3_Set_Duty:
;__Lib_PWM_1234.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0878	0xB081    SUB	SP, SP, #4
0x087A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234.c, 199 :: 		
0x087E	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0880	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0882	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0884	0x4803    LDR	R0, [PC, #12]
0x0886	0xF7FFFDC9  BL	__Lib_PWM_1234_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234.c, 200 :: 		
L_end_PWM_TIM3_Set_Duty:
0x088A	0xF8DDE000  LDR	LR, [SP, #0]
0x088E	0xB001    ADD	SP, SP, #4
0x0890	0x4770    BX	LR
0x0892	0xBF00    NOP
0x0894	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Set_Duty
__Lib_PWM_1234_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234.c, 81 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x041C	0xB081    SUB	SP, SP, #4
0x041E	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234.c, 86 :: 		
0x0420	0xF2000420  ADDW	R4, R0, #32
0x0424	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234.c, 87 :: 		
0x0426	0x2D01    CMP	R5, #1
0x0428	0xD108    BNE	L___Lib_PWM_1234_PWM_TIMx_Set_Duty6
; inverted end address is: 20 (R5)
;__Lib_PWM_1234.c, 88 :: 		
0x042A	0x009C    LSLS	R4, R3, #2
0x042C	0xB224    SXTH	R4, R4
0x042E	0x1C65    ADDS	R5, R4, #1
0x0430	0xB22D    SXTH	R5, R5
0x0432	0xF04F0401  MOV	R4, #1
0x0436	0x40AC    LSLS	R4, R5
0x0438	0x4322    ORRS	R2, R4
0x043A	0xE008    B	L___Lib_PWM_1234_PWM_TIMx_Set_Duty7
L___Lib_PWM_1234_PWM_TIMx_Set_Duty6:
;__Lib_PWM_1234.c, 90 :: 		
0x043C	0x009C    LSLS	R4, R3, #2
0x043E	0xB224    SXTH	R4, R4
0x0440	0x1C65    ADDS	R5, R4, #1
0x0442	0xB22D    SXTH	R5, R5
0x0444	0xF04F0401  MOV	R4, #1
0x0448	0x40AC    LSLS	R4, R5
0x044A	0x43E4    MVN	R4, R4
0x044C	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234_PWM_TIMx_Set_Duty7:
;__Lib_PWM_1234.c, 91 :: 		
; tmpLong start address is: 8 (R2)
0x044E	0xF2000420  ADDW	R4, R0, #32
0x0452	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234.c, 94 :: 		
0x0454	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x0458	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x045A	0x192C    ADDS	R4, R5, R4
0x045C	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234.c, 95 :: 		
L_end_PWM_TIMx_Set_Duty:
0x045E	0xB001    ADD	SP, SP, #4
0x0460	0x4770    BX	LR
; end of __Lib_PWM_1234_PWM_TIMx_Set_Duty
_setA_Enable:
;motorDriveHW95.c, 25 :: 		void setA_Enable(void){
0x0D94	0xB081    SUB	SP, SP, #4
0x0D96	0xF8CDE000  STR	LR, [SP, #0]
;motorDriveHW95.c, 26 :: 		PWM_TIM3_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM3_CH4_PB1);
0x0D9A	0x4904    LDR	R1, [PC, #16]
0x0D9C	0x2003    MOVS	R0, #3
0x0D9E	0xF7FFFCC1  BL	_PWM_TIM3_Start+0
;motorDriveHW95.c, 27 :: 		}
L_end_setA_Enable:
0x0DA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DA6	0xB001    ADD	SP, SP, #4
0x0DA8	0x4770    BX	LR
0x0DAA	0xBF00    NOP
0x0DAC	0x11640000  	__GPIO_MODULE_TIM3_CH4_PB1+0
; end of _setA_Enable
_PWM_TIM3_Start:
;__Lib_PWM_1234.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0724	0xB081    SUB	SP, SP, #4
0x0726	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234.c, 203 :: 		
0x072A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x072C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x072E	0x4803    LDR	R0, [PC, #12]
0x0730	0xF7FFFE2A  BL	__Lib_PWM_1234_PWM_TIMx_Start+0
;__Lib_PWM_1234.c, 204 :: 		
L_end_PWM_TIM3_Start:
0x0734	0xF8DDE000  LDR	LR, [SP, #0]
0x0738	0xB001    ADD	SP, SP, #4
0x073A	0x4770    BX	LR
0x073C	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Start
__Lib_PWM_1234_PWM_TIMx_Start:
;__Lib_PWM_1234.c, 99 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0388	0xB081    SUB	SP, SP, #4
0x038A	0xF8CDE000  STR	LR, [SP, #0]
0x038E	0x4683    MOV	R11, R0
0x0390	0xFA5FFC81  UXTB	R12, R1
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 44 (R11)
; channel start address is: 48 (R12)
; module start address is: 8 (R2)
;__Lib_PWM_1234.c, 102 :: 		
0x0394	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0396	0xF7FFFF15  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_PWM_1234.c, 105 :: 		
0x039A	0xF10B0320  ADD	R3, R11, #32
0x039E	0x6818    LDR	R0, [R3, #0]
; tmpLong start address is: 0 (R0)
;__Lib_PWM_1234.c, 106 :: 		
0x03A0	0xEA4F048C  LSL	R4, R12, #2
0x03A4	0xB224    SXTH	R4, R4
0x03A6	0xF04F0301  MOV	R3, #1
0x03AA	0x40A3    LSLS	R3, R4
0x03AC	0x4318    ORRS	R0, R3
;__Lib_PWM_1234.c, 107 :: 		
0x03AE	0xF10B0320  ADD	R3, R11, #32
0x03B2	0x6018    STR	R0, [R3, #0]
; tmpLong end address is: 0 (R0)
;__Lib_PWM_1234.c, 110 :: 		
0x03B4	0xF10B0444  ADD	R4, R11, #68
0x03B8	0x6823    LDR	R3, [R4, #0]
0x03BA	0xF4434300  ORR	R3, R3, #32768
0x03BE	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234.c, 112 :: 		
0x03C0	0xF10B0018  ADD	R0, R11, #24
; tmpLongPtr start address is: 0 (R0)
;__Lib_PWM_1234.c, 114 :: 		
0x03C4	0xF1BC0F01  CMP	R12, #1
0x03C8	0xD901    BLS	L___Lib_PWM_1234_PWM_TIMx_Start11
;__Lib_PWM_1234.c, 115 :: 		
0x03CA	0x1D00    ADDS	R0, R0, #4
; tmpLongPtr end address is: 0 (R0)
0x03CC	0xE7FF    B	L___Lib_PWM_1234_PWM_TIMx_Start8
L___Lib_PWM_1234_PWM_TIMx_Start11:
;__Lib_PWM_1234.c, 114 :: 		
;__Lib_PWM_1234.c, 115 :: 		
L___Lib_PWM_1234_PWM_TIMx_Start8:
;__Lib_PWM_1234.c, 117 :: 		
; tmpLongPtr start address is: 0 (R0)
0x03CE	0xEA4F035C  LSR	R3, R12, #1
0x03D2	0xB2DB    UXTB	R3, R3
0x03D4	0x005B    LSLS	R3, R3, #1
0x03D6	0xB21B    SXTH	R3, R3
0x03D8	0x4563    CMP	R3, R12
0x03DA	0xD00A    BEQ	L___Lib_PWM_1234_PWM_TIMx_Start9
; channel end address is: 48 (R12)
;__Lib_PWM_1234.c, 119 :: 		
0x03DC	0x6804    LDR	R4, [R0, #0]
0x03DE	0xF46F53D8  MVN	R3, #6912
0x03E2	0xEA040303  AND	R3, R4, R3, LSL #0
0x03E6	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234.c, 121 :: 		
0x03E8	0x6803    LDR	R3, [R0, #0]
0x03EA	0xF44343C0  ORR	R3, R3, #24576
0x03EE	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_1234.c, 122 :: 		
0x03F0	0xE009    B	L___Lib_PWM_1234_PWM_TIMx_Start10
L___Lib_PWM_1234_PWM_TIMx_Start9:
;__Lib_PWM_1234.c, 125 :: 		
; tmpLongPtr start address is: 0 (R0)
0x03F2	0x6804    LDR	R4, [R0, #0]
0x03F4	0xF06F031B  MVN	R3, #27
0x03F8	0xEA040303  AND	R3, R4, R3, LSL #0
0x03FC	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234.c, 127 :: 		
0x03FE	0x6803    LDR	R3, [R0, #0]
0x0400	0xF0430360  ORR	R3, R3, #96
0x0404	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_1234.c, 128 :: 		
L___Lib_PWM_1234_PWM_TIMx_Start10:
;__Lib_PWM_1234.c, 131 :: 		
0x0406	0xF8DB3000  LDR	R3, [R11, #0]
0x040A	0xF0430301  ORR	R3, R3, #1
0x040E	0xF8CB3000  STR	R3, [R11, #0]
; PWM_Base end address is: 44 (R11)
;__Lib_PWM_1234.c, 132 :: 		
L_end_PWM_TIMx_Start:
0x0412	0xF8DDE000  LDR	LR, [SP, #0]
0x0416	0xB001    ADD	SP, SP, #4
0x0418	0x4770    BX	LR
; end of __Lib_PWM_1234_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x01C4	0xB081    SUB	SP, SP, #4
0x01C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x01CA	0x2201    MOVS	R2, #1
0x01CC	0xB252    SXTB	R2, R2
0x01CE	0x493E    LDR	R1, [PC, #248]
0x01D0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x01D2	0xF2000168  ADDW	R1, R0, #104
0x01D6	0x680B    LDR	R3, [R1, #0]
0x01D8	0xF06F6100  MVN	R1, #134217728
0x01DC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x01E0	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x01E2	0xF0036100  AND	R1, R3, #134217728
0x01E6	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x01E8	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x01EA	0xF0024100  AND	R1, R2, #-2147483648
0x01EE	0xF1B14F00  CMP	R1, #-2147483648
0x01F2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x01F4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x01F6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x01F8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x01FA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x01FC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x01FE	0xF4042170  AND	R1, R4, #983040
0x0202	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0204	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0206	0xF64F71FF  MOVW	R1, #65535
0x020A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x020E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0210	0xF4041140  AND	R1, R4, #3145728
0x0214	0xF5B11F40  CMP	R1, #3145728
0x0218	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x021A	0xF06F6170  MVN	R1, #251658240
0x021E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0222	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0224	0x492A    LDR	R1, [PC, #168]
0x0226	0x680A    LDR	R2, [R1, #0]
0x0228	0xF06F6170  MVN	R1, #251658240
0x022C	0x400A    ANDS	R2, R1
0x022E	0x4928    LDR	R1, [PC, #160]
0x0230	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0232	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0234	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0236	0xF4041180  AND	R1, R4, #1048576
0x023A	0xF5B11F80  CMP	R1, #1048576
0x023E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0240	0xF04F0103  MOV	R1, #3
0x0244	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0246	0x43C9    MVN	R1, R1
0x0248	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x024C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0250	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0252	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0254	0x0D61    LSRS	R1, R4, #21
0x0256	0x0109    LSLS	R1, R1, #4
0x0258	0xFA05F101  LSL	R1, R5, R1
0x025C	0x43C9    MVN	R1, R1
0x025E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0260	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0264	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0266	0x0D61    LSRS	R1, R4, #21
0x0268	0x0109    LSLS	R1, R1, #4
0x026A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x026E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0270	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0272	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0276	0xF1B14F00  CMP	R1, #-2147483648
0x027A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x027C	0x4913    LDR	R1, [PC, #76]
0x027E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0280	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0282	0x4913    LDR	R1, [PC, #76]
0x0284	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0286	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x028A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x028C	0xEA4F018A  LSL	R1, R10, #2
0x0290	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0294	0x6809    LDR	R1, [R1, #0]
0x0296	0xF1B13FFF  CMP	R1, #-1
0x029A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x029C	0xF1090134  ADD	R1, R9, #52
0x02A0	0xEA4F038A  LSL	R3, R10, #2
0x02A4	0x18C9    ADDS	R1, R1, R3
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0x460A    MOV	R2, R1
0x02AA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x02AE	0x6809    LDR	R1, [R1, #0]
0x02B0	0x4608    MOV	R0, R1
0x02B2	0x4611    MOV	R1, R2
0x02B4	0xF7FFFF3C  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x02B8	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x02BC	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02BE	0xF8DDE000  LDR	LR, [SP, #0]
0x02C2	0xB001    ADD	SP, SP, #4
0x02C4	0x4770    BX	LR
0x02C6	0xBF00    NOP
0x02C8	0x03004242  	RCC_APB2ENRbits+0
0x02CC	0x001C4001  	AFIO_MAPR2+0
0x02D0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0130	0xB083    SUB	SP, SP, #12
0x0132	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0136	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x013A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x013C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x013E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0142	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0144	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0146	0x4A18    LDR	R2, [PC, #96]
0x0148	0x9202    STR	R2, [SP, #8]
0x014A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x014C	0x4A17    LDR	R2, [PC, #92]
0x014E	0x9202    STR	R2, [SP, #8]
0x0150	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0152	0x4A17    LDR	R2, [PC, #92]
0x0154	0x9202    STR	R2, [SP, #8]
0x0156	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0158	0x4A16    LDR	R2, [PC, #88]
0x015A	0x9202    STR	R2, [SP, #8]
0x015C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x015E	0x4A16    LDR	R2, [PC, #88]
0x0160	0x9202    STR	R2, [SP, #8]
0x0162	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0164	0x4A15    LDR	R2, [PC, #84]
0x0166	0x9202    STR	R2, [SP, #8]
0x0168	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x016A	0x4A15    LDR	R2, [PC, #84]
0x016C	0x9202    STR	R2, [SP, #8]
0x016E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0170	0x2800    CMP	R0, #0
0x0172	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0174	0x2801    CMP	R0, #1
0x0176	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0178	0x2802    CMP	R0, #2
0x017A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x017C	0x2803    CMP	R0, #3
0x017E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0180	0x2804    CMP	R0, #4
0x0182	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0184	0x2805    CMP	R0, #5
0x0186	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0188	0x2806    CMP	R0, #6
0x018A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x018C	0x2201    MOVS	R2, #1
0x018E	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0190	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0194	0x9802    LDR	R0, [SP, #8]
0x0196	0x460A    MOV	R2, R1
0x0198	0xF8BD1004  LDRH	R1, [SP, #4]
0x019C	0xF000FCBA  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01A0	0xF8DDE000  LDR	LR, [SP, #0]
0x01A4	0xB003    ADD	SP, SP, #12
0x01A6	0x4770    BX	LR
0x01A8	0x08004001  	#1073809408
0x01AC	0x0C004001  	#1073810432
0x01B0	0x10004001  	#1073811456
0x01B4	0x14004001  	#1073812480
0x01B8	0x18004001  	#1073813504
0x01BC	0x1C004001  	#1073814528
0x01C0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_iniciaUART:
;ESC_Brushed.c, 38 :: 		void iniciaUART(){
0x0DB0	0xB081    SUB	SP, SP, #4
0x0DB2	0xF8CDE000  STR	LR, [SP, #0]
;ESC_Brushed.c, 39 :: 		UART1_Init(9600);
0x0DB6	0xF2425080  MOVW	R0, #9600
0x0DBA	0xF7FFFCC1  BL	_UART1_Init+0
;ESC_Brushed.c, 40 :: 		UART1_Enable();
0x0DBE	0xF7FFFCA5  BL	_UART1_Enable+0
;ESC_Brushed.c, 41 :: 		}
L_end_iniciaUART:
0x0DC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC6	0xB001    ADD	SP, SP, #4
0x0DC8	0x4770    BX	LR
; end of _iniciaUART
_UART1_Init:
;__Lib_UART_123.c, 304 :: 		
; baud_rate start address is: 0 (R0)
0x0740	0xB081    SUB	SP, SP, #4
0x0742	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123.c, 305 :: 		
0x0746	0x4A09    LDR	R2, [PC, #36]
0x0748	0xF2400100  MOVW	R1, #0
0x074C	0xB404    PUSH	(R2)
0x074E	0xB402    PUSH	(R1)
0x0750	0xF2400300  MOVW	R3, #0
0x0754	0xF2400200  MOVW	R2, #0
0x0758	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x075A	0x4805    LDR	R0, [PC, #20]
0x075C	0xF7FFFEE0  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x0760	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 306 :: 		
L_end_UART1_Init:
0x0762	0xF8DDE000  LDR	LR, [SP, #0]
0x0766	0xB001    ADD	SP, SP, #4
0x0768	0x4770    BX	LR
0x076A	0xBF00    NOP
0x076C	0x10F80000  	__GPIO_MODULE_USART1_PA9_10+0
0x0770	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x0520	0xB08A    SUB	SP, SP, #40
0x0522	0xF8CDE000  STR	LR, [SP, #0]
0x0526	0x9108    STR	R1, [SP, #32]
0x0528	0xF8AD3024  STRH	R3, [SP, #36]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x052C	0xF8BD4028  LDRH	R4, [SP, #40]
0x0530	0xF8AD4028  STRH	R4, [SP, #40]
; module start address is: 24 (R6)
0x0534	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_123.c, 230 :: 		
0x0536	0xAC03    ADD	R4, SP, #12
0x0538	0x9001    STR	R0, [SP, #4]
0x053A	0x4620    MOV	R0, R4
0x053C	0xF7FFFED0  BL	_RCC_GetClocksFrequency+0
0x0540	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x0542	0x4C50    LDR	R4, [PC, #320]
0x0544	0x42A0    CMP	R0, R4
0x0546	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x0548	0x2501    MOVS	R5, #1
0x054A	0xB26D    SXTB	R5, R5
0x054C	0x4C4E    LDR	R4, [PC, #312]
0x054E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x0550	0x4D4E    LDR	R5, [PC, #312]
0x0552	0x4C4F    LDR	R4, [PC, #316]
0x0554	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x0556	0x4D4F    LDR	R5, [PC, #316]
0x0558	0x4C4F    LDR	R4, [PC, #316]
0x055A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x055C	0x4D4F    LDR	R5, [PC, #316]
0x055E	0x4C50    LDR	R4, [PC, #320]
0x0560	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x0562	0x4D50    LDR	R5, [PC, #320]
0x0564	0x4C50    LDR	R4, [PC, #320]
0x0566	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x0568	0x9C06    LDR	R4, [SP, #24]
0x056A	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x056C	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x056E	0x4C4F    LDR	R4, [PC, #316]
0x0570	0x42A0    CMP	R0, R4
0x0572	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x0574	0x2501    MOVS	R5, #1
0x0576	0xB26D    SXTB	R5, R5
0x0578	0x4C4D    LDR	R4, [PC, #308]
0x057A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x057C	0x4D4D    LDR	R5, [PC, #308]
0x057E	0x4C44    LDR	R4, [PC, #272]
0x0580	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x0582	0x4D4D    LDR	R5, [PC, #308]
0x0584	0x4C44    LDR	R4, [PC, #272]
0x0586	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x0588	0x4D4C    LDR	R5, [PC, #304]
0x058A	0x4C45    LDR	R4, [PC, #276]
0x058C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x058E	0x4D4C    LDR	R5, [PC, #304]
0x0590	0x4C45    LDR	R4, [PC, #276]
0x0592	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x0594	0x9C05    LDR	R4, [SP, #20]
0x0596	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x0598	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x059A	0x4C4A    LDR	R4, [PC, #296]
0x059C	0x42A0    CMP	R0, R4
0x059E	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x05A0	0x2501    MOVS	R5, #1
0x05A2	0xB26D    SXTB	R5, R5
0x05A4	0x4C48    LDR	R4, [PC, #288]
0x05A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x05A8	0x4D48    LDR	R5, [PC, #288]
0x05AA	0x4C39    LDR	R4, [PC, #228]
0x05AC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x05AE	0x4D48    LDR	R5, [PC, #288]
0x05B0	0x4C39    LDR	R4, [PC, #228]
0x05B2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x05B4	0x4D47    LDR	R5, [PC, #284]
0x05B6	0x4C3A    LDR	R4, [PC, #232]
0x05B8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x05BA	0x4D47    LDR	R5, [PC, #284]
0x05BC	0x4C3A    LDR	R4, [PC, #232]
0x05BE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x05C0	0x9C05    LDR	R4, [SP, #20]
0x05C2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x05C4	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x05C6	0x4630    MOV	R0, R6
0x05C8	0xF7FFFDFC  BL	_GPIO_Alternate_Function_Enable+0
0x05CC	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x05CE	0xF2000510  ADDW	R5, R0, #16
0x05D2	0x2400    MOVS	R4, #0
0x05D4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x05D6	0xF2000610  ADDW	R6, R0, #16
0x05DA	0x6835    LDR	R5, [R6, #0]
0x05DC	0xF8BD4028  LDRH	R4, [SP, #40]
0x05E0	0xEA450404  ORR	R4, R5, R4, LSL #0
0x05E4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x05E6	0xF200050C  ADDW	R5, R0, #12
0x05EA	0x2400    MOVS	R4, #0
0x05EC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x05EE	0xF8BD4024  LDRH	R4, [SP, #36]
0x05F2	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x05F4	0xF8BD4024  LDRH	R4, [SP, #36]
0x05F8	0xF4446480  ORR	R4, R4, #1024
0x05FC	0xF8AD4024  STRH	R4, [SP, #36]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x0600	0xF200060C  ADDW	R6, R0, #12
0x0604	0x6835    LDR	R5, [R6, #0]
0x0606	0xF8BD4024  LDRH	R4, [SP, #36]
0x060A	0xEA450404  ORR	R4, R5, R4, LSL #0
0x060E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x0610	0xF200060C  ADDW	R6, R0, #12
0x0614	0x2501    MOVS	R5, #1
0x0616	0x6834    LDR	R4, [R6, #0]
0x0618	0xF365344D  BFI	R4, R5, #13, #1
0x061C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x061E	0xF200060C  ADDW	R6, R0, #12
0x0622	0x2501    MOVS	R5, #1
0x0624	0x6834    LDR	R4, [R6, #0]
0x0626	0xF36504C3  BFI	R4, R5, #3, #1
0x062A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x062C	0xF200060C  ADDW	R6, R0, #12
0x0630	0x2501    MOVS	R5, #1
0x0632	0x6834    LDR	R4, [R6, #0]
0x0634	0xF3650482  BFI	R4, R5, #2, #1
0x0638	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x063A	0xF2000514  ADDW	R5, R0, #20
0x063E	0x2400    MOVS	R4, #0
0x0640	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x0642	0x9D02    LDR	R5, [SP, #8]
0x0644	0x2419    MOVS	R4, #25
0x0646	0x4365    MULS	R5, R4, R5
0x0648	0x9C08    LDR	R4, [SP, #32]
0x064A	0x00A4    LSLS	R4, R4, #2
0x064C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123.c, 278 :: 		
0x0650	0x2464    MOVS	R4, #100
0x0652	0xFBB7F4F4  UDIV	R4, R7, R4
0x0656	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123.c, 280 :: 		
0x0658	0x0935    LSRS	R5, R6, #4
0x065A	0x2464    MOVS	R4, #100
0x065C	0x436C    MULS	R4, R5, R4
0x065E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123.c, 281 :: 		
0x0660	0x0124    LSLS	R4, R4, #4
0x0662	0xF2040532  ADDW	R5, R4, #50
0x0666	0x2464    MOVS	R4, #100
0x0668	0xFBB5F4F4  UDIV	R4, R5, R4
0x066C	0xF004040F  AND	R4, R4, #15
0x0670	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123.c, 283 :: 		
0x0674	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0678	0xB2A4    UXTH	R4, R4
0x067A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x067C	0xF8DDE000  LDR	LR, [SP, #0]
0x0680	0xB00A    ADD	SP, SP, #40
0x0682	0x4770    BX	LR
0x0684	0x38004001  	USART1_SR+0
0x0688	0x03384242  	RCC_APB2ENR+0
0x068C	0xFFFFFFFF  	_UART1_Write+0
0x0690	0x00142000  	_UART_Wr_Ptr+0
0x0694	0xFFFFFFFF  	_UART1_Read+0
0x0698	0x00182000  	_UART_Rd_Ptr+0
0x069C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x06A0	0x001C2000  	_UART_Rdy_Ptr+0
0x06A4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x06A8	0x00202000  	_UART_Tx_Idle_Ptr+0
0x06AC	0x44004000  	USART2_SR+0
0x06B0	0x03C44242  	RCC_APB1ENR+0
0x06B4	0xFFFFFFFF  	_UART2_Write+0
0x06B8	0xFFFFFFFF  	_UART2_Read+0
0x06BC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x06C0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x06C4	0x48004000  	USART3_SR+0
0x06C8	0x03C84242  	RCC_APB1ENR+0
0x06CC	0xFFFFFFFF  	_UART3_Write+0
0x06D0	0xFFFFFFFF  	_UART3_Read+0
0x06D4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x06D8	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 444 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02E0	0xB082    SUB	SP, SP, #8
0x02E2	0xF8CDE000  STR	LR, [SP, #0]
0x02E6	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 447 :: 		
0x02E8	0x1D19    ADDS	R1, R3, #4
0x02EA	0x9101    STR	R1, [SP, #4]
0x02EC	0xF7FFFFF2  BL	_Get_Fosc_kHz+0
0x02F0	0xF24031E8  MOVW	R1, #1000
0x02F4	0xFB00F201  MUL	R2, R0, R1
0x02F8	0x9901    LDR	R1, [SP, #4]
0x02FA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 450 :: 		
0x02FC	0x491F    LDR	R1, [PC, #124]
0x02FE	0x7809    LDRB	R1, [R1, #0]
0x0300	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0304	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 451 :: 		
0x0306	0x491E    LDR	R1, [PC, #120]
0x0308	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x030A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x030C	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 453 :: 		
0x030E	0x1D19    ADDS	R1, R3, #4
0x0310	0x6809    LDR	R1, [R1, #0]
0x0312	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x0314	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 455 :: 		
0x0316	0x4919    LDR	R1, [PC, #100]
0x0318	0x8809    LDRH	R1, [R1, #0]
0x031A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x031E	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 456 :: 		
0x0320	0x4917    LDR	R1, [PC, #92]
0x0322	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0324	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0326	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 458 :: 		
0x0328	0xF2030208  ADDW	R2, R3, #8
0x032C	0x1D19    ADDS	R1, R3, #4
0x032E	0x6809    LDR	R1, [R1, #0]
0x0330	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0332	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 460 :: 		
0x0334	0x4911    LDR	R1, [PC, #68]
0x0336	0x8809    LDRH	R1, [R1, #0]
0x0338	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x033C	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 461 :: 		
0x033E	0x4910    LDR	R1, [PC, #64]
0x0340	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0342	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0344	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 463 :: 		
0x0346	0xF203020C  ADDW	R2, R3, #12
0x034A	0x1D19    ADDS	R1, R3, #4
0x034C	0x6809    LDR	R1, [R1, #0]
0x034E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0350	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 465 :: 		
0x0352	0x490A    LDR	R1, [PC, #40]
0x0354	0x8809    LDRH	R1, [R1, #0]
0x0356	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x035A	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 466 :: 		
0x035C	0x4909    LDR	R1, [PC, #36]
0x035E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0360	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0362	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 468 :: 		
0x0364	0xF2030210  ADDW	R2, R3, #16
0x0368	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x036C	0x6809    LDR	R1, [R1, #0]
0x036E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0372	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 469 :: 		
L_end_RCC_GetClocksFrequency:
0x0374	0xF8DDE000  LDR	LR, [SP, #0]
0x0378	0xB002    ADD	SP, SP, #8
0x037A	0x4770    BX	LR
0x037C	0x10044002  	RCC_CFGRbits+0
0x0380	0x11D00000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0384	0x0ECC0000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_UART1_Enable:
;__Lib_UART_123.c, 209 :: 		
0x070C	0xB081    SUB	SP, SP, #4
0x070E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 210 :: 		
0x0712	0x4803    LDR	R0, [PC, #12]
0x0714	0xF7FFFFE2  BL	__Lib_UART_123_UARTx_Enable+0
;__Lib_UART_123.c, 211 :: 		
L_end_UART1_Enable:
0x0718	0xF8DDE000  LDR	LR, [SP, #0]
0x071C	0xB001    ADD	SP, SP, #4
0x071E	0x4770    BX	LR
0x0720	0x38004001  	USART1_SR+0
; end of _UART1_Enable
__Lib_UART_123_UARTx_Enable:
;__Lib_UART_123.c, 201 :: 		
; UART_Base start address is: 0 (R0)
0x06DC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123.c, 203 :: 		
0x06DE	0xF200030C  ADDW	R3, R0, #12
0x06E2	0x2201    MOVS	R2, #1
0x06E4	0x6819    LDR	R1, [R3, #0]
0x06E6	0xF362314D  BFI	R1, R2, #13, #1
0x06EA	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 204 :: 		
0x06EC	0xF200030C  ADDW	R3, R0, #12
0x06F0	0x2201    MOVS	R2, #1
0x06F2	0x6819    LDR	R1, [R3, #0]
0x06F4	0xF36201C3  BFI	R1, R2, #3, #1
0x06F8	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 205 :: 		
0x06FA	0xF200030C  ADDW	R3, R0, #12
; UART_Base end address is: 0 (R0)
0x06FE	0x2201    MOVS	R2, #1
0x0700	0x6819    LDR	R1, [R3, #0]
0x0702	0xF3620182  BFI	R1, R2, #2, #1
0x0706	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 206 :: 		
L_end_UARTx_Enable:
0x0708	0xB001    ADD	SP, SP, #4
0x070A	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Enable
_InitTimer2:
;ESC_Brushed.c, 15 :: 		void InitTimer2(){
;ESC_Brushed.c, 16 :: 		RCC_APB1ENR.TIM2EN = 1;
0x0A9C	0x2201    MOVS	R2, #1
0x0A9E	0xB252    SXTB	R2, R2
0x0AA0	0x4808    LDR	R0, [PC, #32]
0x0AA2	0x6002    STR	R2, [R0, #0]
;ESC_Brushed.c, 17 :: 		TIM2_CR1.CEN = 0;
0x0AA4	0x2100    MOVS	R1, #0
0x0AA6	0xB249    SXTB	R1, R1
0x0AA8	0x4807    LDR	R0, [PC, #28]
0x0AAA	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 18 :: 		TIM2_PSC = 0;
0x0AAC	0x2100    MOVS	R1, #0
0x0AAE	0x4807    LDR	R0, [PC, #28]
0x0AB0	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 19 :: 		TIM2_ARR = 199;
0x0AB2	0x21C7    MOVS	R1, #199
0x0AB4	0x4806    LDR	R0, [PC, #24]
0x0AB6	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 21 :: 		TIM2_DIER.UIE = 1;
0x0AB8	0x4806    LDR	R0, [PC, #24]
0x0ABA	0x6002    STR	R2, [R0, #0]
;ESC_Brushed.c, 22 :: 		TIM2_CR1.CEN = 1;
0x0ABC	0x4802    LDR	R0, [PC, #8]
0x0ABE	0x6002    STR	R2, [R0, #0]
;ESC_Brushed.c, 23 :: 		}
L_end_InitTimer2:
0x0AC0	0x4770    BX	LR
0x0AC2	0xBF00    NOP
0x0AC4	0x03804242  	RCC_APB1ENR+0
0x0AC8	0x00004200  	TIM2_CR1+0
0x0ACC	0x00284000  	TIM2_PSC+0
0x0AD0	0x002C4000  	TIM2_ARR+0
0x0AD4	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0A70	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0A72	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0A74	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0A76	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0A78	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0A7A	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0A7E	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0A80	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0A82	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0A84	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0A86	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0A88	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0A8A	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0A8C	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0A8E	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0A90	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0A94	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0A98	0xB001    ADD	SP, SP, #4
0x0A9A	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x09E4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x09E6	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x09E8	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x09EC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x09EE	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x09F2	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x09F6	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x09FA	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x09FE	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0A00	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x0A02	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0A06	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0A0A	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0A0C	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0A0E	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0A10	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0A14	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0A18	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0A1A	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0A1C	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0A20	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0A24	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0A26	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0A28	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0A2A	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0A2C	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0A30	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0A32	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0A34	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0A36	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0A38	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0A3A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0A3C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0A3E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0A40	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0A42	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0A44	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0A48	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0A4A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0A4C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0A4E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0A52	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x0A56	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x0A5A	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0A5C	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0A5E	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0A60	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0A62	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x0A66	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x0A6A	0xB001    ADD	SP, SP, #4
0x0A6C	0x4770    BX	LR
; end of __Mul_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x099C	0xB081    SUB	SP, SP, #4
0x099E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x09A2	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x09A4	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x09A6	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x09A8	0xF7FFFF2A  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x09AC	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x09AE	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x09B2	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x09B6	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x09B8	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x09BA	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x09BE	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x09C0	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x09C4	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x09C6	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x09CA	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x09CE	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x09D0	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x09D2	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x09D4	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x09D6	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x09DA	0xF8DDE000  LDR	LR, [SP, #0]
0x09DE	0xB001    ADD	SP, SP, #4
0x09E0	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x0800	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x0802	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x0804	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0808	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x080C	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x080E	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0810	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0814	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x0816	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x081A	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x081C	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0820	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0824	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x0826	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0828	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x082A	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x082C	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x082E	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0830	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x0832	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x0836	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0838	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x083A	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x083E	0xB001    ADD	SP, SP, #4
0x0840	0x4770    BX	LR
; end of __FloatToSignedIntegral
_SetA_Front:
;motorDriveHW95.c, 42 :: 		void SetA_Front(unsigned int _pwm){
; _pwm start address is: 0 (R0)
0x0898	0xB081    SUB	SP, SP, #4
0x089A	0xF8CDE000  STR	LR, [SP, #0]
; _pwm end address is: 0 (R0)
; _pwm start address is: 0 (R0)
;motorDriveHW95.c, 43 :: 		A1 = 1;
0x089E	0x2201    MOVS	R2, #1
0x08A0	0xB252    SXTB	R2, R2
0x08A2	0x4908    LDR	R1, [PC, #32]
0x08A4	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 44 :: 		A2 = 0;
0x08A6	0x2200    MOVS	R2, #0
0x08A8	0xB252    SXTB	R2, R2
0x08AA	0x4907    LDR	R1, [PC, #28]
0x08AC	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 45 :: 		PWM_TIM3_Set_Duty(CalcDuty(_pwm), _PWM_NON_INVERTED, _PWM_CHANNEL4);
; _pwm end address is: 0 (R0)
0x08AE	0xF7FFFFC9  BL	_CalcDuty+0
0x08B2	0x2203    MOVS	R2, #3
0x08B4	0x2100    MOVS	R1, #0
0x08B6	0xF7FFFFDF  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 46 :: 		}
L_end_SetA_Front:
0x08BA	0xF8DDE000  LDR	LR, [SP, #0]
0x08BE	0xB001    ADD	SP, SP, #4
0x08C0	0x4770    BX	LR
0x08C2	0xBF00    NOP
0x08C4	0x818C4221  	GPIOB_ODR+0
0x08C8	0x01BC4221  	GPIOA_ODR+0
; end of _SetA_Front
_CalcDuty:
;motorDriveHW95.c, 12 :: 		unsigned int CalcDuty(unsigned int _duty){
; _duty start address is: 0 (R0)
; _duty end address is: 0 (R0)
; _duty start address is: 0 (R0)
;motorDriveHW95.c, 14 :: 		aux = (_duty * pwm_ratio / 100);  /* Regra de X pra calcular o valor do duty; */
0x0844	0x4904    LDR	R1, [PC, #16]
0x0846	0x8809    LDRH	R1, [R1, #0]
0x0848	0xFB00F201  MUL	R2, R0, R1
0x084C	0xB292    UXTH	R2, R2
; _duty end address is: 0 (R0)
0x084E	0x2164    MOVS	R1, #100
0x0850	0xFBB2F1F1  UDIV	R1, R2, R1
;motorDriveHW95.c, 15 :: 		return aux;
0x0854	0xB288    UXTH	R0, R1
;motorDriveHW95.c, 16 :: 		}
L_end_CalcDuty:
0x0856	0x4770    BX	LR
0x0858	0x000C2000  	_pwm_ratio+0
; end of _CalcDuty
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x0FD8	0xB082    SUB	SP, SP, #8
0x0FDA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0FDE	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0FE0	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x0FE2	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x0FE4	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x0FE8	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x0FEA	0x4837    LDR	R0, [PC, #220]
0x0FEC	0x1840    ADDS	R0, R0, R1
0x0FEE	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x0FF0	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x0FF4	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x0FF6	0xF64B3080  MOVW	R0, #48000
0x0FFA	0x4281    CMP	R1, R0
0x0FFC	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x0FFE	0x4833    LDR	R0, [PC, #204]
0x1000	0x6800    LDR	R0, [R0, #0]
0x1002	0xF0400102  ORR	R1, R0, #2
0x1006	0x4831    LDR	R0, [PC, #196]
0x1008	0x6001    STR	R1, [R0, #0]
0x100A	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x100C	0xF64550C0  MOVW	R0, #24000
0x1010	0x4284    CMP	R4, R0
0x1012	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x1014	0x482D    LDR	R0, [PC, #180]
0x1016	0x6800    LDR	R0, [R0, #0]
0x1018	0xF0400101  ORR	R1, R0, #1
0x101C	0x482B    LDR	R0, [PC, #172]
0x101E	0x6001    STR	R1, [R0, #0]
0x1020	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x1022	0x482A    LDR	R0, [PC, #168]
0x1024	0x6801    LDR	R1, [R0, #0]
0x1026	0xF06F0007  MVN	R0, #7
0x102A	0x4001    ANDS	R1, R0
0x102C	0x4827    LDR	R0, [PC, #156]
0x102E	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x1030	0xF7FFFC8C  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x1034	0x4826    LDR	R0, [PC, #152]
0x1036	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x1038	0x4826    LDR	R0, [PC, #152]
0x103A	0xEA020100  AND	R1, R2, R0, LSL #0
0x103E	0x4826    LDR	R0, [PC, #152]
0x1040	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x1042	0xF0020001  AND	R0, R2, #1
0x1046	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1048	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x104A	0x4823    LDR	R0, [PC, #140]
0x104C	0x6800    LDR	R0, [R0, #0]
0x104E	0xF0000002  AND	R0, R0, #2
0x1052	0x2800    CMP	R0, #0
0x1054	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x1056	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1058	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x105A	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x105C	0xF4023080  AND	R0, R2, #65536
0x1060	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1062	0x481D    LDR	R0, [PC, #116]
0x1064	0x6800    LDR	R0, [R0, #0]
0x1066	0xF4003000  AND	R0, R0, #131072
0x106A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x106C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x106E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1070	0x460A    MOV	R2, R1
0x1072	0x9901    LDR	R1, [SP, #4]
0x1074	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x1076	0x9101    STR	R1, [SP, #4]
0x1078	0x4611    MOV	R1, R2
0x107A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x107C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1080	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x1082	0x4815    LDR	R0, [PC, #84]
0x1084	0x6800    LDR	R0, [R0, #0]
0x1086	0xF0407180  ORR	R1, R0, #16777216
0x108A	0x4813    LDR	R0, [PC, #76]
0x108C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x108E	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x1090	0x4811    LDR	R0, [PC, #68]
0x1092	0x6800    LDR	R0, [R0, #0]
0x1094	0xF0007000  AND	R0, R0, #33554432
0x1098	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x109A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x109C	0x460A    MOV	R2, R1
0x109E	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x10A0	0x480B    LDR	R0, [PC, #44]
0x10A2	0x6800    LDR	R0, [R0, #0]
0x10A4	0xF000010C  AND	R1, R0, #12
0x10A8	0x0090    LSLS	R0, R2, #2
0x10AA	0xF000000C  AND	R0, R0, #12
0x10AE	0x4281    CMP	R1, R0
0x10B0	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x10B2	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x10B4	0xF8DDE000  LDR	LR, [SP, #0]
0x10B8	0xB002    ADD	SP, SP, #8
0x10BA	0x4770    BX	LR
0x10BC	0x00800101  	#16842880
0x10C0	0x36020021  	#2176514
0x10C4	0x38800001  	#80000
0x10C8	0x11D00000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x10CC	0x20004002  	FLASH_ACR+0
0x10D0	0x10044002  	RCC_CFGR+0
0x10D4	0xFFFF000F  	#1048575
0x10D8	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x094C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x094E	0x480F    LDR	R0, [PC, #60]
0x0950	0x6800    LDR	R0, [R0, #0]
0x0952	0xF0400101  ORR	R1, R0, #1
0x0956	0x480D    LDR	R0, [PC, #52]
0x0958	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x095A	0x490D    LDR	R1, [PC, #52]
0x095C	0x480D    LDR	R0, [PC, #52]
0x095E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x0960	0x480A    LDR	R0, [PC, #40]
0x0962	0x6801    LDR	R1, [R0, #0]
0x0964	0x480C    LDR	R0, [PC, #48]
0x0966	0x4001    ANDS	R1, R0
0x0968	0x4808    LDR	R0, [PC, #32]
0x096A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x096C	0x4807    LDR	R0, [PC, #28]
0x096E	0x6801    LDR	R1, [R0, #0]
0x0970	0xF46F2080  MVN	R0, #262144
0x0974	0x4001    ANDS	R1, R0
0x0976	0x4805    LDR	R0, [PC, #20]
0x0978	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x097A	0x4806    LDR	R0, [PC, #24]
0x097C	0x6801    LDR	R1, [R0, #0]
0x097E	0xF46F00FE  MVN	R0, #8323072
0x0982	0x4001    ANDS	R1, R0
0x0984	0x4803    LDR	R0, [PC, #12]
0x0986	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x0988	0xB001    ADD	SP, SP, #4
0x098A	0x4770    BX	LR
0x098C	0x10004002  	RCC_CR+0
0x0990	0x0000F8FF  	#-117506048
0x0994	0x10044002  	RCC_CFGR+0
0x0998	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x10DC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x10DE	0x4902    LDR	R1, [PC, #8]
0x10E0	0x4802    LDR	R0, [PC, #8]
0x10E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x10E4	0xB001    ADD	SP, SP, #4
0x10E6	0x4770    BX	LR
0x10E8	0x38800001  	#80000
0x10EC	0x00102000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x10F0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x10F2	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x10F4	0xB001    ADD	SP, SP, #4
0x10F6	0x4770    BX	LR
; end of ___GenExcept
0x11EC	0xB500    PUSH	(R14)
0x11EE	0xF8DFB014  LDR	R11, [PC, #20]
0x11F2	0xF8DFA014  LDR	R10, [PC, #20]
0x11F6	0xF8DFC014  LDR	R12, [PC, #20]
0x11FA	0xF7FFFDC1  BL	3456
0x11FE	0xBD00    POP	(R15)
0x1200	0x4770    BX	LR
0x1202	0xBF00    NOP
0x1204	0x00002000  	#536870912
0x1208	0x000C2000  	#536870924
0x120C	0x11E00000  	#4576
0x126C	0xB500    PUSH	(R14)
0x126E	0xF8DFB010  LDR	R11, [PC, #16]
0x1272	0xF8DFA010  LDR	R10, [PC, #16]
0x1276	0xF7FFFC2F  BL	2776
0x127A	0xBD00    POP	(R15)
0x127C	0x4770    BX	LR
0x127E	0xBF00    NOP
0x1280	0x00002000  	#536870912
0x1284	0x00242000  	#536870948
_external_interrupt_PA0:
;ESC_Brushed.c, 65 :: 		void external_interrupt_PA0() iv IVT_INT_EXTI0 ics ICS_AUTO
0x0E1C	0xF84D4D04  PUSH	(R4)
0x0E20	0xB081    SUB	SP, SP, #4
0x0E22	0xF8CDE000  STR	LR, [SP, #0]
;ESC_Brushed.c, 67 :: 		if((EXTI_PR & 0x00000001) != 0) {   // PA0 (pending register PA0 set)
0x0E26	0x4823    LDR	R0, [PC, #140]
0x0E28	0x6800    LDR	R0, [R0, #0]
0x0E2A	0xF0000001  AND	R0, R0, #1
0x0E2E	0x2800    CMP	R0, #0
0x0E30	0xD03A    BEQ	L_external_interrupt_PA07
;ESC_Brushed.c, 68 :: 		if(LED == 1){
0x0E32	0x4821    LDR	R0, [PC, #132]
0x0E34	0x6800    LDR	R0, [R0, #0]
0x0E36	0xB1C0    CBZ	R0, L_external_interrupt_PA08
;ESC_Brushed.c, 69 :: 		LED = 0;
0x0E38	0x2100    MOVS	R1, #0
0x0E3A	0xB249    SXTB	R1, R1
0x0E3C	0x481E    LDR	R0, [PC, #120]
0x0E3E	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 72 :: 		EXTI_RTSR = EXTI_RTSR & 0xFFFFFFFE;       // rising edge: 4800 = 0100 1000 0000 0000 (line 14 + 11)
0x0E40	0x481E    LDR	R0, [PC, #120]
0x0E42	0x6801    LDR	R1, [R0, #0]
0x0E44	0xF06F0001  MVN	R0, #1
0x0E48	0x4001    ANDS	R1, R0
0x0E4A	0x481C    LDR	R0, [PC, #112]
0x0E4C	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 73 :: 		EXTI_FTSR = EXTI_FTSR | 0x00000001;
0x0E4E	0x481C    LDR	R0, [PC, #112]
0x0E50	0x6800    LDR	R0, [R0, #0]
0x0E52	0xF0400101  ORR	R1, R0, #1
0x0E56	0x481A    LDR	R0, [PC, #104]
0x0E58	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 74 :: 		ch1_val = 0;
0x0E5A	0x2100    MOVS	R1, #0
0x0E5C	0x4819    LDR	R0, [PC, #100]
0x0E5E	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 75 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x0E60	0xF240002C  MOVW	R0, #44
0x0E64	0xF7FFFF50  BL	_NVIC_IntEnable+0
;ESC_Brushed.c, 76 :: 		}
0x0E68	0xE018    B	L_external_interrupt_PA09
L_external_interrupt_PA08:
;ESC_Brushed.c, 78 :: 		LED = 1;
0x0E6A	0x2101    MOVS	R1, #1
0x0E6C	0xB249    SXTB	R1, R1
0x0E6E	0x4812    LDR	R0, [PC, #72]
0x0E70	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 81 :: 		EXTI_RTSR = EXTI_RTSR | 0x00000001;       // rising edge: 4800 = 0100 1000 0000 0000 (line 14 + 11)
0x0E72	0x4812    LDR	R0, [PC, #72]
0x0E74	0x6800    LDR	R0, [R0, #0]
0x0E76	0xF0400101  ORR	R1, R0, #1
0x0E7A	0x4810    LDR	R0, [PC, #64]
0x0E7C	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 82 :: 		EXTI_FTSR = EXTI_FTSR & 0xFFFFFFFE;
0x0E7E	0x4810    LDR	R0, [PC, #64]
0x0E80	0x6801    LDR	R1, [R0, #0]
0x0E82	0xF06F0001  MVN	R0, #1
0x0E86	0x4001    ANDS	R1, R0
0x0E88	0x480D    LDR	R0, [PC, #52]
0x0E8A	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 83 :: 		NVIC_IntDisable(IVT_INT_TIM2);
0x0E8C	0xF240002C  MOVW	R0, #44
0x0E90	0xF7FFFD1C  BL	_NVIC_IntDisable+0
;ESC_Brushed.c, 84 :: 		ch1_val_final = ch1_val;
0x0E94	0x480B    LDR	R0, [PC, #44]
0x0E96	0x6801    LDR	R1, [R0, #0]
0x0E98	0x480B    LDR	R0, [PC, #44]
0x0E9A	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 85 :: 		}
L_external_interrupt_PA09:
;ESC_Brushed.c, 87 :: 		EXTI_PR  |= 0x00000001;          // reset pending register PR11
0x0E9C	0x4805    LDR	R0, [PC, #20]
0x0E9E	0x6800    LDR	R0, [R0, #0]
0x0EA0	0xF0400101  ORR	R1, R0, #1
0x0EA4	0x4803    LDR	R0, [PC, #12]
0x0EA6	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 88 :: 		}
L_external_interrupt_PA07:
;ESC_Brushed.c, 89 :: 		}
L_end_external_interrupt_PA0:
0x0EA8	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAC	0xB001    ADD	SP, SP, #4
0x0EAE	0xF85D4B04  POP	(R4)
0x0EB2	0x4770    BX	LR
0x0EB4	0x04144001  	EXTI_PR+0
0x0EB8	0x01B44222  	GPIOC_ODR+0
0x0EBC	0x04084001  	EXTI_RTSR+0
0x0EC0	0x040C4001  	EXTI_FTSR+0
0x0EC4	0x00042000  	_ch1_val+0
0x0EC8	0x00002000  	_ch1_val_final+0
; end of _external_interrupt_PA0
_NVIC_IntDisable:
;__Lib_System_101_102_103.c, 261 :: 		
; ivt start address is: 0 (R0)
0x08CC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 273 :: 		
0x08CE	0x2804    CMP	R0, #4
0x08D0	0xD107    BNE	L_NVIC_IntDisable21
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 278 :: 		
0x08D2	0x491B    LDR	R1, [PC, #108]
0x08D4	0x680A    LDR	R2, [R1, #0]
0x08D6	0xF46F3180  MVN	R1, #65536
0x08DA	0x400A    ANDS	R2, R1
0x08DC	0x4918    LDR	R1, [PC, #96]
0x08DE	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 279 :: 		
0x08E0	0xE02B    B	L_NVIC_IntDisable22
L_NVIC_IntDisable21:
;__Lib_System_101_102_103.c, 280 :: 		
; ivt start address is: 0 (R0)
0x08E2	0x2805    CMP	R0, #5
0x08E4	0xD107    BNE	L_NVIC_IntDisable23
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 285 :: 		
0x08E6	0x4916    LDR	R1, [PC, #88]
0x08E8	0x680A    LDR	R2, [R1, #0]
0x08EA	0xF46F3100  MVN	R1, #131072
0x08EE	0x400A    ANDS	R2, R1
0x08F0	0x4913    LDR	R1, [PC, #76]
0x08F2	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 286 :: 		
0x08F4	0xE021    B	L_NVIC_IntDisable24
L_NVIC_IntDisable23:
;__Lib_System_101_102_103.c, 287 :: 		
; ivt start address is: 0 (R0)
0x08F6	0x2806    CMP	R0, #6
0x08F8	0xD107    BNE	L_NVIC_IntDisable25
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 292 :: 		
0x08FA	0x4911    LDR	R1, [PC, #68]
0x08FC	0x680A    LDR	R2, [R1, #0]
0x08FE	0xF46F2180  MVN	R1, #262144
0x0902	0x400A    ANDS	R2, R1
0x0904	0x490E    LDR	R1, [PC, #56]
0x0906	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 293 :: 		
0x0908	0xE017    B	L_NVIC_IntDisable26
L_NVIC_IntDisable25:
;__Lib_System_101_102_103.c, 294 :: 		
; ivt start address is: 0 (R0)
0x090A	0x280F    CMP	R0, #15
0x090C	0xD107    BNE	L_NVIC_IntDisable27
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 299 :: 		
0x090E	0x490D    LDR	R1, [PC, #52]
0x0910	0x680A    LDR	R2, [R1, #0]
0x0912	0xF06F0102  MVN	R1, #2
0x0916	0x400A    ANDS	R2, R1
0x0918	0x490A    LDR	R1, [PC, #40]
0x091A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 300 :: 		
0x091C	0xE00D    B	L_NVIC_IntDisable28
L_NVIC_IntDisable27:
;__Lib_System_101_102_103.c, 301 :: 		
; ivt start address is: 0 (R0)
0x091E	0x2810    CMP	R0, #16
0x0920	0xD30B    BCC	L_NVIC_IntDisable29
;__Lib_System_101_102_103.c, 306 :: 		
0x0922	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0926	0x0961    LSRS	R1, R4, #5
0x0928	0x008A    LSLS	R2, R1, #2
0x092A	0x4907    LDR	R1, [PC, #28]
0x092C	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 307 :: 		
0x092E	0xF004021F  AND	R2, R4, #31
0x0932	0xF04F0101  MOV	R1, #1
0x0936	0x4091    LSLS	R1, R2
0x0938	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 308 :: 		
L_NVIC_IntDisable29:
L_NVIC_IntDisable28:
L_NVIC_IntDisable26:
L_NVIC_IntDisable24:
L_NVIC_IntDisable22:
;__Lib_System_101_102_103.c, 309 :: 		
L_end_NVIC_IntDisable:
0x093A	0xB001    ADD	SP, SP, #4
0x093C	0x4770    BX	LR
0x093E	0xBF00    NOP
0x0940	0xED24E000  	SCB_SHCRS+0
0x0944	0xE010E000  	STK_CTRL+0
0x0948	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
_Timer2_interrupt:
;ESC_Brushed.c, 25 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;ESC_Brushed.c, 26 :: 		TIM2_SR.UIF = 0;
0x0FA4	0x2100    MOVS	R1, #0
0x0FA6	0xB249    SXTB	R1, R1
0x0FA8	0x4808    LDR	R0, [PC, #32]
0x0FAA	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 28 :: 		cont_Timer2++;
0x0FAC	0x4908    LDR	R1, [PC, #32]
0x0FAE	0x6808    LDR	R0, [R1, #0]
0x0FB0	0x1C42    ADDS	R2, R0, #1
0x0FB2	0x600A    STR	R2, [R1, #0]
;ESC_Brushed.c, 29 :: 		ch1_val++;
0x0FB4	0x4907    LDR	R1, [PC, #28]
0x0FB6	0x6808    LDR	R0, [R1, #0]
0x0FB8	0x1C40    ADDS	R0, R0, #1
0x0FBA	0x6008    STR	R0, [R1, #0]
;ESC_Brushed.c, 30 :: 		if(cont_Timer2 >= 15000) /* 1,5ms ou 150000us */
0x0FBC	0xF6432098  MOVW	R0, #15000
0x0FC0	0x4282    CMP	R2, R0
0x0FC2	0xD302    BCC	L_Timer2_interrupt0
;ESC_Brushed.c, 33 :: 		cont_Timer2 = 0;
0x0FC4	0x2100    MOVS	R1, #0
0x0FC6	0x4802    LDR	R0, [PC, #8]
0x0FC8	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 34 :: 		}
L_Timer2_interrupt0:
;ESC_Brushed.c, 35 :: 		}
L_end_Timer2_interrupt:
0x0FCA	0x4770    BX	LR
0x0FCC	0x02004200  	TIM2_SR+0
0x0FD0	0x00082000  	_cont_Timer2+0
0x0FD4	0x00042000  	_ch1_val+0
; end of _Timer2_interrupt
;__Lib_System_101_102_103.c,383 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0ECC	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x10F8	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x10FC	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1100	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1104	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1108	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x110C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1110	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1114	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1118	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x111C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1120	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1124	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1128	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x112C	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1130	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1134	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1138	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x113C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1140	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1144	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1148	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x114C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1150	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1154	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1158	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x115C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1160	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,419 :: __GPIO_MODULE_TIM3_CH4_PB1 [108]
0x1164	0x00000011 ;__GPIO_MODULE_TIM3_CH4_PB1+0
0x1168	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH4_PB1+4
0x116C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+8
0x1170	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+12
0x1174	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+16
0x1178	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+20
0x117C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+24
0x1180	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+28
0x1184	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+32
0x1188	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+36
0x118C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+40
0x1190	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+44
0x1194	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+48
0x1198	0x00000818 ;__GPIO_MODULE_TIM3_CH4_PB1+52
0x119C	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+56
0x11A0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+60
0x11A4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+64
0x11A8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+68
0x11AC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+72
0x11B0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+76
0x11B4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+80
0x11B8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+84
0x11BC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+88
0x11C0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+92
0x11C4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+96
0x11C8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+100
0x11CC	0x001A0C00 ;__GPIO_MODULE_TIM3_CH4_PB1+104
; end of __GPIO_MODULE_TIM3_CH4_PB1
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x11D0	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x11D4	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x11D8	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x11DC	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;ESC_Brushed.c,0 :: ?ICS_ch1_val_final [4]
0x11E0	0x00000000 ;?ICS_ch1_val_final+0
; end of ?ICS_ch1_val_final
;ESC_Brushed.c,0 :: ?ICS_ch1_val [4]
0x11E4	0x00000000 ;?ICS_ch1_val+0
; end of ?ICS_ch1_val
;ESC_Brushed.c,0 :: ?ICS_cont_Timer2 [4]
0x11E8	0x00000000 ;?ICS_cont_Timer2+0
; end of ?ICS_cont_Timer2
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01C4     [272]    _GPIO_Alternate_Function_Enable
0x02D4      [12]    _Get_Fosc_kHz
0x02E0     [168]    _RCC_GetClocksFrequency
0x0388     [146]    __Lib_PWM_1234_PWM_TIMx_Start
0x041C      [70]    __Lib_PWM_1234_PWM_TIMx_Set_Duty
0x0464     [188]    __Lib_PWM_1234_PWM_TIMx_Init
0x0520     [444]    __Lib_UART_123_UARTx_Init_Advanced
0x06DC      [48]    __Lib_UART_123_UARTx_Enable
0x070C      [24]    _UART1_Enable
0x0724      [28]    _PWM_TIM3_Start
0x0740      [52]    _UART1_Init
0x0774     [140]    _GPIO_Clk_Enable
0x0800      [66]    __FloatToSignedIntegral
0x0844      [24]    _CalcDuty
0x085C      [28]    _PWM_TIM3_Init
0x0878      [32]    _PWM_TIM3_Set_Duty
0x0898      [52]    _SetA_Front
0x08CC     [128]    _NVIC_IntDisable
0x094C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x099C      [70]    __FloatToUnsignedIntegral
0x09E4     [138]    __Mul_FP
0x0A70      [44]    __UnsignedIntegralToFloat
0x0A9C      [60]    _InitTimer2
0x0AD8      [58]    ___FillZeros
0x0B14     [500]    _GPIO_Config
0x0D08     [120]    _NVIC_IntEnable
0x0D80      [20]    ___CC2DW
0x0D94      [28]    _setA_Enable
0x0DB0      [26]    _iniciaUART
0x0DCC      [28]    _GPIO_Digital_Output
0x0DE8      [52]    _HW95_Start
0x0E1C     [176]    _external_interrupt_PA0
0x0ED0     [212]    _main
0x0FA4      [52]    _Timer2_interrupt
0x0FD8     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x10DC      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x10F0       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _ch1_val_final
0x20000004       [4]    _ch1_val
0x20000008       [4]    _cont_Timer2
0x2000000C       [2]    _pwm_ratio
0x20000010       [4]    ___System_CLOCK_IN_KHZ
0x20000014       [4]    _UART_Wr_Ptr
0x20000018       [4]    _UART_Rd_Ptr
0x2000001C       [4]    _UART_Rdy_Ptr
0x20000020       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0ECC       [4]    __Lib_System_101_102_103_ADCPrescTable
0x10F8     [108]    __GPIO_MODULE_USART1_PA9_10
0x1164     [108]    __GPIO_MODULE_TIM3_CH4_PB1
0x11D0      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x11E0       [4]    ?ICS_ch1_val_final
0x11E4       [4]    ?ICS_ch1_val
0x11E8       [4]    ?ICS_cont_Timer2
