// Seed: 1980583110
module module_0 #(
    parameter id_4 = 32'd56
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout supply0 id_2;
  inout wire id_1;
  wire _id_4;
  assign id_2 = (-1);
  wire [id_4 : id_4] id_5, id_6, id_7;
  logic [id_4 : -1] id_8;
  logic id_9 = (1);
  wire id_10;
  assign id_1 = id_9;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    output tri   id_2,
    output wand  id_3
);
  logic id_5;
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
