`timescale 1 ns / 100 ps

module Attack_tb;
	reg clk;
	reg [19:0]in;
	reg note_on;
	wire [19:0]out;
	wire start_decay;
	
	Attack dut(
		clk,
		in,
		note_on,
		out,
		start_decay
	);
	
	always begin
		clk = ~clk;
		#5;
	end
	
	always begin
		in = ~in;
		#10;
	end
	
	integer i;
	integer j;
	initial begin
		clk<=1'b1;
		in<=20'b11111111111111111111;
		note_on <= 1'b0;
		//in<= $urandom()%256;
		#10;
		for(j=0;j<4;j=j+1) begin
			note_on=1'b1;
			for(i=0; i<50; i=i+1) begin
			//in<= $urandom()%256;
			#10;
			end
			note_on=1'b0;
			#20;
		end
	$stop;
	end


endmodule