
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/654.roms_s-1613B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2910547 heartbeat IPC: 3.43578 cumulative IPC: 3.43578 (Simulation time: 0 hr 18 min 54 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2910547 (Simulation time: 0 hr 18 min 54 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 19558101 heartbeat IPC: 0.600689 cumulative IPC: 0.600689 (Simulation time: 0 hr 35 min 39 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 36208370 heartbeat IPC: 0.600591 cumulative IPC: 0.60064 (Simulation time: 0 hr 52 min 24 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 52865718 heartbeat IPC: 0.600335 cumulative IPC: 0.600538 (Simulation time: 1 hr 9 min 19 sec) 
