{COMPONENT N:\VINTAGE\PROJECTS\DUODYNE\23 PROCESSOR.6809\HARDWARE\GALS\IO-DECODER.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sun May 12 13:25:49 2024 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CPUA0 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPUA1 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPUA2 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPUA3 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CSIO {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P INT_I2C {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P A {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P A1 {Pt "I/O"}{Lq 0}{Ploc 350 20}}
   {P PAGEWR {Pt "I/O"}{Lq 0}{Ploc 350 40}}
   {P CS_I2C_W {Pt "I/O"}{Lq 0}{Ploc 350 60}}
   {P INTI2C {Pt "I/O"}{Lq 0}{Ploc 350 80}}
   {P CS_I2C {Pt "I/O"}{Lq 0}{Ploc 350 100}}
   {P RES_OUT {Pt "I/O"}{Lq 0}{Ploc 350 120}}
   {P FP_LATCH {Pt "I/O"}{Lq 0}{Ploc 350 140}}
   {P FP_LATC {Pt "I/O"}{Lq 0}{Ploc 350 160}}
   {P CS_UART {Pt "I/O"}{Lq 0}{Ploc 350 180}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 225 210}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 190}
   [Ts 15][Tj "RC"]
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 330 30}
   {Pnl 330 50}
   {Pnl 330 70}
   {Pnl 330 90}
   {Pnl 330 110}
   {Pnl 330 130}
   {Pnl 330 150}
   {Pnl 330 170}
   {Pnl 330 190}

   {Sd A 1 2 3 4 5 6 7 13 14 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 200 320 0}
   {L 130 180 100 180}
   {L 130 190 140 180 130 170}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 320 20 350 20}
   {L 320 40 350 40}
   {L 320 60 350 60}
   {L 320 80 350 80}
   {L 320 100 350 100}
   {L 320 120 350 120}
   {L 320 140 350 140}
   {L 320 160 350 160}
   {L 320 180 350 180}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CPUA0" 140 180}
   {T "CPUA1" 140 140}
   {T "CPUA2" 140 120}
   {T "CPUA3" 140 100}
   {T "CSIO" 140 80}
   {T "INT_I2C" 140 60}
   {T "CPU_RW" 140 40}
   {T "A" 140 20}
   [Tj "RC"]
   {T "A1" 310 20}
   {T "PAGEWR" 310 40}
   {T "CS_I2C_W" 310 60}
   {T "INTI2C" 310 80}
   {T "CS_I2C" 310 100}
   {T "RES_OUT" 310 120}
   {T "FP_LATCH" 310 140}
   {T "FP_LATC" 310 160}
   {T "CS_UART" 310 180}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 225 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD N:\VINTAGE\PROJECTS\DUODYNE\23 PROCESSOR.6809\HARDWARE\GALS\IO-DECODER 225 200}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CPUA0
   }
   {N CPUA1
   }
   {N CPUA2
   }
   {N CPUA3
   }
   {N CSIO
   }
   {N INT_I2C
   }
   {N CPU_RW
   }
   {N A
   }
   {N A1
   }
   {N PAGEWR
   }
   {N CS_I2C_W
   }
   {N INTI2C
   }
   {N CS_I2C
   }
   {N RES_OUT
   }
   {N FP_LATCH
   }
   {N FP_LATC
   }
   {N CS_UART
   }
  }

  {SUBCOMP
  }
 }
}
