@misc{AWRY,
  author  = "Alex Martens",
  title   = "{Are We RTOS Yet?}",
  note    = "Accessed March 22, 2023",
  url     = "https://arewertosyet.com/",
}

@misc{Bern,
  author  = "Stefan LÃ¼thi",
  title   = "{Bern RTOS}",
  note    = "Accessed March 22, 2023",
  url     = "https://bern-rtos.org/",
}

@misc{Embassy,
  author  = "Dario Nieuwenhuis",
  title   = "{Embassy}",
  note    = "Accessed March 22, 2023",
  url     = "https://github.com/embassy-rs/embassy",
}

@misc{Drone,
  author  = "Valentine Valyaeff",
  title   = "{Drone}",
  note    = "Accessed March 22, 2023",
  url     = "https://www.drone-os.com/",
}

@misc{Hubris,
  author  = "Oxide Computer Company",
  title   = "{Hubris Reference}",
  note    = "Accessed March 22, 2023",
  url     = "https://hubris.oxide.computer/reference/",
}


@misc{Tock,
  author  = "Amit Levy",
  title   = "{Tock}",
  note    = "Accessed March 22, 2023",
  url     = "https://www.tockos.org/",
}


@misc{RTIC,
  author  = "Per Lindgren",
  title   = "{Are We RTOS Yet?}",
  note    = "Accessed March 22, 2023",
  url     = "https://rtic.rs/1/book/en/",
}

@misc{RustEmbedded,
  author  = "Rust on Embedded Devices Working Group",
  title   = "{The Embedded Rust Book}",
  note    = "Accessed March 27, 2023",
  url     = "https://docs.rust-embedded.org/book/start/registers.html",
}

@misc{RISCVRuntimeOriginal,
  author  = "Rust on Embedded Devices Working Group",
  title   = "{Rust RISC-V Runtime Crate}",
  note    = "Accessed March 27, 2023",
  url     = "https://github.com/rust-embedded/riscv-rt",
}

@misc{RISCVRuntimeCustom,
  author  = "Noah Zarro",
  title   = "{Rust RISC-V Runtime Crate}",
  note    = "Accessed March 27, 2023",
  url     = "https://github.com/rust-embedded/riscv-rt",
}

@misc{NVIC,
  author  = "ARM",
  title   = "{Arm Cortex-M3 Processor Technical Reference Manual}",
  note    = "Accessed March 28, 2023",
  url     = "https://developer.arm.com/documentation/100165/0201/Nested-Vectored-Interrupt-Controller?lang=en",
}


@misc{CLIC,
  author  = "RISC-V",
  title   = "{Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extensions}",
  note    = "Accessed March 28, 2023",
  url     = "https://github.com/riscv/riscv-fast-interrupt",
}

@misc{RISCVinterruptAttribute,
  author  = "GCC",
  title   = "{RISC-V Function Attributes}",
  note    = "Accessed March 28, 2023",
  url     = "https://gcc.gnu.org/onlinedocs/gcc/RISC-V-Function-Attributes.html",
}

@misc{ARMRegisters,
  author  = "ARM",
  title   = "{Core registers}",
  note    = "Accessed March 29, 2023",
  url     = "https://developer.arm.com/documentation/dui0552/a/the-cortex-m3-processor/programmers-model/core-registers",
}

@misc{RISCVIntegerABI,
  author  = "RISC-V Non-ISA Specifications",
  title   = "{RISC-V Calling Conventions}",
  note    = "Accessed March 29, 2023",
  url     = "https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc",
}

@misc{RISCVEmbeddedABI,
  author  = "RISC-V Non-ISA Specifications",
  title   = "{Proposal for a RISC-V Embedded ABI (EABI)}",
  note    = "Accessed March 29, 2023",
  url     = "https://github.com/riscv-non-isa/riscv-eabi-spec/blob/master/EABI.adoc",
}

@misc{RISCVEExtension,
  author  = "RISC-V International",
  title   = "{Recently Ratified Extensions}",
  note    = "Accessed March 29, 2023",
  url     = "https://wiki.riscv.org/display/HOME/Recently+Ratified+Extensions",
}

@misc{llvmRISCVEExtension,
  author  = "Wang Pengcheng",
  title   = "{RISCV CodeGen of RVE and ilp32e/lp64e ABIs}",
  note    = "Accessed March 29, 2023",
  url     = "https://reviews.llvm.org/D70401",
}

@misc{RustWikipedia,
  author  = "Wikipedia",
  title   = "{Rust (programming language)}",
  note    = "Accessed March 31, 2023",
  url     = "https://en.wikipedia.org/wiki/Rust_(programming_language)",
}

@misc{MemeorySafety70,
  author  = "Catalin Cimpanu",
  title   = "{Microsoft: 70 percent of all security bugs are memory safety issues}",
  note    = "Accessed March 31, 2023",
  url     = "https://www.zdnet.com/article/microsoft-70-percent-of-all-security-bugs-are-memory-safety-issues/",
}

@misc{MicrosoftRust,
  author  = "Thomas Claburn",
  title   = "{In Rust We Trust: Microsoft Azure CTO shuns C and C++}",
  note    = "Accessed March 31, 2023",
  url     = "https://www.theregister.com/2022/09/20/rust_microsoft_c/",
}

@misc{GoogleRust,
  author  = "Liam Tung",
  title   = "{Programming languages: How Google is using Rust to reduce memory safety vulnerabilities in Android}",
  note    = "Accessed March 31, 2023",
  url     = "https://www.zdnet.com/article/google-after-using-rust-we-slashed-android-memory-safety-vulnerabilities/",
}

@misc{LinuxRust,
  author  = "Steven J. Vaughan-Nichols",
  title   = "{Rust in the Linux Kernel}",
  note    = "Accessed March 31, 2023",
  url     = "https://thenewstack.io/rust-in-the-linux-kernel/",
}
