
18_uart_tx-interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003f8  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005f0  080005f8  000105f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005f0  080005f0  000105f8  2**0
                  CONTENTS
  4 .ARM          00000000  080005f0  080005f0  000105f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005f0  080005f8  000105f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005f0  080005f0  000105f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080005f4  080005f4  000105f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000105f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080005f8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080005f8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000105f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001360  00000000  00000000  00010626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005fb  00000000  00000000  00011986  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000178  00000000  00000000  00011f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000120  00000000  00000000  00012100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e239  00000000  00000000  00012220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001c3a  00000000  00000000  00030459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7c9a  00000000  00000000  00032093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9d2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000448  00000000  00000000  000d9d80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000000 	.word	0x20000000
 8000214:	00000000 	.word	0x00000000
 8000218:	080005d8 	.word	0x080005d8

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000004 	.word	0x20000004
 8000234:	080005d8 	.word	0x080005d8

08000238 <set_pin_mode>:
 *      Author: st
 */
#include "gpio.h"

void set_pin_mode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000238:	b480      	push	{r7}
 800023a:	b089      	sub	sp, #36	; 0x24
 800023c:	af00      	add	r7, sp, #0
 800023e:	60f8      	str	r0, [r7, #12]
 8000240:	60b9      	str	r1, [r7, #8]
 8000242:	607a      	str	r2, [r7, #4]
	 *
	 * Mode = 0b10 = 0x2
	 * 2 << 16 ==> bit16 = 0, bit17 = 1
	 * */

	MODIFY_REG(GPIOx->MODER, (0x3<<(POSITION_VAL(Pin)*2U)), (Mode<<(POSITION_VAL(Pin)*2U)));
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	68ba      	ldr	r2, [r7, #8]
 800024a:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800024c:	697a      	ldr	r2, [r7, #20]
 800024e:	fa92 f2a2 	rbit	r2, r2
 8000252:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000254:	693a      	ldr	r2, [r7, #16]
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	0052      	lsls	r2, r2, #1
 800025e:	2103      	movs	r1, #3
 8000260:	fa01 f202 	lsl.w	r2, r1, r2
 8000264:	43d2      	mvns	r2, r2
 8000266:	401a      	ands	r2, r3
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800026c:	69fb      	ldr	r3, [r7, #28]
 800026e:	fa93 f3a3 	rbit	r3, r3
 8000272:	61bb      	str	r3, [r7, #24]
  return result;
 8000274:	69bb      	ldr	r3, [r7, #24]
 8000276:	fab3 f383 	clz	r3, r3
 800027a:	b2db      	uxtb	r3, r3
 800027c:	005b      	lsls	r3, r3, #1
 800027e:	6879      	ldr	r1, [r7, #4]
 8000280:	fa01 f303 	lsl.w	r3, r1, r3
 8000284:	431a      	orrs	r2, r3
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	601a      	str	r2, [r3, #0]
}
 800028a:	bf00      	nop
 800028c:	3724      	adds	r7, #36	; 0x24
 800028e:	46bd      	mov	sp, r7
 8000290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000294:	4770      	bx	lr
	...

08000298 <user_leds_init>:
#include "led.h"
#include "stm32f7xx.h"



void user_leds_init(void){
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  RCC->AHB1ENR |= GPIOB_CLK_EN;
 800029c:	4b17      	ldr	r3, [pc, #92]	; (80002fc <user_leds_init+0x64>)
 800029e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a0:	4a16      	ldr	r2, [pc, #88]	; (80002fc <user_leds_init+0x64>)
 80002a2:	f043 0302 	orr.w	r3, r3, #2
 80002a6:	6313      	str	r3, [r2, #48]	; 0x30

  // Set PB0 as output
  GPIOB->MODER |= (1U<<0);
 80002a8:	4b15      	ldr	r3, [pc, #84]	; (8000300 <user_leds_init+0x68>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a14      	ldr	r2, [pc, #80]	; (8000300 <user_leds_init+0x68>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1U<<1);
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <user_leds_init+0x68>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a11      	ldr	r2, [pc, #68]	; (8000300 <user_leds_init+0x68>)
 80002ba:	f023 0302 	bic.w	r3, r3, #2
 80002be:	6013      	str	r3, [r2, #0]

  // Set PB7 as output
  GPIOB->MODER |= (1U<<14);
 80002c0:	4b0f      	ldr	r3, [pc, #60]	; (8000300 <user_leds_init+0x68>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a0e      	ldr	r2, [pc, #56]	; (8000300 <user_leds_init+0x68>)
 80002c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002ca:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1U<<15);
 80002cc:	4b0c      	ldr	r3, [pc, #48]	; (8000300 <user_leds_init+0x68>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a0b      	ldr	r2, [pc, #44]	; (8000300 <user_leds_init+0x68>)
 80002d2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80002d6:	6013      	str	r3, [r2, #0]

  // Set PB14 as output
  GPIOB->MODER |= (1U<<28);
 80002d8:	4b09      	ldr	r3, [pc, #36]	; (8000300 <user_leds_init+0x68>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a08      	ldr	r2, [pc, #32]	; (8000300 <user_leds_init+0x68>)
 80002de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002e2:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1U<<29);
 80002e4:	4b06      	ldr	r3, [pc, #24]	; (8000300 <user_leds_init+0x68>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a05      	ldr	r2, [pc, #20]	; (8000300 <user_leds_init+0x68>)
 80002ea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80002ee:	6013      	str	r3, [r2, #0]
}
 80002f0:	bf00      	nop
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	40023800 	.word	0x40023800
 8000300:	40020400 	.word	0x40020400

08000304 <main>:
#include "led.h"

static void uart_tx_callback(void);

int main(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  user_leds_init();
 8000308:	f7ff ffc6 	bl	8000298 <user_leds_init>
  uart3_tx_interrupt_init();
 800030c:	f000 f85e 	bl	80003cc <uart3_tx_interrupt_init>

  while(1){
 8000310:	e7fe      	b.n	8000310 <main+0xc>
	...

08000314 <uart_tx_callback>:

  }
}

static void uart_tx_callback(void){
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  // Write value into transmit data register
  USART3->TDR = 'A';
 8000318:	4b03      	ldr	r3, [pc, #12]	; (8000328 <uart_tx_callback+0x14>)
 800031a:	2241      	movs	r2, #65	; 0x41
 800031c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800031e:	bf00      	nop
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40004800 	.word	0x40004800

0800032c <USART3_IRQHandler>:

void USART3_IRQHandler(void){
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
  // Check if TXE interrupt occurred
  if((USART3->ISR & ISR_TXE) == ISR_TXE){
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <USART3_IRQHandler+0x18>)
 8000332:	69db      	ldr	r3, [r3, #28]
 8000334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000338:	2b80      	cmp	r3, #128	; 0x80
 800033a:	d101      	bne.n	8000340 <USART3_IRQHandler+0x14>
    // Do something
    uart_tx_callback();
 800033c:	f7ff ffea 	bl	8000314 <uart_tx_callback>
  }
}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	40004800 	.word	0x40004800

08000348 <set_ahb1_periph_clock>:
 *      Author: st
 */
#include "rcc.h"

void set_ahb1_periph_clock(uint32_t periphs)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->AHB1ENR, periphs);
 8000350:	4b05      	ldr	r3, [pc, #20]	; (8000368 <set_ahb1_periph_clock+0x20>)
 8000352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000354:	4904      	ldr	r1, [pc, #16]	; (8000368 <set_ahb1_periph_clock+0x20>)
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	4313      	orrs	r3, r2
 800035a:	630b      	str	r3, [r1, #48]	; 0x30
}
 800035c:	bf00      	nop
 800035e:	370c      	adds	r7, #12
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr
 8000368:	40023800 	.word	0x40023800

0800036c <set_apb1_periph_clock>:
{
	SET_BIT(RCC->AHB2ENR, periphs);
}

void set_apb1_periph_clock(uint32_t periphs)
{
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	SET_BIT(RCC->APB1ENR, periphs);
 8000374:	4b05      	ldr	r3, [pc, #20]	; (800038c <set_apb1_periph_clock+0x20>)
 8000376:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000378:	4904      	ldr	r1, [pc, #16]	; (800038c <set_apb1_periph_clock+0x20>)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4313      	orrs	r3, r2
 800037e:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000380:	bf00      	nop
 8000382:	370c      	adds	r7, #12
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr
 800038c:	40023800 	.word	0x40023800

08000390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800039a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db0b      	blt.n	80003ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	f003 021f 	and.w	r2, r3, #31
 80003a8:	4907      	ldr	r1, [pc, #28]	; (80003c8 <__NVIC_EnableIRQ+0x38>)
 80003aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003ae:	095b      	lsrs	r3, r3, #5
 80003b0:	2001      	movs	r0, #1
 80003b2:	fa00 f202 	lsl.w	r2, r0, r2
 80003b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80003ba:	bf00      	nop
 80003bc:	370c      	adds	r7, #12
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	e000e100 	.word	0xe000e100

080003cc <uart3_tx_interrupt_init>:
  return ch;
}


void uart3_tx_interrupt_init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	// 1.Enable clock access to GPIOD
	set_ahb1_periph_clock(GPIODEN);
 80003d0:	2008      	movs	r0, #8
 80003d2:	f7ff ffb9 	bl	8000348 <set_ahb1_periph_clock>

	// 2.Set PD8 to mode to alternate function
	set_pin_mode(GPIOD, UART3_TX, GPIO_ALTERNATE_MODE);
 80003d6:	2202      	movs	r2, #2
 80003d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003dc:	481e      	ldr	r0, [pc, #120]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003de:	f7ff ff2b 	bl	8000238 <set_pin_mode>

	// 3. Set alternate function to USART
	GPIOD->AFR[1] |= (1U<<0);
 80003e2:	4b1d      	ldr	r3, [pc, #116]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003e6:	4a1c      	ldr	r2, [pc, #112]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003e8:	f043 0301 	orr.w	r3, r3, #1
 80003ec:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<1);
 80003ee:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003f2:	4a19      	ldr	r2, [pc, #100]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003f4:	f043 0302 	orr.w	r3, r3, #2
 80003f8:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |= (1U<<2);
 80003fa:	4b17      	ldr	r3, [pc, #92]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 80003fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003fe:	4a16      	ldr	r2, [pc, #88]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 8000400:	f043 0304 	orr.w	r3, r3, #4
 8000404:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] &=~ (1U<<3);
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 8000408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800040a:	4a13      	ldr	r2, [pc, #76]	; (8000458 <uart3_tx_interrupt_init+0x8c>)
 800040c:	f023 0308 	bic.w	r3, r3, #8
 8000410:	6253      	str	r3, [r2, #36]	; 0x24

	// Enable clock to the USART3 module
	set_apb1_periph_clock(USART3EN);
 8000412:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000416:	f7ff ffa9 	bl	800036c <set_apb1_periph_clock>

	// Configure USART parameters
	config_uart_parameters(USART3, UART_DATAWIDTH_8B, UART_PARITY_NONE, UART_STOPBITS_1);
 800041a:	2300      	movs	r3, #0
 800041c:	2200      	movs	r2, #0
 800041e:	2100      	movs	r1, #0
 8000420:	480e      	ldr	r0, [pc, #56]	; (800045c <uart3_tx_interrupt_init+0x90>)
 8000422:	f000 f855 	bl	80004d0 <config_uart_parameters>
  set_uart_transfer_direction(USART3, USART_CR1_TE);
 8000426:	2108      	movs	r1, #8
 8000428:	480c      	ldr	r0, [pc, #48]	; (800045c <uart3_tx_interrupt_init+0x90>)
 800042a:	f000 f82b 	bl	8000484 <set_uart_transfer_direction>

	// Set baudrate
  uart_set_baudrate(USART3, 16000000, 115200);
 800042e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000432:	490b      	ldr	r1, [pc, #44]	; (8000460 <uart3_tx_interrupt_init+0x94>)
 8000434:	4809      	ldr	r0, [pc, #36]	; (800045c <uart3_tx_interrupt_init+0x90>)
 8000436:	f000 f838 	bl	80004aa <uart_set_baudrate>

	// Enable USART
  /*USART3->CR1 |= USART_CR1_UE;*/
  // SET_BIT(USART3->CR1, USART_CR1_UE);
  uart_enable(USART3);
 800043a:	4808      	ldr	r0, [pc, #32]	; (800045c <uart3_tx_interrupt_init+0x90>)
 800043c:	f000 f812 	bl	8000464 <uart_enable>

  // Enable UART TXE interrupt
  USART3->CR1 |= CR1_TXEIE;
 8000440:	4b06      	ldr	r3, [pc, #24]	; (800045c <uart3_tx_interrupt_init+0x90>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a05      	ldr	r2, [pc, #20]	; (800045c <uart3_tx_interrupt_init+0x90>)
 8000446:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800044a:	6013      	str	r3, [r2, #0]

  // Enable UART interrupt in NVIC
  NVIC_EnableIRQ(USART3_IRQn);
 800044c:	2027      	movs	r0, #39	; 0x27
 800044e:	f7ff ff9f 	bl	8000390 <__NVIC_EnableIRQ>
}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40020c00 	.word	0x40020c00
 800045c:	40004800 	.word	0x40004800
 8000460:	00f42400 	.word	0x00f42400

08000464 <uart_enable>:
  USARTx->TDR = value;
}


static void uart_enable(USART_TypeDef *USARTx)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	f043 0201 	orr.w	r2, r3, #1
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	601a      	str	r2, [r3, #0]
}
 8000478:	bf00      	nop
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000482:	4770      	bx	lr

08000484 <set_uart_transfer_direction>:

static void set_uart_transfer_direction(USART_TypeDef *USARTx, uint32_t TransferDirection)
{
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	f023 020c 	bic.w	r2, r3, #12
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	431a      	orrs	r2, r3
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	601a      	str	r2, [r3, #0]
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr

080004aa <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	b084      	sub	sp, #16
 80004ae:	af00      	add	r7, sp, #0
 80004b0:	60f8      	str	r0, [r7, #12]
 80004b2:	60b9      	str	r1, [r7, #8]
 80004b4:	607a      	str	r2, [r7, #4]
  USARTx->BRR = compute_uart_div(PeriphClk, BaudRate);
 80004b6:	6879      	ldr	r1, [r7, #4]
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	f000 f82b 	bl	8000514 <compute_uart_div>
 80004be:	4603      	mov	r3, r0
 80004c0:	461a      	mov	r2, r3
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	60da      	str	r2, [r3, #12]
}
 80004c6:	bf00      	nop
 80004c8:	3710      	adds	r7, #16
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <config_uart_parameters>:

static void config_uart_parameters(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity, uint32_t StopBits)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
 80004dc:	603b      	str	r3, [r7, #0]
	MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	681a      	ldr	r2, [r3, #0]
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <config_uart_parameters+0x40>)
 80004e4:	4013      	ands	r3, r2
 80004e6:	6879      	ldr	r1, [r7, #4]
 80004e8:	68ba      	ldr	r2, [r7, #8]
 80004ea:	430a      	orrs	r2, r1
 80004ec:	431a      	orrs	r2, r3
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	601a      	str	r2, [r3, #0]

	MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	431a      	orrs	r2, r3
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	605a      	str	r2, [r3, #4]
}
 8000502:	bf00      	nop
 8000504:	3714      	adds	r7, #20
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	efffe9ff 	.word	0xefffe9ff

08000514 <compute_uart_div>:


uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
  return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	085a      	lsrs	r2, r3, #1
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	441a      	add	r2, r3
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	fbb2 f3f3 	udiv	r3, r2, r3
 800052c:	b29b      	uxth	r3, r3
}
 800052e:	4618      	mov	r0, r3
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
	...

0800053c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800053c:	480d      	ldr	r0, [pc, #52]	; (8000574 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800053e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000540:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000544:	480c      	ldr	r0, [pc, #48]	; (8000578 <LoopForever+0x6>)
  ldr r1, =_edata
 8000546:	490d      	ldr	r1, [pc, #52]	; (800057c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000548:	4a0d      	ldr	r2, [pc, #52]	; (8000580 <LoopForever+0xe>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800054c:	e002      	b.n	8000554 <LoopCopyDataInit>

0800054e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800054e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000552:	3304      	adds	r3, #4

08000554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000558:	d3f9      	bcc.n	800054e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055a:	4a0a      	ldr	r2, [pc, #40]	; (8000584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800055c:	4c0a      	ldr	r4, [pc, #40]	; (8000588 <LoopForever+0x16>)
  movs r3, #0
 800055e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000560:	e001      	b.n	8000566 <LoopFillZerobss>

08000562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000564:	3204      	adds	r2, #4

08000566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000568:	d3fb      	bcc.n	8000562 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800056a:	f000 f811 	bl	8000590 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800056e:	f7ff fec9 	bl	8000304 <main>

08000572 <LoopForever>:

LoopForever:
  b LoopForever
 8000572:	e7fe      	b.n	8000572 <LoopForever>
  ldr   r0, =_estack
 8000574:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800057c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000580:	080005f8 	.word	0x080005f8
  ldr r2, =_sbss
 8000584:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000588:	2000001c 	.word	0x2000001c

0800058c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800058c:	e7fe      	b.n	800058c <ADC_IRQHandler>
	...

08000590 <__libc_init_array>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	4d0d      	ldr	r5, [pc, #52]	; (80005c8 <__libc_init_array+0x38>)
 8000594:	4c0d      	ldr	r4, [pc, #52]	; (80005cc <__libc_init_array+0x3c>)
 8000596:	1b64      	subs	r4, r4, r5
 8000598:	10a4      	asrs	r4, r4, #2
 800059a:	2600      	movs	r6, #0
 800059c:	42a6      	cmp	r6, r4
 800059e:	d109      	bne.n	80005b4 <__libc_init_array+0x24>
 80005a0:	4d0b      	ldr	r5, [pc, #44]	; (80005d0 <__libc_init_array+0x40>)
 80005a2:	4c0c      	ldr	r4, [pc, #48]	; (80005d4 <__libc_init_array+0x44>)
 80005a4:	f000 f818 	bl	80005d8 <_init>
 80005a8:	1b64      	subs	r4, r4, r5
 80005aa:	10a4      	asrs	r4, r4, #2
 80005ac:	2600      	movs	r6, #0
 80005ae:	42a6      	cmp	r6, r4
 80005b0:	d105      	bne.n	80005be <__libc_init_array+0x2e>
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80005b8:	4798      	blx	r3
 80005ba:	3601      	adds	r6, #1
 80005bc:	e7ee      	b.n	800059c <__libc_init_array+0xc>
 80005be:	f855 3b04 	ldr.w	r3, [r5], #4
 80005c2:	4798      	blx	r3
 80005c4:	3601      	adds	r6, #1
 80005c6:	e7f2      	b.n	80005ae <__libc_init_array+0x1e>
 80005c8:	080005f0 	.word	0x080005f0
 80005cc:	080005f0 	.word	0x080005f0
 80005d0:	080005f0 	.word	0x080005f0
 80005d4:	080005f4 	.word	0x080005f4

080005d8 <_init>:
 80005d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005da:	bf00      	nop
 80005dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005de:	bc08      	pop	{r3}
 80005e0:	469e      	mov	lr, r3
 80005e2:	4770      	bx	lr

080005e4 <_fini>:
 80005e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005e6:	bf00      	nop
 80005e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ea:	bc08      	pop	{r3}
 80005ec:	469e      	mov	lr, r3
 80005ee:	4770      	bx	lr
