{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597721917300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597721917300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 11:38:37 2020 " "Processing started: Tue Aug 18 11:38:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597721917300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1597721917300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ifu_top -c ifu_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ifu_top -c ifu_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1597721917300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1597721917563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1597721917563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../if_reg/if_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721925039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597721925039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721925042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597721925042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_top " "Found entity 1: ifu_top" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721925044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1597721925044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ifu_top " "Elaborating entity \"ifu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1597721925069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if bus_if:bus_if_0 " "Elaborating entity \"bus_if\" for hierarchy \"bus_if:bus_if_0\"" {  } { { "ifu_top.v" "bus_if_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597721925103 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement warning at bus_if.v(126): incomplete case statement has no default case item" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1597721925105 "|ifu_top|bus_if:bus_if_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1597721925105 "|ifu_top|bus_if:bus_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg if_reg:if_reg_0 " "Elaborating entity \"if_reg\" for hierarchy \"if_reg:if_reg_0\"" {  } { { "ifu_top.v" "if_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1597721925106 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1597721925235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597721925314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 11:38:45 2020 " "Processing ended: Tue Aug 18 11:38:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597721925314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597721925314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597721925314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1597721925314 ""}
