module dff_async_reset_tb;
wire q;
reg data, reset;
reg clk, enable;

dff_async_reset uut (.data(data), .clk(clk), .enable(enable), .reset(reset), .q(q));

initial begin
$timeformat(-9, 1, "ns", 6); #1;
data = 1'b0;
enable = 1'b0;
reset = 1'b1; //active low reset
q = 1'b0;
#9
en = 1'b1;
#10;
data = 1'b1;
#10;
data = 1'b0;
#10;
enable = 1'b0;
#10;
enable = 1'b1;
#5;
data = 1'b1;
#5;
reset = 1'b0;
#5;
reset = 1'b1;
#5;
end

always 
#5; clk = !clk; //clock cycle is 10 ns

always @(data or enable or reset)
	$display("t=%t enable=%b data=%b reset=%b q=%b", $time, enable, data, reset, q);
	
endmodule
