digraph "CFG for '_Z16resetArrayKernelP13__hip_surfacemm' function" {
	label="CFG for '_Z16resetArrayKernelP13__hip_surfacemm' function";

	Node0x5ce3fa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = zext i32 %12 to i64\l  %22 = icmp ult i64 %21, %1\l  %23 = zext i32 %20 to i64\l  %24 = icmp ult i64 %23, %2\l  %25 = select i1 %22, i1 %24, i1 false\l  br i1 %25, label %26, label %59\l|{<s0>T|<s1>F}}"];
	Node0x5ce3fa0:s0 -> Node0x5ce7500;
	Node0x5ce3fa0:s1 -> Node0x5ce7590;
	Node0x5ce7500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%26:\l26:                                               \l  %27 = shl i32 %12, 2\l  %28 = bitcast %struct.__hip_surface addrspace(1)* %0 to i32 addrspace(1)*\l  %29 = addrspacecast i32 addrspace(1)* %28 to i32 addrspace(4)*\l  %30 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 8\l  %31 = load i32, i32 addrspace(4)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %32 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 9\l  %33 = load i32, i32 addrspace(4)* %32, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %34 = icmp eq i32 %31, 4\l  br i1 %34, label %35, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5ce7500:s0 -> Node0x5ce8480;
	Node0x5ce7500:s1 -> Node0x5ce8510;
	Node0x5ce8480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%35:\l35:                                               \l  %36 = sdiv i32 %27, 3\l  br label %42\l}"];
	Node0x5ce8480 -> Node0x5ce86e0;
	Node0x5ce8510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%37:\l37:                                               \l  %38 = sext i32 %31 to i64\l  %39 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE9FormatLUT, i64 0, i64 %38\l  %40 = load i32, i32 addrspace(4)* %39, align 4, !tbaa !11\l  %41 = ashr i32 %27, %40\l  br label %42\l}"];
	Node0x5ce8510 -> Node0x5ce86e0;
	Node0x5ce86e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%42:\l42:                                               \l  %43 = phi i32 [ %36, %35 ], [ %41, %37 ]\l  %44 = sext i32 %33 to i64\l  %45 = lshr i64 4176, %44\l  %46 = and i64 %45, 1\l  %47 = icmp eq i64 %46, 0\l  br i1 %47, label %50, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5ce86e0:s0 -> Node0x5ce8e80;
	Node0x5ce86e0:s1 -> Node0x5ce8ed0;
	Node0x5ce8ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%48:\l48:                                               \l  %49 = sdiv i32 %43, 3\l  br label %54\l}"];
	Node0x5ce8ed0 -> Node0x5ce90a0;
	Node0x5ce8e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%50:\l50:                                               \l  %51 = getelementptr inbounds [20 x i32], [20 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE8OrderLUT, i64 0, i64 %44\l  %52 = load i32, i32 addrspace(4)* %51, align 4, !tbaa !11\l  %53 = ashr i32 %43, %52\l  br label %54\l}"];
	Node0x5ce8e80 -> Node0x5ce90a0;
	Node0x5ce90a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%54:\l54:                                               \l  %55 = phi i32 [ %49, %48 ], [ %53, %50 ]\l  %56 = bitcast %struct.__hip_surface addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %57 = addrspacecast \<8 x i32\> addrspace(1)* %56 to \<8 x i32\> addrspace(4)*\l  %58 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %57, align 32, !tbaa !15,\l... !amdgpu.noclobber !5\l  tail call void @llvm.amdgcn.image.store.2d.v4f32.i32(\<4 x float\>\l... zeroinitializer, i32 15, i32 %55, i32 %20, \<8 x i32\> %58, i32 0, i32 0)\l  br label %59\l}"];
	Node0x5ce90a0 -> Node0x5ce7590;
	Node0x5ce7590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%59:\l59:                                               \l  ret void\l}"];
}
