Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/program/Verilog/VerilogHDLexp/counter/stimulus_isim_beh.exe -prj F:/program/Verilog/VerilogHDLexp/counter/stimulus_beh.prj work.stimulus work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/program/Verilog/VerilogHDLexp/counter/edge_dff.v" into library work
Analyzing Verilog file "F:/program/Verilog/VerilogHDLexp/counter/T_FF.v" into library work
Analyzing Verilog file "F:/program/Verilog/VerilogHDLexp/counter/counter.v" into library work
Analyzing Verilog file "F:/program/Verilog/VerilogHDLexp/counter/stimulus.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module edge_dff
Compiling module T_FF
Compiling module counter
Compiling module stimulus
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable F:/program/Verilog/VerilogHDLexp/counter/stimulus_isim_beh.exe
Fuse Memory Usage: 28988 KB
Fuse CPU Usage: 1279 ms
