#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: clockwork_standard_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "clockwork_standard_compute_units.h_merged_compute_units.h_merged_compute_units.h"

#include "hw_classes.h"

struct in_pw_math_in_oc02_merged598_0_to_in_in_ld29_merged623_48_cache {
	// RAM Box: {[11, 1979], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_1_to_in_in_ld29_merged623_49_cache {
	// RAM Box: {[10, 1978], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_2_to_in_in_ld29_merged623_50_cache {
	// RAM Box: {[9, 1977], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_3_to_in_in_ld29_merged623_51_cache {
	// RAM Box: {[8, 1976], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_4_to_in_in_ld29_merged623_52_cache {
	// RAM Box: {[7, 1975], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_5_to_in_in_ld29_merged623_53_cache {
	// RAM Box: {[6, 1974], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_6_to_in_in_ld29_merged623_54_cache {
	// RAM Box: {[5, 1973], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_7_to_in_in_ld29_merged623_55_cache {
	// RAM Box: {[4, 1972], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_8_to_in_in_ld29_merged623_56_cache {
	// RAM Box: {[3, 1971], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_9_to_in_in_ld29_merged623_57_cache {
	// RAM Box: {[2, 1970], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_10_to_in_in_ld29_merged623_58_cache {
	// RAM Box: {[1, 1969], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_11_to_in_in_ld29_merged623_59_cache {
	// RAM Box: {[0, 1968], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_12_to_in_in_ld29_merged623_60_cache {
	// RAM Box: {[-1, 1967], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_13_to_in_in_ld29_merged623_61_cache {
	// RAM Box: {[-2, 1966], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_14_to_in_in_ld29_merged623_62_cache {
	// RAM Box: {[-3, 1965], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_pw_math_in_oc02_merged598_15_to_in_in_ld29_merged623_63_cache {
	// RAM Box: {[-4, 1964], [-4, 1083]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_cache {
  // # of banks: 16
  in_pw_math_in_oc02_merged598_0_to_in_in_ld29_merged623_48_cache in_pw_math_in_oc02_merged598_0_to_in_in_ld29_merged623_48;
  in_pw_math_in_oc02_merged598_1_to_in_in_ld29_merged623_49_cache in_pw_math_in_oc02_merged598_1_to_in_in_ld29_merged623_49;
  in_pw_math_in_oc02_merged598_2_to_in_in_ld29_merged623_50_cache in_pw_math_in_oc02_merged598_2_to_in_in_ld29_merged623_50;
  in_pw_math_in_oc02_merged598_3_to_in_in_ld29_merged623_51_cache in_pw_math_in_oc02_merged598_3_to_in_in_ld29_merged623_51;
  in_pw_math_in_oc02_merged598_4_to_in_in_ld29_merged623_52_cache in_pw_math_in_oc02_merged598_4_to_in_in_ld29_merged623_52;
  in_pw_math_in_oc02_merged598_5_to_in_in_ld29_merged623_53_cache in_pw_math_in_oc02_merged598_5_to_in_in_ld29_merged623_53;
  in_pw_math_in_oc02_merged598_6_to_in_in_ld29_merged623_54_cache in_pw_math_in_oc02_merged598_6_to_in_in_ld29_merged623_54;
  in_pw_math_in_oc02_merged598_7_to_in_in_ld29_merged623_55_cache in_pw_math_in_oc02_merged598_7_to_in_in_ld29_merged623_55;
  in_pw_math_in_oc02_merged598_8_to_in_in_ld29_merged623_56_cache in_pw_math_in_oc02_merged598_8_to_in_in_ld29_merged623_56;
  in_pw_math_in_oc02_merged598_9_to_in_in_ld29_merged623_57_cache in_pw_math_in_oc02_merged598_9_to_in_in_ld29_merged623_57;
  in_pw_math_in_oc02_merged598_10_to_in_in_ld29_merged623_58_cache in_pw_math_in_oc02_merged598_10_to_in_in_ld29_merged623_58;
  in_pw_math_in_oc02_merged598_11_to_in_in_ld29_merged623_59_cache in_pw_math_in_oc02_merged598_11_to_in_in_ld29_merged623_59;
  in_pw_math_in_oc02_merged598_12_to_in_in_ld29_merged623_60_cache in_pw_math_in_oc02_merged598_12_to_in_in_ld29_merged623_60;
  in_pw_math_in_oc02_merged598_13_to_in_in_ld29_merged623_61_cache in_pw_math_in_oc02_merged598_13_to_in_in_ld29_merged623_61;
  in_pw_math_in_oc02_merged598_14_to_in_in_ld29_merged623_62_cache in_pw_math_in_oc02_merged598_14_to_in_in_ld29_merged623_62;
  in_pw_math_in_oc02_merged598_15_to_in_in_ld29_merged623_63_cache in_pw_math_in_oc02_merged598_15_to_in_in_ld29_merged623_63;
};



inline void in_pw_math_in_oc02_merged598_0_write(hw_uint<32> & in_pw_math_in_oc02_merged598_0, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_0_to_in_in_ld29_merged623_48.push(in_pw_math_in_oc02_merged598_0);
}

inline void in_pw_math_in_oc02_merged598_1_write(hw_uint<32> & in_pw_math_in_oc02_merged598_1, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_1_to_in_in_ld29_merged623_49.push(in_pw_math_in_oc02_merged598_1);
}

inline void in_pw_math_in_oc02_merged598_10_write(hw_uint<32> & in_pw_math_in_oc02_merged598_10, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_10_to_in_in_ld29_merged623_58.push(in_pw_math_in_oc02_merged598_10);
}

inline void in_pw_math_in_oc02_merged598_11_write(hw_uint<32> & in_pw_math_in_oc02_merged598_11, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_11_to_in_in_ld29_merged623_59.push(in_pw_math_in_oc02_merged598_11);
}

inline void in_pw_math_in_oc02_merged598_12_write(hw_uint<32> & in_pw_math_in_oc02_merged598_12, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_12_to_in_in_ld29_merged623_60.push(in_pw_math_in_oc02_merged598_12);
}

inline void in_pw_math_in_oc02_merged598_13_write(hw_uint<32> & in_pw_math_in_oc02_merged598_13, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_13_to_in_in_ld29_merged623_61.push(in_pw_math_in_oc02_merged598_13);
}

inline void in_pw_math_in_oc02_merged598_14_write(hw_uint<32> & in_pw_math_in_oc02_merged598_14, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_14_to_in_in_ld29_merged623_62.push(in_pw_math_in_oc02_merged598_14);
}

inline void in_pw_math_in_oc02_merged598_15_write(hw_uint<32> & in_pw_math_in_oc02_merged598_15, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_15_to_in_in_ld29_merged623_63.push(in_pw_math_in_oc02_merged598_15);
}

inline void in_pw_math_in_oc02_merged598_2_write(hw_uint<32> & in_pw_math_in_oc02_merged598_2, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_2_to_in_in_ld29_merged623_50.push(in_pw_math_in_oc02_merged598_2);
}

inline void in_pw_math_in_oc02_merged598_3_write(hw_uint<32> & in_pw_math_in_oc02_merged598_3, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_3_to_in_in_ld29_merged623_51.push(in_pw_math_in_oc02_merged598_3);
}

inline void in_pw_math_in_oc02_merged598_4_write(hw_uint<32> & in_pw_math_in_oc02_merged598_4, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_4_to_in_in_ld29_merged623_52.push(in_pw_math_in_oc02_merged598_4);
}

inline void in_pw_math_in_oc02_merged598_5_write(hw_uint<32> & in_pw_math_in_oc02_merged598_5, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_5_to_in_in_ld29_merged623_53.push(in_pw_math_in_oc02_merged598_5);
}

inline void in_pw_math_in_oc02_merged598_6_write(hw_uint<32> & in_pw_math_in_oc02_merged598_6, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_6_to_in_in_ld29_merged623_54.push(in_pw_math_in_oc02_merged598_6);
}

inline void in_pw_math_in_oc02_merged598_7_write(hw_uint<32> & in_pw_math_in_oc02_merged598_7, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_7_to_in_in_ld29_merged623_55.push(in_pw_math_in_oc02_merged598_7);
}

inline void in_pw_math_in_oc02_merged598_8_write(hw_uint<32> & in_pw_math_in_oc02_merged598_8, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_8_to_in_in_ld29_merged623_56.push(in_pw_math_in_oc02_merged598_8);
}

inline void in_pw_math_in_oc02_merged598_9_write(hw_uint<32> & in_pw_math_in_oc02_merged598_9, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc02_merged598_9_to_in_in_ld29_merged623_57.push(in_pw_math_in_oc02_merged598_9);
}

inline hw_uint<32>  in_in_ld29_merged623_48_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_48 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[11 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_0 = in.in_pw_math_in_oc02_merged598_0_to_in_in_ld29_merged623_48.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_0;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_49_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_49 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[10 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_1 = in.in_pw_math_in_oc02_merged598_1_to_in_in_ld29_merged623_49.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_1;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_50_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_50 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[9 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_2 = in.in_pw_math_in_oc02_merged598_2_to_in_in_ld29_merged623_50.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_2;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_51_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_51 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[8 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_3 = in.in_pw_math_in_oc02_merged598_3_to_in_in_ld29_merged623_51.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_3;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_52_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_52 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[7 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_4 = in.in_pw_math_in_oc02_merged598_4_to_in_in_ld29_merged623_52.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_4;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_53_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_53 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[6 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_5 = in.in_pw_math_in_oc02_merged598_5_to_in_in_ld29_merged623_53.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_5;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_54_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_54 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[5 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_6 = in.in_pw_math_in_oc02_merged598_6_to_in_in_ld29_merged623_54.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_6;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_55_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_55 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[4 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_7 = in.in_pw_math_in_oc02_merged598_7_to_in_in_ld29_merged623_55.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_7;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_56_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_56 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[3 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_8 = in.in_pw_math_in_oc02_merged598_8_to_in_in_ld29_merged623_56.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_8;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_57_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_57 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[2 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_9 = in.in_pw_math_in_oc02_merged598_9_to_in_in_ld29_merged623_57.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_9;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_58_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_58 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[1 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_10 = in.in_pw_math_in_oc02_merged598_10_to_in_in_ld29_merged623_58.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_10;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_59_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_59 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_11 = in.in_pw_math_in_oc02_merged598_11_to_in_in_ld29_merged623_59.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_11;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_60_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_60 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[-1 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_12 = in.in_pw_math_in_oc02_merged598_12_to_in_in_ld29_merged623_60.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_12;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_61_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_61 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[-2 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_13 = in.in_pw_math_in_oc02_merged598_13_to_in_in_ld29_merged623_61.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_13;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_62_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_62 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[-3 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_14 = in.in_pw_math_in_oc02_merged598_14_to_in_in_ld29_merged623_62.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_14;
  return 0;
}

inline hw_uint<32>  in_in_ld29_merged623_63_select(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_in_ld29_merged623_63 read pattern: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> in[-4 + 16in_ld29, -4 + in_ld30] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Read schedule : { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
  // Write schedule: { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
  auto value_in_pw_math_in_oc02_merged598_15 = in.in_pw_math_in_oc02_merged598_15_to_in_in_ld29_merged623_63.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc02_merged598_15;
  return 0;
}

// # of bundles = 2
// in_ld29_merged623_read
//	in_in_ld29_merged623_48
//	in_in_ld29_merged623_49
//	in_in_ld29_merged623_50
//	in_in_ld29_merged623_51
//	in_in_ld29_merged623_52
//	in_in_ld29_merged623_53
//	in_in_ld29_merged623_54
//	in_in_ld29_merged623_55
//	in_in_ld29_merged623_56
//	in_in_ld29_merged623_57
//	in_in_ld29_merged623_58
//	in_in_ld29_merged623_59
//	in_in_ld29_merged623_60
//	in_in_ld29_merged623_61
//	in_in_ld29_merged623_62
//	in_in_ld29_merged623_63
inline hw_uint<512> in_in_ld29_merged623_read_bundle_read(in_cache& in, int root, int in_ld30, int in_ld29, int dynamic_address) {
  // # of ports in bundle: 16
    // in_in_ld29_merged623_48
    // in_in_ld29_merged623_49
    // in_in_ld29_merged623_50
    // in_in_ld29_merged623_51
    // in_in_ld29_merged623_52
    // in_in_ld29_merged623_53
    // in_in_ld29_merged623_54
    // in_in_ld29_merged623_55
    // in_in_ld29_merged623_56
    // in_in_ld29_merged623_57
    // in_in_ld29_merged623_58
    // in_in_ld29_merged623_59
    // in_in_ld29_merged623_60
    // in_in_ld29_merged623_61
    // in_in_ld29_merged623_62
    // in_in_ld29_merged623_63

	hw_uint<512> result;
	hw_uint<32>  in_in_ld29_merged623_48_res = in_in_ld29_merged623_48_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<0, 512>(result, in_in_ld29_merged623_48_res);
	hw_uint<32>  in_in_ld29_merged623_49_res = in_in_ld29_merged623_49_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<32, 512>(result, in_in_ld29_merged623_49_res);
	hw_uint<32>  in_in_ld29_merged623_50_res = in_in_ld29_merged623_50_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<64, 512>(result, in_in_ld29_merged623_50_res);
	hw_uint<32>  in_in_ld29_merged623_51_res = in_in_ld29_merged623_51_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<96, 512>(result, in_in_ld29_merged623_51_res);
	hw_uint<32>  in_in_ld29_merged623_52_res = in_in_ld29_merged623_52_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<128, 512>(result, in_in_ld29_merged623_52_res);
	hw_uint<32>  in_in_ld29_merged623_53_res = in_in_ld29_merged623_53_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<160, 512>(result, in_in_ld29_merged623_53_res);
	hw_uint<32>  in_in_ld29_merged623_54_res = in_in_ld29_merged623_54_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<192, 512>(result, in_in_ld29_merged623_54_res);
	hw_uint<32>  in_in_ld29_merged623_55_res = in_in_ld29_merged623_55_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<224, 512>(result, in_in_ld29_merged623_55_res);
	hw_uint<32>  in_in_ld29_merged623_56_res = in_in_ld29_merged623_56_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<256, 512>(result, in_in_ld29_merged623_56_res);
	hw_uint<32>  in_in_ld29_merged623_57_res = in_in_ld29_merged623_57_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<288, 512>(result, in_in_ld29_merged623_57_res);
	hw_uint<32>  in_in_ld29_merged623_58_res = in_in_ld29_merged623_58_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<320, 512>(result, in_in_ld29_merged623_58_res);
	hw_uint<32>  in_in_ld29_merged623_59_res = in_in_ld29_merged623_59_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<352, 512>(result, in_in_ld29_merged623_59_res);
	hw_uint<32>  in_in_ld29_merged623_60_res = in_in_ld29_merged623_60_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<384, 512>(result, in_in_ld29_merged623_60_res);
	hw_uint<32>  in_in_ld29_merged623_61_res = in_in_ld29_merged623_61_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<416, 512>(result, in_in_ld29_merged623_61_res);
	hw_uint<32>  in_in_ld29_merged623_62_res = in_in_ld29_merged623_62_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<448, 512>(result, in_in_ld29_merged623_62_res);
	hw_uint<32>  in_in_ld29_merged623_63_res = in_in_ld29_merged623_63_select(in, root, in_ld30, in_ld29, dynamic_address);
	set_at<480, 512>(result, in_in_ld29_merged623_63_res);
	return result;
}

// pw_math_in_oc02_merged598_write
//	in_pw_math_in_oc02_merged598_0
//	in_pw_math_in_oc02_merged598_1
//	in_pw_math_in_oc02_merged598_2
//	in_pw_math_in_oc02_merged598_3
//	in_pw_math_in_oc02_merged598_4
//	in_pw_math_in_oc02_merged598_5
//	in_pw_math_in_oc02_merged598_6
//	in_pw_math_in_oc02_merged598_7
//	in_pw_math_in_oc02_merged598_8
//	in_pw_math_in_oc02_merged598_9
//	in_pw_math_in_oc02_merged598_10
//	in_pw_math_in_oc02_merged598_11
//	in_pw_math_in_oc02_merged598_12
//	in_pw_math_in_oc02_merged598_13
//	in_pw_math_in_oc02_merged598_14
//	in_pw_math_in_oc02_merged598_15
inline void in_pw_math_in_oc02_merged598_write_bundle_write(hw_uint<512>& pw_math_in_oc02_merged598_write, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
	hw_uint<32>  in_pw_math_in_oc02_merged598_0_res = pw_math_in_oc02_merged598_write.extract<0, 31>();
	in_pw_math_in_oc02_merged598_0_write(in_pw_math_in_oc02_merged598_0_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_1_res = pw_math_in_oc02_merged598_write.extract<32, 63>();
	in_pw_math_in_oc02_merged598_1_write(in_pw_math_in_oc02_merged598_1_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_2_res = pw_math_in_oc02_merged598_write.extract<64, 95>();
	in_pw_math_in_oc02_merged598_2_write(in_pw_math_in_oc02_merged598_2_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_3_res = pw_math_in_oc02_merged598_write.extract<96, 127>();
	in_pw_math_in_oc02_merged598_3_write(in_pw_math_in_oc02_merged598_3_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_4_res = pw_math_in_oc02_merged598_write.extract<128, 159>();
	in_pw_math_in_oc02_merged598_4_write(in_pw_math_in_oc02_merged598_4_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_5_res = pw_math_in_oc02_merged598_write.extract<160, 191>();
	in_pw_math_in_oc02_merged598_5_write(in_pw_math_in_oc02_merged598_5_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_6_res = pw_math_in_oc02_merged598_write.extract<192, 223>();
	in_pw_math_in_oc02_merged598_6_write(in_pw_math_in_oc02_merged598_6_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_7_res = pw_math_in_oc02_merged598_write.extract<224, 255>();
	in_pw_math_in_oc02_merged598_7_write(in_pw_math_in_oc02_merged598_7_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_8_res = pw_math_in_oc02_merged598_write.extract<256, 287>();
	in_pw_math_in_oc02_merged598_8_write(in_pw_math_in_oc02_merged598_8_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_9_res = pw_math_in_oc02_merged598_write.extract<288, 319>();
	in_pw_math_in_oc02_merged598_9_write(in_pw_math_in_oc02_merged598_9_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_10_res = pw_math_in_oc02_merged598_write.extract<320, 351>();
	in_pw_math_in_oc02_merged598_10_write(in_pw_math_in_oc02_merged598_10_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_11_res = pw_math_in_oc02_merged598_write.extract<352, 383>();
	in_pw_math_in_oc02_merged598_11_write(in_pw_math_in_oc02_merged598_11_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_12_res = pw_math_in_oc02_merged598_write.extract<384, 415>();
	in_pw_math_in_oc02_merged598_12_write(in_pw_math_in_oc02_merged598_12_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_13_res = pw_math_in_oc02_merged598_write.extract<416, 447>();
	in_pw_math_in_oc02_merged598_13_write(in_pw_math_in_oc02_merged598_13_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_14_res = pw_math_in_oc02_merged598_write.extract<448, 479>();
	in_pw_math_in_oc02_merged598_14_write(in_pw_math_in_oc02_merged598_14_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
	hw_uint<32>  in_pw_math_in_oc02_merged598_15_res = pw_math_in_oc02_merged598_write.extract<480, 511>();
	in_pw_math_in_oc02_merged598_15_write(in_pw_math_in_oc02_merged598_15_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void pw_math_in_oc02_merged598(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_oc, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02) {
  // Dynamic address computation

	// Consume: in_oc
	auto in_oc__lp__lp_16_m_pw_math_in_oc02__p__15_rp___p___m_4_rp__c_______lp_pw_math_in_oc01__p___m_4_rp__value = in_oc.read();
	auto compute_result = pw_math_in_oc02_cu596(in_oc__lp__lp_16_m_pw_math_in_oc02__p__15_rp___p___m_4_rp__c_______lp_pw_math_in_oc01__p___m_4_rp__value);
	// Produce: in
	in_pw_math_in_oc02_merged598_write_bundle_write(/* arg names */compute_result, in, root, pw_math_in_oc01, pw_math_in_oc02, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_ld29_merged623(in_cache& in, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_to_gp_228, int root, int in_ld30, int in_ld29) {
  // Dynamic address computation

	// Consume: in
	auto in__lp__lp_16_m_in_ld29__p__15_rp___p___m_4_rp__c_______lp_in_ld30__p___m_4_rp__value = in_in_ld29_merged623_read_bundle_read(in/* source_delay */, root, in_ld30, in_ld29, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in_ld29_cu622(in__lp__lp_16_m_in_ld29__p__15_rp___p___m_4_rp__c_______lp_in_ld30__p___m_4_rp__value);
	// Produce: in_to_gp_228
	in_to_gp_228.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_ld30_pw_math_in_oc01_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_to_gp_228) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_ld30_pw_math_in_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
//   { in_ld29_merged623[root = 0, in_ld30, in_ld29] -> [in_ld30, in_ld29, 1] : 0 <= in_ld30 <= 1087 and 0 <= in_ld29 <= 123 }
// Condition for in_ld29_merged623(((-1 + i2 == 0) && (i0 >= 0) && (1087 - i0 >= 0) && (i1 >= 0) && (123 - i1 >= 0)))
//   { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
// Condition for pw_math_in_oc02_merged598(((i2 == 0) && (i0 >= 0) && (1087 - i0 >= 0) && (i1 >= 0) && (123 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1087; c0 += 1)
  for (int c1 = 0; c1 <= 123; c1 += 1) {
    pw_math_in_oc02_merged598(0, c0, c1);
    in_ld29_merged623(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 1087; c0 += 1)
	  for (int c1 = 0; c1 <= 123; c1 += 1) {
	    pw_math_in_oc02_merged598(in_oc /* buf name */, in, 0, c0, c1);
	    in_ld29_merged623(in /* buf name */, in_to_gp_228, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_in_ld30_pw_math_in_oc01__wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_to_gp_228, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_in_ld30_pw_math_in_oc01_(in_oc, in_to_gp_228);
  }
}
#include "hw_classes.h"

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_FIFO_buf64_cache {
  // # of banks: 16
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62;
  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_cache stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63;
};



inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8);
}

inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_write(hw_uint<32> & stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
  stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57.push(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9);
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[15 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[14 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[13 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[12 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[11 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[10 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[9 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[8 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[7 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[6 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[5 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[4 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[3 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[2 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[1 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_select(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63 read pattern: { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> stencil_3_FIFO_buf64[16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Read schedule : { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
  // Write schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
  auto value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15 = stencil_3_FIFO_buf64.stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_to_stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63.peek(/* one reader or all rams */ 0);
  return value_stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15;
  return 0;
}

// # of bundles = 2
// pw_math_stencil_32426_merged613_read
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62
//	stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63
inline hw_uint<512> stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_read_bundle_read(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int pw_math_stencil_32425, int pw_math_stencil_32426, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62
    // stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63

	hw_uint<512> result;
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<0, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_48_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<32, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_49_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<64, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_50_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<96, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_51_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<128, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_52_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<160, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_53_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<192, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_54_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<224, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_55_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<256, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_56_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<288, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_57_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<320, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_58_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<352, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_59_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<384, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_60_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<416, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_61_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<448, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_62_res);
	hw_uint<32>  stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_res = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_select(stencil_3_FIFO_buf64, root, pw_math_stencil_32425, pw_math_stencil_32426, dynamic_address);
	set_at<480, 512>(result, stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_63_res);
	return result;
}

// stencil_3_to_gp_144_ld65_merged627_write
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14
//	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15
inline void stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_write_bundle_write(hw_uint<512>& stencil_3_to_gp_144_ld65_merged627_write, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65, int dynamic_address) {
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_res = stencil_3_to_gp_144_ld65_merged627_write.extract<0, 31>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_0_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_res = stencil_3_to_gp_144_ld65_merged627_write.extract<32, 63>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_1_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_res = stencil_3_to_gp_144_ld65_merged627_write.extract<64, 95>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_2_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_res = stencil_3_to_gp_144_ld65_merged627_write.extract<96, 127>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_3_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_res = stencil_3_to_gp_144_ld65_merged627_write.extract<128, 159>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_4_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_res = stencil_3_to_gp_144_ld65_merged627_write.extract<160, 191>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_5_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_res = stencil_3_to_gp_144_ld65_merged627_write.extract<192, 223>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_6_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_res = stencil_3_to_gp_144_ld65_merged627_write.extract<224, 255>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_7_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_res = stencil_3_to_gp_144_ld65_merged627_write.extract<256, 287>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_8_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_res = stencil_3_to_gp_144_ld65_merged627_write.extract<288, 319>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_9_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_res = stencil_3_to_gp_144_ld65_merged627_write.extract<320, 351>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_10_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_res = stencil_3_to_gp_144_ld65_merged627_write.extract<352, 383>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_11_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_res = stencil_3_to_gp_144_ld65_merged627_write.extract<384, 415>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_12_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_res = stencil_3_to_gp_144_ld65_merged627_write.extract<416, 447>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_13_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_res = stencil_3_to_gp_144_ld65_merged627_write.extract<448, 479>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_14_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
	hw_uint<32>  stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_res = stencil_3_to_gp_144_ld65_merged627_write.extract<480, 511>();
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_write(stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_15_res, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, dynamic_address);
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void stencil_3_to_gp_144_ld65_merged627(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_3_to_gp_144, stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, int root, int stencil_3_to_gp_144_ld66, int stencil_3_to_gp_144_ld65) {
  // Dynamic address computation

	// Consume: stencil_3_to_gp_144
	auto stencil_3_to_gp_144__lp_16_m_stencil_3_to_gp_144_ld65__p__15_rp__c____stencil_3_to_gp_144_ld66_value = stencil_3_to_gp_144.read();
	auto compute_result = stencil_3_to_gp_144_ld65_cu626(stencil_3_to_gp_144__lp_16_m_stencil_3_to_gp_144_ld65__p__15_rp__c____stencil_3_to_gp_144_ld66_value);
	// Produce: stencil_3_FIFO_buf64
	stencil_3_FIFO_buf64_stencil_3_to_gp_144_ld65_merged627_write_bundle_write(/* arg names */compute_result, stencil_3_FIFO_buf64, root, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_stencil_32426_merged613(stencil_3_FIFO_buf64_cache& stencil_3_FIFO_buf64, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */out, int root, int pw_math_stencil_32425, int pw_math_stencil_32426) {
  // Dynamic address computation

	// Consume: stencil_3_FIFO_buf64
	auto stencil_3_FIFO_buf64__lp_16_m_pw_math_stencil_32426__p__15_rp__c____pw_math_stencil_32425_value = stencil_3_FIFO_buf64_pw_math_stencil_32426_merged613_read_bundle_read(stencil_3_FIFO_buf64/* source_delay */, root, pw_math_stencil_32425, pw_math_stencil_32426, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_stencil_32426_cu611(stencil_3_FIFO_buf64__lp_16_m_pw_math_stencil_32426__p__15_rp__c____pw_math_stencil_32425_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_pw_math_stencil_32425_stencil_3_to_gp_144_ld66_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_3_to_gp_144, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_pw_math_stencil_32425_stencil_3_to_gp_144_ld66__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_3_FIFO_buf64_cache stencil_3_FIFO_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
//   { stencil_3_to_gp_144_ld65_merged627[root = 0, stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65] -> [stencil_3_to_gp_144_ld66, stencil_3_to_gp_144_ld65, 0] : 0 <= stencil_3_to_gp_144_ld66 <= 1079 and 0 <= stencil_3_to_gp_144_ld65 <= 119 }
// Condition for stencil_3_to_gp_144_ld65_merged627(((i2 == 0) && (i0 >= 0) && (1079 - i0 >= 0) && (i1 >= 0) && (119 - i1 >= 0)))
//   { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> [pw_math_stencil_32425, pw_math_stencil_32426, 1] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
// Condition for pw_math_stencil_32426_merged613(((-1 + i2 == 0) && (i0 >= 0) && (1079 - i0 >= 0) && (i1 >= 0) && (119 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1079; c0 += 1)
  for (int c1 = 0; c1 <= 119; c1 += 1) {
    stencil_3_to_gp_144_ld65_merged627(0, c0, c1);
    pw_math_stencil_32426_merged613(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 1079; c0 += 1)
	  for (int c1 = 0; c1 <= 119; c1 += 1) {
	    stencil_3_to_gp_144_ld65_merged627(stencil_3_to_gp_144 /* buf name */, stencil_3_FIFO_buf64, 0, c0, c1);
	    pw_math_stencil_32426_merged613(stencil_3_FIFO_buf64 /* buf name */, out, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_pw_math_stencil_32425_stencil_3_to_gp_144_ld66__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_3_to_gp_144, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_pw_math_stencil_32425_stencil_3_to_gp_144_ld66_(stencil_3_to_gp_144, out);
  }
}
#include "hw_classes.h"

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9_cache {
	// RAM Box: {[11, 1963], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9_cache {
	// RAM Box: {[10, 1962], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9_cache {
	// RAM Box: {[9, 1961], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9_cache {
	// RAM Box: {[8, 1960], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9_cache {
	// RAM Box: {[7, 1959], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9_cache {
	// RAM Box: {[6, 1958], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9_cache {
	// RAM Box: {[5, 1957], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9_cache {
	// RAM Box: {[4, 1956], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9_cache {
	// RAM Box: {[3, 1955], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9_cache {
	// RAM Box: {[2, 1954], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9_cache {
	// RAM Box: {[1, 1953], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9_cache {
	// RAM Box: {[0, 1952], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9_cache {
	// RAM Box: {[-1, 1951], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9_cache {
	// RAM Box: {[-2, 1950], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 4
  // 0, 1, 125, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 123> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 123> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_125() {
		return f4;
	}

	inline hw_uint<32>  peek_248() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_249() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9_cache {
	// RAM Box: {[-3, 1965], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 6
  // 0, 1, 124, 125, 248, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 122> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_125() {
		return f6;
	}

	inline hw_uint<32>  peek_247() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_248() {
		return f8;
	}

	inline hw_uint<32>  peek_249() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9_cache {
	// RAM Box: {[-4, 1964], [-4, 1083]}
	// Capacity: 250
	// # of read delays: 6
  // 0, 1, 124, 125, 248, 249
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 122> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_125() {
		return f6;
	}

	inline hw_uint<32>  peek_247() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_248() {
		return f8;
	}

	inline hw_uint<32>  peek_249() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf48_cache {
  // # of banks: 16
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9;
  in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9_cache in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9;
};



inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_192, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_192);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_193, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_193);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_194, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_194);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_195, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_195);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_196, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_196);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_197, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_197);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_198, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_198);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_199, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_199);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_200, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_200);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_201, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_201);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_202, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_202);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_203, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_203);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_204, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_204);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_205, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_205);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_206, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_206);
}

inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_write(hw_uint<32> & in_FIFO_buf48_in_to_gp_228_ld49_merged631_207, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
  in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.push(in_FIFO_buf48_in_to_gp_228_ld49_merged631_207);
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_100_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_100 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_101_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_101 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_102_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_102 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_103_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_103 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_104_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_104 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_105_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_105 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_106_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_106 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_107_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_107 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_108_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_108 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_109_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_109 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_110_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_110 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_111_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_111 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_112_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_112 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_113_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_113 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_114_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_114 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_115_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_115 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_116_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_116 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_117_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_117 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_118_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_118 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_119_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_119 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_120_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_120 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_121_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_121 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_122_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_122 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_123_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_123 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_124_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_124 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_125_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_125 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_126_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_126 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_127_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_127 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_128_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_128 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[5 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_198;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_129_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_129 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_130_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_130 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_131_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_131 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_132_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_132 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_133_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_133 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_134_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_134 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_135_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_135 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_136_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_136 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_137_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_137 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[4 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_199;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_138_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_138 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_139_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_139 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_140_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_140 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_141_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_141 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_142_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_142 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_143_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_143 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_144_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_144 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_145_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_145 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_146_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_146 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[3 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_200;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_147_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_147 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_148_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_148 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_149_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_149 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_150_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_150 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_151_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_151 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_152_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_152 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_153_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_153 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_154_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_154 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_155_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_155 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_201;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_156_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_156 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_157_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_157 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_158_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_158 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_159_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_159 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_160_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_160 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_161_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_161 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_162_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_162 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_163_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_163 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_164_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_164 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_202;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_165_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_165 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_166_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_166 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_167_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_167 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_168_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_168 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_169_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_169 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_170_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_170 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_171_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_171 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_172_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_172 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_173_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_173 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_203;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_174_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_174 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_175_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_175 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_176_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_176 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_177_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_177 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_178_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_178 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_179_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_179 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_180_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_180 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_181_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_181 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_182_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_182 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-1 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_204;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_183_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_183 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-4 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_184_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_184 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-4 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_185_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_185 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-4 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_186_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_186 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_187_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_187 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_188_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_188 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-3 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_189_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_189 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_190_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_190 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_191_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_191 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[-2 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_205;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_48_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_48 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_49_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_49 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_50_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_50 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_51_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_51 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_248();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_52_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_52 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_124();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_53_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_53 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_0();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_54_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_54 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[13 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_248();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_55_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_55 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[13 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_124();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_56_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_56 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[13 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_merged_banks_9.peek_0();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_206;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_57_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_57 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_58_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_58 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_59_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_59 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_60_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_60 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_61_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_61 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_62_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_62 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_63_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_63 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_248();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_64_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_64 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_124();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_65_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_65 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[12 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_merged_banks_9.peek_0();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_207;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_66_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_66 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_67_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_67 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_68_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_68 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_69_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_69 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_70_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_70 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_71_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_71 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_72_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_72 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_73_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_73 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_74_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_74 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[11 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_192;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_75_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_75 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_76_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_76 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_77_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_77 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_78_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_78 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_79_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_79 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_80_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_80 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_81_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_81 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_82_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_82 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_83_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_83 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[10 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_193;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_84_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_84 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_85_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_85 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_86_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_86 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_87_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_87 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_88_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_88 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_89_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_89 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_90_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_90 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_91_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_91 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_92_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_92 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[9 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_194;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_93_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_93 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_94_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_94 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_95_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_95 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[6 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_197;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_96_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_96 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_97_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_97 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -3 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_125();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_98_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_98 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[7 + 16stencil_05, -2 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_merged_banks_9.peek_1();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_196;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_99_select(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf48_stencil_05_merged601_99 read pattern: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> in_FIFO_buf48[8 + 16stencil_05, -4 + stencil_04] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Read schedule : { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  // Write schedule: { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
  auto value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195 = in_FIFO_buf48.in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_merged_banks_9.peek_249();
  return value_in_FIFO_buf48_in_to_gp_228_ld49_merged631_195;
  return 0;
}

// # of bundles = 2
// in_to_gp_228_ld49_merged631_write
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_192
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_193
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_194
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_195
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_196
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_197
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_198
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_199
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_200
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_201
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_202
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_203
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_204
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_205
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_206
//	in_FIFO_buf48_in_to_gp_228_ld49_merged631_207
inline void in_FIFO_buf48_in_to_gp_228_ld49_merged631_write_bundle_write(hw_uint<512>& in_to_gp_228_ld49_merged631_write, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49, int dynamic_address) {
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_res = in_to_gp_228_ld49_merged631_write.extract<0, 31>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_192_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_res = in_to_gp_228_ld49_merged631_write.extract<32, 63>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_193_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_res = in_to_gp_228_ld49_merged631_write.extract<64, 95>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_194_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_res = in_to_gp_228_ld49_merged631_write.extract<96, 127>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_195_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_res = in_to_gp_228_ld49_merged631_write.extract<128, 159>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_196_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_res = in_to_gp_228_ld49_merged631_write.extract<160, 191>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_197_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_res = in_to_gp_228_ld49_merged631_write.extract<192, 223>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_198_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_res = in_to_gp_228_ld49_merged631_write.extract<224, 255>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_199_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_res = in_to_gp_228_ld49_merged631_write.extract<256, 287>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_200_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_res = in_to_gp_228_ld49_merged631_write.extract<288, 319>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_201_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_res = in_to_gp_228_ld49_merged631_write.extract<320, 351>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_202_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_res = in_to_gp_228_ld49_merged631_write.extract<352, 383>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_203_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_res = in_to_gp_228_ld49_merged631_write.extract<384, 415>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_204_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_res = in_to_gp_228_ld49_merged631_write.extract<416, 447>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_205_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_res = in_to_gp_228_ld49_merged631_write.extract<448, 479>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_206_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
	hw_uint<32>  in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_res = in_to_gp_228_ld49_merged631_write.extract<480, 511>();
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_write(in_FIFO_buf48_in_to_gp_228_ld49_merged631_207_res, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, dynamic_address);
}

// stencil_05_merged601_read
//	in_FIFO_buf48_stencil_05_merged601_48
//	in_FIFO_buf48_stencil_05_merged601_49
//	in_FIFO_buf48_stencil_05_merged601_50
//	in_FIFO_buf48_stencil_05_merged601_51
//	in_FIFO_buf48_stencil_05_merged601_52
//	in_FIFO_buf48_stencil_05_merged601_53
//	in_FIFO_buf48_stencil_05_merged601_54
//	in_FIFO_buf48_stencil_05_merged601_55
//	in_FIFO_buf48_stencil_05_merged601_56
//	in_FIFO_buf48_stencil_05_merged601_57
//	in_FIFO_buf48_stencil_05_merged601_58
//	in_FIFO_buf48_stencil_05_merged601_59
//	in_FIFO_buf48_stencil_05_merged601_60
//	in_FIFO_buf48_stencil_05_merged601_61
//	in_FIFO_buf48_stencil_05_merged601_62
//	in_FIFO_buf48_stencil_05_merged601_63
//	in_FIFO_buf48_stencil_05_merged601_64
//	in_FIFO_buf48_stencil_05_merged601_65
//	in_FIFO_buf48_stencil_05_merged601_66
//	in_FIFO_buf48_stencil_05_merged601_67
//	in_FIFO_buf48_stencil_05_merged601_68
//	in_FIFO_buf48_stencil_05_merged601_69
//	in_FIFO_buf48_stencil_05_merged601_70
//	in_FIFO_buf48_stencil_05_merged601_71
//	in_FIFO_buf48_stencil_05_merged601_72
//	in_FIFO_buf48_stencil_05_merged601_73
//	in_FIFO_buf48_stencil_05_merged601_74
//	in_FIFO_buf48_stencil_05_merged601_75
//	in_FIFO_buf48_stencil_05_merged601_76
//	in_FIFO_buf48_stencil_05_merged601_77
//	in_FIFO_buf48_stencil_05_merged601_78
//	in_FIFO_buf48_stencil_05_merged601_79
//	in_FIFO_buf48_stencil_05_merged601_80
//	in_FIFO_buf48_stencil_05_merged601_81
//	in_FIFO_buf48_stencil_05_merged601_82
//	in_FIFO_buf48_stencil_05_merged601_83
//	in_FIFO_buf48_stencil_05_merged601_84
//	in_FIFO_buf48_stencil_05_merged601_85
//	in_FIFO_buf48_stencil_05_merged601_86
//	in_FIFO_buf48_stencil_05_merged601_87
//	in_FIFO_buf48_stencil_05_merged601_88
//	in_FIFO_buf48_stencil_05_merged601_89
//	in_FIFO_buf48_stencil_05_merged601_90
//	in_FIFO_buf48_stencil_05_merged601_91
//	in_FIFO_buf48_stencil_05_merged601_92
//	in_FIFO_buf48_stencil_05_merged601_93
//	in_FIFO_buf48_stencil_05_merged601_94
//	in_FIFO_buf48_stencil_05_merged601_95
//	in_FIFO_buf48_stencil_05_merged601_96
//	in_FIFO_buf48_stencil_05_merged601_97
//	in_FIFO_buf48_stencil_05_merged601_98
//	in_FIFO_buf48_stencil_05_merged601_99
//	in_FIFO_buf48_stencil_05_merged601_100
//	in_FIFO_buf48_stencil_05_merged601_101
//	in_FIFO_buf48_stencil_05_merged601_102
//	in_FIFO_buf48_stencil_05_merged601_103
//	in_FIFO_buf48_stencil_05_merged601_104
//	in_FIFO_buf48_stencil_05_merged601_105
//	in_FIFO_buf48_stencil_05_merged601_106
//	in_FIFO_buf48_stencil_05_merged601_107
//	in_FIFO_buf48_stencil_05_merged601_108
//	in_FIFO_buf48_stencil_05_merged601_109
//	in_FIFO_buf48_stencil_05_merged601_110
//	in_FIFO_buf48_stencil_05_merged601_111
//	in_FIFO_buf48_stencil_05_merged601_112
//	in_FIFO_buf48_stencil_05_merged601_113
//	in_FIFO_buf48_stencil_05_merged601_114
//	in_FIFO_buf48_stencil_05_merged601_115
//	in_FIFO_buf48_stencil_05_merged601_116
//	in_FIFO_buf48_stencil_05_merged601_117
//	in_FIFO_buf48_stencil_05_merged601_118
//	in_FIFO_buf48_stencil_05_merged601_119
//	in_FIFO_buf48_stencil_05_merged601_120
//	in_FIFO_buf48_stencil_05_merged601_121
//	in_FIFO_buf48_stencil_05_merged601_122
//	in_FIFO_buf48_stencil_05_merged601_123
//	in_FIFO_buf48_stencil_05_merged601_124
//	in_FIFO_buf48_stencil_05_merged601_125
//	in_FIFO_buf48_stencil_05_merged601_126
//	in_FIFO_buf48_stencil_05_merged601_127
//	in_FIFO_buf48_stencil_05_merged601_128
//	in_FIFO_buf48_stencil_05_merged601_129
//	in_FIFO_buf48_stencil_05_merged601_130
//	in_FIFO_buf48_stencil_05_merged601_131
//	in_FIFO_buf48_stencil_05_merged601_132
//	in_FIFO_buf48_stencil_05_merged601_133
//	in_FIFO_buf48_stencil_05_merged601_134
//	in_FIFO_buf48_stencil_05_merged601_135
//	in_FIFO_buf48_stencil_05_merged601_136
//	in_FIFO_buf48_stencil_05_merged601_137
//	in_FIFO_buf48_stencil_05_merged601_138
//	in_FIFO_buf48_stencil_05_merged601_139
//	in_FIFO_buf48_stencil_05_merged601_140
//	in_FIFO_buf48_stencil_05_merged601_141
//	in_FIFO_buf48_stencil_05_merged601_142
//	in_FIFO_buf48_stencil_05_merged601_143
//	in_FIFO_buf48_stencil_05_merged601_144
//	in_FIFO_buf48_stencil_05_merged601_145
//	in_FIFO_buf48_stencil_05_merged601_146
//	in_FIFO_buf48_stencil_05_merged601_147
//	in_FIFO_buf48_stencil_05_merged601_148
//	in_FIFO_buf48_stencil_05_merged601_149
//	in_FIFO_buf48_stencil_05_merged601_150
//	in_FIFO_buf48_stencil_05_merged601_151
//	in_FIFO_buf48_stencil_05_merged601_152
//	in_FIFO_buf48_stencil_05_merged601_153
//	in_FIFO_buf48_stencil_05_merged601_154
//	in_FIFO_buf48_stencil_05_merged601_155
//	in_FIFO_buf48_stencil_05_merged601_156
//	in_FIFO_buf48_stencil_05_merged601_157
//	in_FIFO_buf48_stencil_05_merged601_158
//	in_FIFO_buf48_stencil_05_merged601_159
//	in_FIFO_buf48_stencil_05_merged601_160
//	in_FIFO_buf48_stencil_05_merged601_161
//	in_FIFO_buf48_stencil_05_merged601_162
//	in_FIFO_buf48_stencil_05_merged601_163
//	in_FIFO_buf48_stencil_05_merged601_164
//	in_FIFO_buf48_stencil_05_merged601_165
//	in_FIFO_buf48_stencil_05_merged601_166
//	in_FIFO_buf48_stencil_05_merged601_167
//	in_FIFO_buf48_stencil_05_merged601_168
//	in_FIFO_buf48_stencil_05_merged601_169
//	in_FIFO_buf48_stencil_05_merged601_170
//	in_FIFO_buf48_stencil_05_merged601_171
//	in_FIFO_buf48_stencil_05_merged601_172
//	in_FIFO_buf48_stencil_05_merged601_173
//	in_FIFO_buf48_stencil_05_merged601_174
//	in_FIFO_buf48_stencil_05_merged601_175
//	in_FIFO_buf48_stencil_05_merged601_176
//	in_FIFO_buf48_stencil_05_merged601_177
//	in_FIFO_buf48_stencil_05_merged601_178
//	in_FIFO_buf48_stencil_05_merged601_179
//	in_FIFO_buf48_stencil_05_merged601_180
//	in_FIFO_buf48_stencil_05_merged601_181
//	in_FIFO_buf48_stencil_05_merged601_182
//	in_FIFO_buf48_stencil_05_merged601_183
//	in_FIFO_buf48_stencil_05_merged601_184
//	in_FIFO_buf48_stencil_05_merged601_185
//	in_FIFO_buf48_stencil_05_merged601_186
//	in_FIFO_buf48_stencil_05_merged601_187
//	in_FIFO_buf48_stencil_05_merged601_188
//	in_FIFO_buf48_stencil_05_merged601_189
//	in_FIFO_buf48_stencil_05_merged601_190
//	in_FIFO_buf48_stencil_05_merged601_191
inline hw_uint<4608> in_FIFO_buf48_stencil_05_merged601_read_bundle_read(in_FIFO_buf48_cache& in_FIFO_buf48, int root, int stencil_04, int stencil_05, int dynamic_address) {
  // # of ports in bundle: 144
    // in_FIFO_buf48_stencil_05_merged601_48
    // in_FIFO_buf48_stencil_05_merged601_49
    // in_FIFO_buf48_stencil_05_merged601_50
    // in_FIFO_buf48_stencil_05_merged601_51
    // in_FIFO_buf48_stencil_05_merged601_52
    // in_FIFO_buf48_stencil_05_merged601_53
    // in_FIFO_buf48_stencil_05_merged601_54
    // in_FIFO_buf48_stencil_05_merged601_55
    // in_FIFO_buf48_stencil_05_merged601_56
    // in_FIFO_buf48_stencil_05_merged601_57
    // in_FIFO_buf48_stencil_05_merged601_58
    // in_FIFO_buf48_stencil_05_merged601_59
    // in_FIFO_buf48_stencil_05_merged601_60
    // in_FIFO_buf48_stencil_05_merged601_61
    // in_FIFO_buf48_stencil_05_merged601_62
    // in_FIFO_buf48_stencil_05_merged601_63
    // in_FIFO_buf48_stencil_05_merged601_64
    // in_FIFO_buf48_stencil_05_merged601_65
    // in_FIFO_buf48_stencil_05_merged601_66
    // in_FIFO_buf48_stencil_05_merged601_67
    // in_FIFO_buf48_stencil_05_merged601_68
    // in_FIFO_buf48_stencil_05_merged601_69
    // in_FIFO_buf48_stencil_05_merged601_70
    // in_FIFO_buf48_stencil_05_merged601_71
    // in_FIFO_buf48_stencil_05_merged601_72
    // in_FIFO_buf48_stencil_05_merged601_73
    // in_FIFO_buf48_stencil_05_merged601_74
    // in_FIFO_buf48_stencil_05_merged601_75
    // in_FIFO_buf48_stencil_05_merged601_76
    // in_FIFO_buf48_stencil_05_merged601_77
    // in_FIFO_buf48_stencil_05_merged601_78
    // in_FIFO_buf48_stencil_05_merged601_79
    // in_FIFO_buf48_stencil_05_merged601_80
    // in_FIFO_buf48_stencil_05_merged601_81
    // in_FIFO_buf48_stencil_05_merged601_82
    // in_FIFO_buf48_stencil_05_merged601_83
    // in_FIFO_buf48_stencil_05_merged601_84
    // in_FIFO_buf48_stencil_05_merged601_85
    // in_FIFO_buf48_stencil_05_merged601_86
    // in_FIFO_buf48_stencil_05_merged601_87
    // in_FIFO_buf48_stencil_05_merged601_88
    // in_FIFO_buf48_stencil_05_merged601_89
    // in_FIFO_buf48_stencil_05_merged601_90
    // in_FIFO_buf48_stencil_05_merged601_91
    // in_FIFO_buf48_stencil_05_merged601_92
    // in_FIFO_buf48_stencil_05_merged601_93
    // in_FIFO_buf48_stencil_05_merged601_94
    // in_FIFO_buf48_stencil_05_merged601_95
    // in_FIFO_buf48_stencil_05_merged601_96
    // in_FIFO_buf48_stencil_05_merged601_97
    // in_FIFO_buf48_stencil_05_merged601_98
    // in_FIFO_buf48_stencil_05_merged601_99
    // in_FIFO_buf48_stencil_05_merged601_100
    // in_FIFO_buf48_stencil_05_merged601_101
    // in_FIFO_buf48_stencil_05_merged601_102
    // in_FIFO_buf48_stencil_05_merged601_103
    // in_FIFO_buf48_stencil_05_merged601_104
    // in_FIFO_buf48_stencil_05_merged601_105
    // in_FIFO_buf48_stencil_05_merged601_106
    // in_FIFO_buf48_stencil_05_merged601_107
    // in_FIFO_buf48_stencil_05_merged601_108
    // in_FIFO_buf48_stencil_05_merged601_109
    // in_FIFO_buf48_stencil_05_merged601_110
    // in_FIFO_buf48_stencil_05_merged601_111
    // in_FIFO_buf48_stencil_05_merged601_112
    // in_FIFO_buf48_stencil_05_merged601_113
    // in_FIFO_buf48_stencil_05_merged601_114
    // in_FIFO_buf48_stencil_05_merged601_115
    // in_FIFO_buf48_stencil_05_merged601_116
    // in_FIFO_buf48_stencil_05_merged601_117
    // in_FIFO_buf48_stencil_05_merged601_118
    // in_FIFO_buf48_stencil_05_merged601_119
    // in_FIFO_buf48_stencil_05_merged601_120
    // in_FIFO_buf48_stencil_05_merged601_121
    // in_FIFO_buf48_stencil_05_merged601_122
    // in_FIFO_buf48_stencil_05_merged601_123
    // in_FIFO_buf48_stencil_05_merged601_124
    // in_FIFO_buf48_stencil_05_merged601_125
    // in_FIFO_buf48_stencil_05_merged601_126
    // in_FIFO_buf48_stencil_05_merged601_127
    // in_FIFO_buf48_stencil_05_merged601_128
    // in_FIFO_buf48_stencil_05_merged601_129
    // in_FIFO_buf48_stencil_05_merged601_130
    // in_FIFO_buf48_stencil_05_merged601_131
    // in_FIFO_buf48_stencil_05_merged601_132
    // in_FIFO_buf48_stencil_05_merged601_133
    // in_FIFO_buf48_stencil_05_merged601_134
    // in_FIFO_buf48_stencil_05_merged601_135
    // in_FIFO_buf48_stencil_05_merged601_136
    // in_FIFO_buf48_stencil_05_merged601_137
    // in_FIFO_buf48_stencil_05_merged601_138
    // in_FIFO_buf48_stencil_05_merged601_139
    // in_FIFO_buf48_stencil_05_merged601_140
    // in_FIFO_buf48_stencil_05_merged601_141
    // in_FIFO_buf48_stencil_05_merged601_142
    // in_FIFO_buf48_stencil_05_merged601_143
    // in_FIFO_buf48_stencil_05_merged601_144
    // in_FIFO_buf48_stencil_05_merged601_145
    // in_FIFO_buf48_stencil_05_merged601_146
    // in_FIFO_buf48_stencil_05_merged601_147
    // in_FIFO_buf48_stencil_05_merged601_148
    // in_FIFO_buf48_stencil_05_merged601_149
    // in_FIFO_buf48_stencil_05_merged601_150
    // in_FIFO_buf48_stencil_05_merged601_151
    // in_FIFO_buf48_stencil_05_merged601_152
    // in_FIFO_buf48_stencil_05_merged601_153
    // in_FIFO_buf48_stencil_05_merged601_154
    // in_FIFO_buf48_stencil_05_merged601_155
    // in_FIFO_buf48_stencil_05_merged601_156
    // in_FIFO_buf48_stencil_05_merged601_157
    // in_FIFO_buf48_stencil_05_merged601_158
    // in_FIFO_buf48_stencil_05_merged601_159
    // in_FIFO_buf48_stencil_05_merged601_160
    // in_FIFO_buf48_stencil_05_merged601_161
    // in_FIFO_buf48_stencil_05_merged601_162
    // in_FIFO_buf48_stencil_05_merged601_163
    // in_FIFO_buf48_stencil_05_merged601_164
    // in_FIFO_buf48_stencil_05_merged601_165
    // in_FIFO_buf48_stencil_05_merged601_166
    // in_FIFO_buf48_stencil_05_merged601_167
    // in_FIFO_buf48_stencil_05_merged601_168
    // in_FIFO_buf48_stencil_05_merged601_169
    // in_FIFO_buf48_stencil_05_merged601_170
    // in_FIFO_buf48_stencil_05_merged601_171
    // in_FIFO_buf48_stencil_05_merged601_172
    // in_FIFO_buf48_stencil_05_merged601_173
    // in_FIFO_buf48_stencil_05_merged601_174
    // in_FIFO_buf48_stencil_05_merged601_175
    // in_FIFO_buf48_stencil_05_merged601_176
    // in_FIFO_buf48_stencil_05_merged601_177
    // in_FIFO_buf48_stencil_05_merged601_178
    // in_FIFO_buf48_stencil_05_merged601_179
    // in_FIFO_buf48_stencil_05_merged601_180
    // in_FIFO_buf48_stencil_05_merged601_181
    // in_FIFO_buf48_stencil_05_merged601_182
    // in_FIFO_buf48_stencil_05_merged601_183
    // in_FIFO_buf48_stencil_05_merged601_184
    // in_FIFO_buf48_stencil_05_merged601_185
    // in_FIFO_buf48_stencil_05_merged601_186
    // in_FIFO_buf48_stencil_05_merged601_187
    // in_FIFO_buf48_stencil_05_merged601_188
    // in_FIFO_buf48_stencil_05_merged601_189
    // in_FIFO_buf48_stencil_05_merged601_190
    // in_FIFO_buf48_stencil_05_merged601_191

	hw_uint<4608> result;
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_48_res = in_FIFO_buf48_stencil_05_merged601_48_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<0, 4608>(result, in_FIFO_buf48_stencil_05_merged601_48_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_49_res = in_FIFO_buf48_stencil_05_merged601_49_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<32, 4608>(result, in_FIFO_buf48_stencil_05_merged601_49_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_50_res = in_FIFO_buf48_stencil_05_merged601_50_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<64, 4608>(result, in_FIFO_buf48_stencil_05_merged601_50_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_51_res = in_FIFO_buf48_stencil_05_merged601_51_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<96, 4608>(result, in_FIFO_buf48_stencil_05_merged601_51_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_52_res = in_FIFO_buf48_stencil_05_merged601_52_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<128, 4608>(result, in_FIFO_buf48_stencil_05_merged601_52_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_53_res = in_FIFO_buf48_stencil_05_merged601_53_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<160, 4608>(result, in_FIFO_buf48_stencil_05_merged601_53_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_54_res = in_FIFO_buf48_stencil_05_merged601_54_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<192, 4608>(result, in_FIFO_buf48_stencil_05_merged601_54_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_55_res = in_FIFO_buf48_stencil_05_merged601_55_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<224, 4608>(result, in_FIFO_buf48_stencil_05_merged601_55_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_56_res = in_FIFO_buf48_stencil_05_merged601_56_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<256, 4608>(result, in_FIFO_buf48_stencil_05_merged601_56_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_57_res = in_FIFO_buf48_stencil_05_merged601_57_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<288, 4608>(result, in_FIFO_buf48_stencil_05_merged601_57_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_58_res = in_FIFO_buf48_stencil_05_merged601_58_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<320, 4608>(result, in_FIFO_buf48_stencil_05_merged601_58_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_59_res = in_FIFO_buf48_stencil_05_merged601_59_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<352, 4608>(result, in_FIFO_buf48_stencil_05_merged601_59_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_60_res = in_FIFO_buf48_stencil_05_merged601_60_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<384, 4608>(result, in_FIFO_buf48_stencil_05_merged601_60_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_61_res = in_FIFO_buf48_stencil_05_merged601_61_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<416, 4608>(result, in_FIFO_buf48_stencil_05_merged601_61_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_62_res = in_FIFO_buf48_stencil_05_merged601_62_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<448, 4608>(result, in_FIFO_buf48_stencil_05_merged601_62_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_63_res = in_FIFO_buf48_stencil_05_merged601_63_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<480, 4608>(result, in_FIFO_buf48_stencil_05_merged601_63_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_64_res = in_FIFO_buf48_stencil_05_merged601_64_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<512, 4608>(result, in_FIFO_buf48_stencil_05_merged601_64_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_65_res = in_FIFO_buf48_stencil_05_merged601_65_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<544, 4608>(result, in_FIFO_buf48_stencil_05_merged601_65_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_66_res = in_FIFO_buf48_stencil_05_merged601_66_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<576, 4608>(result, in_FIFO_buf48_stencil_05_merged601_66_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_67_res = in_FIFO_buf48_stencil_05_merged601_67_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<608, 4608>(result, in_FIFO_buf48_stencil_05_merged601_67_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_68_res = in_FIFO_buf48_stencil_05_merged601_68_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<640, 4608>(result, in_FIFO_buf48_stencil_05_merged601_68_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_69_res = in_FIFO_buf48_stencil_05_merged601_69_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<672, 4608>(result, in_FIFO_buf48_stencil_05_merged601_69_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_70_res = in_FIFO_buf48_stencil_05_merged601_70_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<704, 4608>(result, in_FIFO_buf48_stencil_05_merged601_70_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_71_res = in_FIFO_buf48_stencil_05_merged601_71_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<736, 4608>(result, in_FIFO_buf48_stencil_05_merged601_71_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_72_res = in_FIFO_buf48_stencil_05_merged601_72_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<768, 4608>(result, in_FIFO_buf48_stencil_05_merged601_72_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_73_res = in_FIFO_buf48_stencil_05_merged601_73_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<800, 4608>(result, in_FIFO_buf48_stencil_05_merged601_73_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_74_res = in_FIFO_buf48_stencil_05_merged601_74_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<832, 4608>(result, in_FIFO_buf48_stencil_05_merged601_74_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_75_res = in_FIFO_buf48_stencil_05_merged601_75_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<864, 4608>(result, in_FIFO_buf48_stencil_05_merged601_75_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_76_res = in_FIFO_buf48_stencil_05_merged601_76_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<896, 4608>(result, in_FIFO_buf48_stencil_05_merged601_76_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_77_res = in_FIFO_buf48_stencil_05_merged601_77_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<928, 4608>(result, in_FIFO_buf48_stencil_05_merged601_77_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_78_res = in_FIFO_buf48_stencil_05_merged601_78_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<960, 4608>(result, in_FIFO_buf48_stencil_05_merged601_78_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_79_res = in_FIFO_buf48_stencil_05_merged601_79_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<992, 4608>(result, in_FIFO_buf48_stencil_05_merged601_79_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_80_res = in_FIFO_buf48_stencil_05_merged601_80_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1024, 4608>(result, in_FIFO_buf48_stencil_05_merged601_80_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_81_res = in_FIFO_buf48_stencil_05_merged601_81_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1056, 4608>(result, in_FIFO_buf48_stencil_05_merged601_81_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_82_res = in_FIFO_buf48_stencil_05_merged601_82_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1088, 4608>(result, in_FIFO_buf48_stencil_05_merged601_82_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_83_res = in_FIFO_buf48_stencil_05_merged601_83_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1120, 4608>(result, in_FIFO_buf48_stencil_05_merged601_83_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_84_res = in_FIFO_buf48_stencil_05_merged601_84_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1152, 4608>(result, in_FIFO_buf48_stencil_05_merged601_84_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_85_res = in_FIFO_buf48_stencil_05_merged601_85_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1184, 4608>(result, in_FIFO_buf48_stencil_05_merged601_85_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_86_res = in_FIFO_buf48_stencil_05_merged601_86_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1216, 4608>(result, in_FIFO_buf48_stencil_05_merged601_86_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_87_res = in_FIFO_buf48_stencil_05_merged601_87_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1248, 4608>(result, in_FIFO_buf48_stencil_05_merged601_87_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_88_res = in_FIFO_buf48_stencil_05_merged601_88_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1280, 4608>(result, in_FIFO_buf48_stencil_05_merged601_88_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_89_res = in_FIFO_buf48_stencil_05_merged601_89_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1312, 4608>(result, in_FIFO_buf48_stencil_05_merged601_89_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_90_res = in_FIFO_buf48_stencil_05_merged601_90_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1344, 4608>(result, in_FIFO_buf48_stencil_05_merged601_90_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_91_res = in_FIFO_buf48_stencil_05_merged601_91_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1376, 4608>(result, in_FIFO_buf48_stencil_05_merged601_91_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_92_res = in_FIFO_buf48_stencil_05_merged601_92_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1408, 4608>(result, in_FIFO_buf48_stencil_05_merged601_92_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_93_res = in_FIFO_buf48_stencil_05_merged601_93_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1440, 4608>(result, in_FIFO_buf48_stencil_05_merged601_93_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_94_res = in_FIFO_buf48_stencil_05_merged601_94_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1472, 4608>(result, in_FIFO_buf48_stencil_05_merged601_94_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_95_res = in_FIFO_buf48_stencil_05_merged601_95_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1504, 4608>(result, in_FIFO_buf48_stencil_05_merged601_95_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_96_res = in_FIFO_buf48_stencil_05_merged601_96_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1536, 4608>(result, in_FIFO_buf48_stencil_05_merged601_96_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_97_res = in_FIFO_buf48_stencil_05_merged601_97_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1568, 4608>(result, in_FIFO_buf48_stencil_05_merged601_97_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_98_res = in_FIFO_buf48_stencil_05_merged601_98_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1600, 4608>(result, in_FIFO_buf48_stencil_05_merged601_98_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_99_res = in_FIFO_buf48_stencil_05_merged601_99_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1632, 4608>(result, in_FIFO_buf48_stencil_05_merged601_99_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_100_res = in_FIFO_buf48_stencil_05_merged601_100_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1664, 4608>(result, in_FIFO_buf48_stencil_05_merged601_100_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_101_res = in_FIFO_buf48_stencil_05_merged601_101_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1696, 4608>(result, in_FIFO_buf48_stencil_05_merged601_101_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_102_res = in_FIFO_buf48_stencil_05_merged601_102_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1728, 4608>(result, in_FIFO_buf48_stencil_05_merged601_102_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_103_res = in_FIFO_buf48_stencil_05_merged601_103_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1760, 4608>(result, in_FIFO_buf48_stencil_05_merged601_103_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_104_res = in_FIFO_buf48_stencil_05_merged601_104_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1792, 4608>(result, in_FIFO_buf48_stencil_05_merged601_104_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_105_res = in_FIFO_buf48_stencil_05_merged601_105_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1824, 4608>(result, in_FIFO_buf48_stencil_05_merged601_105_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_106_res = in_FIFO_buf48_stencil_05_merged601_106_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1856, 4608>(result, in_FIFO_buf48_stencil_05_merged601_106_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_107_res = in_FIFO_buf48_stencil_05_merged601_107_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1888, 4608>(result, in_FIFO_buf48_stencil_05_merged601_107_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_108_res = in_FIFO_buf48_stencil_05_merged601_108_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1920, 4608>(result, in_FIFO_buf48_stencil_05_merged601_108_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_109_res = in_FIFO_buf48_stencil_05_merged601_109_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1952, 4608>(result, in_FIFO_buf48_stencil_05_merged601_109_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_110_res = in_FIFO_buf48_stencil_05_merged601_110_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<1984, 4608>(result, in_FIFO_buf48_stencil_05_merged601_110_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_111_res = in_FIFO_buf48_stencil_05_merged601_111_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2016, 4608>(result, in_FIFO_buf48_stencil_05_merged601_111_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_112_res = in_FIFO_buf48_stencil_05_merged601_112_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2048, 4608>(result, in_FIFO_buf48_stencil_05_merged601_112_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_113_res = in_FIFO_buf48_stencil_05_merged601_113_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2080, 4608>(result, in_FIFO_buf48_stencil_05_merged601_113_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_114_res = in_FIFO_buf48_stencil_05_merged601_114_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2112, 4608>(result, in_FIFO_buf48_stencil_05_merged601_114_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_115_res = in_FIFO_buf48_stencil_05_merged601_115_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2144, 4608>(result, in_FIFO_buf48_stencil_05_merged601_115_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_116_res = in_FIFO_buf48_stencil_05_merged601_116_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2176, 4608>(result, in_FIFO_buf48_stencil_05_merged601_116_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_117_res = in_FIFO_buf48_stencil_05_merged601_117_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2208, 4608>(result, in_FIFO_buf48_stencil_05_merged601_117_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_118_res = in_FIFO_buf48_stencil_05_merged601_118_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2240, 4608>(result, in_FIFO_buf48_stencil_05_merged601_118_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_119_res = in_FIFO_buf48_stencil_05_merged601_119_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2272, 4608>(result, in_FIFO_buf48_stencil_05_merged601_119_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_120_res = in_FIFO_buf48_stencil_05_merged601_120_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2304, 4608>(result, in_FIFO_buf48_stencil_05_merged601_120_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_121_res = in_FIFO_buf48_stencil_05_merged601_121_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2336, 4608>(result, in_FIFO_buf48_stencil_05_merged601_121_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_122_res = in_FIFO_buf48_stencil_05_merged601_122_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2368, 4608>(result, in_FIFO_buf48_stencil_05_merged601_122_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_123_res = in_FIFO_buf48_stencil_05_merged601_123_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2400, 4608>(result, in_FIFO_buf48_stencil_05_merged601_123_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_124_res = in_FIFO_buf48_stencil_05_merged601_124_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2432, 4608>(result, in_FIFO_buf48_stencil_05_merged601_124_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_125_res = in_FIFO_buf48_stencil_05_merged601_125_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2464, 4608>(result, in_FIFO_buf48_stencil_05_merged601_125_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_126_res = in_FIFO_buf48_stencil_05_merged601_126_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2496, 4608>(result, in_FIFO_buf48_stencil_05_merged601_126_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_127_res = in_FIFO_buf48_stencil_05_merged601_127_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2528, 4608>(result, in_FIFO_buf48_stencil_05_merged601_127_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_128_res = in_FIFO_buf48_stencil_05_merged601_128_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2560, 4608>(result, in_FIFO_buf48_stencil_05_merged601_128_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_129_res = in_FIFO_buf48_stencil_05_merged601_129_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2592, 4608>(result, in_FIFO_buf48_stencil_05_merged601_129_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_130_res = in_FIFO_buf48_stencil_05_merged601_130_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2624, 4608>(result, in_FIFO_buf48_stencil_05_merged601_130_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_131_res = in_FIFO_buf48_stencil_05_merged601_131_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2656, 4608>(result, in_FIFO_buf48_stencil_05_merged601_131_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_132_res = in_FIFO_buf48_stencil_05_merged601_132_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2688, 4608>(result, in_FIFO_buf48_stencil_05_merged601_132_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_133_res = in_FIFO_buf48_stencil_05_merged601_133_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2720, 4608>(result, in_FIFO_buf48_stencil_05_merged601_133_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_134_res = in_FIFO_buf48_stencil_05_merged601_134_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2752, 4608>(result, in_FIFO_buf48_stencil_05_merged601_134_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_135_res = in_FIFO_buf48_stencil_05_merged601_135_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2784, 4608>(result, in_FIFO_buf48_stencil_05_merged601_135_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_136_res = in_FIFO_buf48_stencil_05_merged601_136_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2816, 4608>(result, in_FIFO_buf48_stencil_05_merged601_136_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_137_res = in_FIFO_buf48_stencil_05_merged601_137_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2848, 4608>(result, in_FIFO_buf48_stencil_05_merged601_137_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_138_res = in_FIFO_buf48_stencil_05_merged601_138_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2880, 4608>(result, in_FIFO_buf48_stencil_05_merged601_138_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_139_res = in_FIFO_buf48_stencil_05_merged601_139_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2912, 4608>(result, in_FIFO_buf48_stencil_05_merged601_139_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_140_res = in_FIFO_buf48_stencil_05_merged601_140_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2944, 4608>(result, in_FIFO_buf48_stencil_05_merged601_140_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_141_res = in_FIFO_buf48_stencil_05_merged601_141_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<2976, 4608>(result, in_FIFO_buf48_stencil_05_merged601_141_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_142_res = in_FIFO_buf48_stencil_05_merged601_142_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3008, 4608>(result, in_FIFO_buf48_stencil_05_merged601_142_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_143_res = in_FIFO_buf48_stencil_05_merged601_143_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3040, 4608>(result, in_FIFO_buf48_stencil_05_merged601_143_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_144_res = in_FIFO_buf48_stencil_05_merged601_144_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3072, 4608>(result, in_FIFO_buf48_stencil_05_merged601_144_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_145_res = in_FIFO_buf48_stencil_05_merged601_145_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3104, 4608>(result, in_FIFO_buf48_stencil_05_merged601_145_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_146_res = in_FIFO_buf48_stencil_05_merged601_146_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3136, 4608>(result, in_FIFO_buf48_stencil_05_merged601_146_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_147_res = in_FIFO_buf48_stencil_05_merged601_147_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3168, 4608>(result, in_FIFO_buf48_stencil_05_merged601_147_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_148_res = in_FIFO_buf48_stencil_05_merged601_148_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3200, 4608>(result, in_FIFO_buf48_stencil_05_merged601_148_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_149_res = in_FIFO_buf48_stencil_05_merged601_149_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3232, 4608>(result, in_FIFO_buf48_stencil_05_merged601_149_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_150_res = in_FIFO_buf48_stencil_05_merged601_150_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3264, 4608>(result, in_FIFO_buf48_stencil_05_merged601_150_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_151_res = in_FIFO_buf48_stencil_05_merged601_151_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3296, 4608>(result, in_FIFO_buf48_stencil_05_merged601_151_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_152_res = in_FIFO_buf48_stencil_05_merged601_152_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3328, 4608>(result, in_FIFO_buf48_stencil_05_merged601_152_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_153_res = in_FIFO_buf48_stencil_05_merged601_153_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3360, 4608>(result, in_FIFO_buf48_stencil_05_merged601_153_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_154_res = in_FIFO_buf48_stencil_05_merged601_154_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3392, 4608>(result, in_FIFO_buf48_stencil_05_merged601_154_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_155_res = in_FIFO_buf48_stencil_05_merged601_155_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3424, 4608>(result, in_FIFO_buf48_stencil_05_merged601_155_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_156_res = in_FIFO_buf48_stencil_05_merged601_156_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3456, 4608>(result, in_FIFO_buf48_stencil_05_merged601_156_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_157_res = in_FIFO_buf48_stencil_05_merged601_157_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3488, 4608>(result, in_FIFO_buf48_stencil_05_merged601_157_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_158_res = in_FIFO_buf48_stencil_05_merged601_158_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3520, 4608>(result, in_FIFO_buf48_stencil_05_merged601_158_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_159_res = in_FIFO_buf48_stencil_05_merged601_159_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3552, 4608>(result, in_FIFO_buf48_stencil_05_merged601_159_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_160_res = in_FIFO_buf48_stencil_05_merged601_160_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3584, 4608>(result, in_FIFO_buf48_stencil_05_merged601_160_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_161_res = in_FIFO_buf48_stencil_05_merged601_161_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3616, 4608>(result, in_FIFO_buf48_stencil_05_merged601_161_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_162_res = in_FIFO_buf48_stencil_05_merged601_162_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3648, 4608>(result, in_FIFO_buf48_stencil_05_merged601_162_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_163_res = in_FIFO_buf48_stencil_05_merged601_163_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3680, 4608>(result, in_FIFO_buf48_stencil_05_merged601_163_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_164_res = in_FIFO_buf48_stencil_05_merged601_164_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3712, 4608>(result, in_FIFO_buf48_stencil_05_merged601_164_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_165_res = in_FIFO_buf48_stencil_05_merged601_165_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3744, 4608>(result, in_FIFO_buf48_stencil_05_merged601_165_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_166_res = in_FIFO_buf48_stencil_05_merged601_166_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3776, 4608>(result, in_FIFO_buf48_stencil_05_merged601_166_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_167_res = in_FIFO_buf48_stencil_05_merged601_167_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3808, 4608>(result, in_FIFO_buf48_stencil_05_merged601_167_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_168_res = in_FIFO_buf48_stencil_05_merged601_168_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3840, 4608>(result, in_FIFO_buf48_stencil_05_merged601_168_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_169_res = in_FIFO_buf48_stencil_05_merged601_169_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3872, 4608>(result, in_FIFO_buf48_stencil_05_merged601_169_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_170_res = in_FIFO_buf48_stencil_05_merged601_170_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3904, 4608>(result, in_FIFO_buf48_stencil_05_merged601_170_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_171_res = in_FIFO_buf48_stencil_05_merged601_171_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3936, 4608>(result, in_FIFO_buf48_stencil_05_merged601_171_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_172_res = in_FIFO_buf48_stencil_05_merged601_172_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<3968, 4608>(result, in_FIFO_buf48_stencil_05_merged601_172_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_173_res = in_FIFO_buf48_stencil_05_merged601_173_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4000, 4608>(result, in_FIFO_buf48_stencil_05_merged601_173_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_174_res = in_FIFO_buf48_stencil_05_merged601_174_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4032, 4608>(result, in_FIFO_buf48_stencil_05_merged601_174_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_175_res = in_FIFO_buf48_stencil_05_merged601_175_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4064, 4608>(result, in_FIFO_buf48_stencil_05_merged601_175_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_176_res = in_FIFO_buf48_stencil_05_merged601_176_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4096, 4608>(result, in_FIFO_buf48_stencil_05_merged601_176_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_177_res = in_FIFO_buf48_stencil_05_merged601_177_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4128, 4608>(result, in_FIFO_buf48_stencil_05_merged601_177_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_178_res = in_FIFO_buf48_stencil_05_merged601_178_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4160, 4608>(result, in_FIFO_buf48_stencil_05_merged601_178_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_179_res = in_FIFO_buf48_stencil_05_merged601_179_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4192, 4608>(result, in_FIFO_buf48_stencil_05_merged601_179_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_180_res = in_FIFO_buf48_stencil_05_merged601_180_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4224, 4608>(result, in_FIFO_buf48_stencil_05_merged601_180_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_181_res = in_FIFO_buf48_stencil_05_merged601_181_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4256, 4608>(result, in_FIFO_buf48_stencil_05_merged601_181_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_182_res = in_FIFO_buf48_stencil_05_merged601_182_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4288, 4608>(result, in_FIFO_buf48_stencil_05_merged601_182_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_183_res = in_FIFO_buf48_stencil_05_merged601_183_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4320, 4608>(result, in_FIFO_buf48_stencil_05_merged601_183_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_184_res = in_FIFO_buf48_stencil_05_merged601_184_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4352, 4608>(result, in_FIFO_buf48_stencil_05_merged601_184_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_185_res = in_FIFO_buf48_stencil_05_merged601_185_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4384, 4608>(result, in_FIFO_buf48_stencil_05_merged601_185_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_186_res = in_FIFO_buf48_stencil_05_merged601_186_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4416, 4608>(result, in_FIFO_buf48_stencil_05_merged601_186_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_187_res = in_FIFO_buf48_stencil_05_merged601_187_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4448, 4608>(result, in_FIFO_buf48_stencil_05_merged601_187_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_188_res = in_FIFO_buf48_stencil_05_merged601_188_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4480, 4608>(result, in_FIFO_buf48_stencil_05_merged601_188_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_189_res = in_FIFO_buf48_stencil_05_merged601_189_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4512, 4608>(result, in_FIFO_buf48_stencil_05_merged601_189_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_190_res = in_FIFO_buf48_stencil_05_merged601_190_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4544, 4608>(result, in_FIFO_buf48_stencil_05_merged601_190_res);
	hw_uint<32>  in_FIFO_buf48_stencil_05_merged601_191_res = in_FIFO_buf48_stencil_05_merged601_191_select(in_FIFO_buf48, root, stencil_04, stencil_05, dynamic_address);
	set_at<4576, 4608>(result, in_FIFO_buf48_stencil_05_merged601_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_0_stencil_05_merged601_32_to_stencil_0_stencil_0_ld33_merged629_16_cache {
	// RAM Box: {[12, 1964], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_33_to_stencil_0_stencil_0_ld33_merged629_17_cache {
	// RAM Box: {[11, 1963], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_34_to_stencil_0_stencil_0_ld33_merged629_18_cache {
	// RAM Box: {[10, 1962], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_35_to_stencil_0_stencil_0_ld33_merged629_19_cache {
	// RAM Box: {[9, 1961], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_36_to_stencil_0_stencil_0_ld33_merged629_20_cache {
	// RAM Box: {[8, 1960], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_37_to_stencil_0_stencil_0_ld33_merged629_21_cache {
	// RAM Box: {[7, 1959], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_38_to_stencil_0_stencil_0_ld33_merged629_22_cache {
	// RAM Box: {[6, 1958], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_39_to_stencil_0_stencil_0_ld33_merged629_23_cache {
	// RAM Box: {[5, 1957], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_40_to_stencil_0_stencil_0_ld33_merged629_24_cache {
	// RAM Box: {[4, 1956], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_41_to_stencil_0_stencil_0_ld33_merged629_25_cache {
	// RAM Box: {[3, 1955], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_42_to_stencil_0_stencil_0_ld33_merged629_26_cache {
	// RAM Box: {[2, 1954], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_43_to_stencil_0_stencil_0_ld33_merged629_27_cache {
	// RAM Box: {[1, 1953], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_44_to_stencil_0_stencil_0_ld33_merged629_28_cache {
	// RAM Box: {[0, 1952], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_45_to_stencil_0_stencil_0_ld33_merged629_29_cache {
	// RAM Box: {[-1, 1951], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_46_to_stencil_0_stencil_0_ld33_merged629_30_cache {
	// RAM Box: {[-2, 1950], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_stencil_05_merged601_47_to_stencil_0_stencil_0_ld33_merged629_31_cache {
	// RAM Box: {[-3, 1949], [-3, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_cache {
  // # of banks: 16
  stencil_0_stencil_05_merged601_32_to_stencil_0_stencil_0_ld33_merged629_16_cache stencil_0_stencil_05_merged601_32_to_stencil_0_stencil_0_ld33_merged629_16;
  stencil_0_stencil_05_merged601_33_to_stencil_0_stencil_0_ld33_merged629_17_cache stencil_0_stencil_05_merged601_33_to_stencil_0_stencil_0_ld33_merged629_17;
  stencil_0_stencil_05_merged601_34_to_stencil_0_stencil_0_ld33_merged629_18_cache stencil_0_stencil_05_merged601_34_to_stencil_0_stencil_0_ld33_merged629_18;
  stencil_0_stencil_05_merged601_35_to_stencil_0_stencil_0_ld33_merged629_19_cache stencil_0_stencil_05_merged601_35_to_stencil_0_stencil_0_ld33_merged629_19;
  stencil_0_stencil_05_merged601_36_to_stencil_0_stencil_0_ld33_merged629_20_cache stencil_0_stencil_05_merged601_36_to_stencil_0_stencil_0_ld33_merged629_20;
  stencil_0_stencil_05_merged601_37_to_stencil_0_stencil_0_ld33_merged629_21_cache stencil_0_stencil_05_merged601_37_to_stencil_0_stencil_0_ld33_merged629_21;
  stencil_0_stencil_05_merged601_38_to_stencil_0_stencil_0_ld33_merged629_22_cache stencil_0_stencil_05_merged601_38_to_stencil_0_stencil_0_ld33_merged629_22;
  stencil_0_stencil_05_merged601_39_to_stencil_0_stencil_0_ld33_merged629_23_cache stencil_0_stencil_05_merged601_39_to_stencil_0_stencil_0_ld33_merged629_23;
  stencil_0_stencil_05_merged601_40_to_stencil_0_stencil_0_ld33_merged629_24_cache stencil_0_stencil_05_merged601_40_to_stencil_0_stencil_0_ld33_merged629_24;
  stencil_0_stencil_05_merged601_41_to_stencil_0_stencil_0_ld33_merged629_25_cache stencil_0_stencil_05_merged601_41_to_stencil_0_stencil_0_ld33_merged629_25;
  stencil_0_stencil_05_merged601_42_to_stencil_0_stencil_0_ld33_merged629_26_cache stencil_0_stencil_05_merged601_42_to_stencil_0_stencil_0_ld33_merged629_26;
  stencil_0_stencil_05_merged601_43_to_stencil_0_stencil_0_ld33_merged629_27_cache stencil_0_stencil_05_merged601_43_to_stencil_0_stencil_0_ld33_merged629_27;
  stencil_0_stencil_05_merged601_44_to_stencil_0_stencil_0_ld33_merged629_28_cache stencil_0_stencil_05_merged601_44_to_stencil_0_stencil_0_ld33_merged629_28;
  stencil_0_stencil_05_merged601_45_to_stencil_0_stencil_0_ld33_merged629_29_cache stencil_0_stencil_05_merged601_45_to_stencil_0_stencil_0_ld33_merged629_29;
  stencil_0_stencil_05_merged601_46_to_stencil_0_stencil_0_ld33_merged629_30_cache stencil_0_stencil_05_merged601_46_to_stencil_0_stencil_0_ld33_merged629_30;
  stencil_0_stencil_05_merged601_47_to_stencil_0_stencil_0_ld33_merged629_31_cache stencil_0_stencil_05_merged601_47_to_stencil_0_stencil_0_ld33_merged629_31;
};



inline void stencil_0_stencil_05_merged601_32_write(hw_uint<32> & stencil_0_stencil_05_merged601_32, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_32_to_stencil_0_stencil_0_ld33_merged629_16.push(stencil_0_stencil_05_merged601_32);
}

inline void stencil_0_stencil_05_merged601_33_write(hw_uint<32> & stencil_0_stencil_05_merged601_33, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_33_to_stencil_0_stencil_0_ld33_merged629_17.push(stencil_0_stencil_05_merged601_33);
}

inline void stencil_0_stencil_05_merged601_34_write(hw_uint<32> & stencil_0_stencil_05_merged601_34, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_34_to_stencil_0_stencil_0_ld33_merged629_18.push(stencil_0_stencil_05_merged601_34);
}

inline void stencil_0_stencil_05_merged601_35_write(hw_uint<32> & stencil_0_stencil_05_merged601_35, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_35_to_stencil_0_stencil_0_ld33_merged629_19.push(stencil_0_stencil_05_merged601_35);
}

inline void stencil_0_stencil_05_merged601_36_write(hw_uint<32> & stencil_0_stencil_05_merged601_36, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_36_to_stencil_0_stencil_0_ld33_merged629_20.push(stencil_0_stencil_05_merged601_36);
}

inline void stencil_0_stencil_05_merged601_37_write(hw_uint<32> & stencil_0_stencil_05_merged601_37, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_37_to_stencil_0_stencil_0_ld33_merged629_21.push(stencil_0_stencil_05_merged601_37);
}

inline void stencil_0_stencil_05_merged601_38_write(hw_uint<32> & stencil_0_stencil_05_merged601_38, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_38_to_stencil_0_stencil_0_ld33_merged629_22.push(stencil_0_stencil_05_merged601_38);
}

inline void stencil_0_stencil_05_merged601_39_write(hw_uint<32> & stencil_0_stencil_05_merged601_39, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_39_to_stencil_0_stencil_0_ld33_merged629_23.push(stencil_0_stencil_05_merged601_39);
}

inline void stencil_0_stencil_05_merged601_40_write(hw_uint<32> & stencil_0_stencil_05_merged601_40, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_40_to_stencil_0_stencil_0_ld33_merged629_24.push(stencil_0_stencil_05_merged601_40);
}

inline void stencil_0_stencil_05_merged601_41_write(hw_uint<32> & stencil_0_stencil_05_merged601_41, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_41_to_stencil_0_stencil_0_ld33_merged629_25.push(stencil_0_stencil_05_merged601_41);
}

inline void stencil_0_stencil_05_merged601_42_write(hw_uint<32> & stencil_0_stencil_05_merged601_42, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_42_to_stencil_0_stencil_0_ld33_merged629_26.push(stencil_0_stencil_05_merged601_42);
}

inline void stencil_0_stencil_05_merged601_43_write(hw_uint<32> & stencil_0_stencil_05_merged601_43, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_43_to_stencil_0_stencil_0_ld33_merged629_27.push(stencil_0_stencil_05_merged601_43);
}

inline void stencil_0_stencil_05_merged601_44_write(hw_uint<32> & stencil_0_stencil_05_merged601_44, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_44_to_stencil_0_stencil_0_ld33_merged629_28.push(stencil_0_stencil_05_merged601_44);
}

inline void stencil_0_stencil_05_merged601_45_write(hw_uint<32> & stencil_0_stencil_05_merged601_45, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_45_to_stencil_0_stencil_0_ld33_merged629_29.push(stencil_0_stencil_05_merged601_45);
}

inline void stencil_0_stencil_05_merged601_46_write(hw_uint<32> & stencil_0_stencil_05_merged601_46, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_46_to_stencil_0_stencil_0_ld33_merged629_30.push(stencil_0_stencil_05_merged601_46);
}

inline void stencil_0_stencil_05_merged601_47_write(hw_uint<32> & stencil_0_stencil_05_merged601_47, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged601_47_to_stencil_0_stencil_0_ld33_merged629_31.push(stencil_0_stencil_05_merged601_47);
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_16_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_16 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[12 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_32 = stencil_0.stencil_0_stencil_05_merged601_32_to_stencil_0_stencil_0_ld33_merged629_16.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_32;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_17_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_17 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[11 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_33 = stencil_0.stencil_0_stencil_05_merged601_33_to_stencil_0_stencil_0_ld33_merged629_17.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_33;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_18_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_18 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[10 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_34 = stencil_0.stencil_0_stencil_05_merged601_34_to_stencil_0_stencil_0_ld33_merged629_18.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_34;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_19_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_19 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[9 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_35 = stencil_0.stencil_0_stencil_05_merged601_35_to_stencil_0_stencil_0_ld33_merged629_19.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_35;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_20_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_20 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[8 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_36 = stencil_0.stencil_0_stencil_05_merged601_36_to_stencil_0_stencil_0_ld33_merged629_20.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_36;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_21_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_21 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[7 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_37 = stencil_0.stencil_0_stencil_05_merged601_37_to_stencil_0_stencil_0_ld33_merged629_21.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_37;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_22_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_22 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[6 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_38 = stencil_0.stencil_0_stencil_05_merged601_38_to_stencil_0_stencil_0_ld33_merged629_22.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_38;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_23_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_23 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[5 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_39 = stencil_0.stencil_0_stencil_05_merged601_39_to_stencil_0_stencil_0_ld33_merged629_23.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_39;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_24_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_24 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[4 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_40 = stencil_0.stencil_0_stencil_05_merged601_40_to_stencil_0_stencil_0_ld33_merged629_24.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_40;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_25_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_25 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[3 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_41 = stencil_0.stencil_0_stencil_05_merged601_41_to_stencil_0_stencil_0_ld33_merged629_25.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_41;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_26_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_26 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[2 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_42 = stencil_0.stencil_0_stencil_05_merged601_42_to_stencil_0_stencil_0_ld33_merged629_26.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_42;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_27_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_27 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[1 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_43 = stencil_0.stencil_0_stencil_05_merged601_43_to_stencil_0_stencil_0_ld33_merged629_27.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_43;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_28_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_28 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_44 = stencil_0.stencil_0_stencil_05_merged601_44_to_stencil_0_stencil_0_ld33_merged629_28.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_44;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_29_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_29 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[-1 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_45 = stencil_0.stencil_0_stencil_05_merged601_45_to_stencil_0_stencil_0_ld33_merged629_29.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_45;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_30_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_30 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[-2 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_46 = stencil_0.stencil_0_stencil_05_merged601_46_to_stencil_0_stencil_0_ld33_merged629_30.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_46;
  return 0;
}

inline hw_uint<32>  stencil_0_stencil_0_ld33_merged629_31_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_stencil_0_ld33_merged629_31 read pattern: { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> stencil_0[-3 + 16stencil_0_ld33, -3 + stencil_0_ld34] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Read schedule : { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
  // Write schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
  auto value_stencil_0_stencil_05_merged601_47 = stencil_0.stencil_0_stencil_05_merged601_47_to_stencil_0_stencil_0_ld33_merged629_31.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged601_47;
  return 0;
}

// # of bundles = 2
// stencil_05_merged601_write
//	stencil_0_stencil_05_merged601_32
//	stencil_0_stencil_05_merged601_33
//	stencil_0_stencil_05_merged601_34
//	stencil_0_stencil_05_merged601_35
//	stencil_0_stencil_05_merged601_36
//	stencil_0_stencil_05_merged601_37
//	stencil_0_stencil_05_merged601_38
//	stencil_0_stencil_05_merged601_39
//	stencil_0_stencil_05_merged601_40
//	stencil_0_stencil_05_merged601_41
//	stencil_0_stencil_05_merged601_42
//	stencil_0_stencil_05_merged601_43
//	stencil_0_stencil_05_merged601_44
//	stencil_0_stencil_05_merged601_45
//	stencil_0_stencil_05_merged601_46
//	stencil_0_stencil_05_merged601_47
inline void stencil_0_stencil_05_merged601_write_bundle_write(hw_uint<512>& stencil_05_merged601_write, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
	hw_uint<32>  stencil_0_stencil_05_merged601_32_res = stencil_05_merged601_write.extract<0, 31>();
	stencil_0_stencil_05_merged601_32_write(stencil_0_stencil_05_merged601_32_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_33_res = stencil_05_merged601_write.extract<32, 63>();
	stencil_0_stencil_05_merged601_33_write(stencil_0_stencil_05_merged601_33_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_34_res = stencil_05_merged601_write.extract<64, 95>();
	stencil_0_stencil_05_merged601_34_write(stencil_0_stencil_05_merged601_34_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_35_res = stencil_05_merged601_write.extract<96, 127>();
	stencil_0_stencil_05_merged601_35_write(stencil_0_stencil_05_merged601_35_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_36_res = stencil_05_merged601_write.extract<128, 159>();
	stencil_0_stencil_05_merged601_36_write(stencil_0_stencil_05_merged601_36_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_37_res = stencil_05_merged601_write.extract<160, 191>();
	stencil_0_stencil_05_merged601_37_write(stencil_0_stencil_05_merged601_37_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_38_res = stencil_05_merged601_write.extract<192, 223>();
	stencil_0_stencil_05_merged601_38_write(stencil_0_stencil_05_merged601_38_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_39_res = stencil_05_merged601_write.extract<224, 255>();
	stencil_0_stencil_05_merged601_39_write(stencil_0_stencil_05_merged601_39_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_40_res = stencil_05_merged601_write.extract<256, 287>();
	stencil_0_stencil_05_merged601_40_write(stencil_0_stencil_05_merged601_40_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_41_res = stencil_05_merged601_write.extract<288, 319>();
	stencil_0_stencil_05_merged601_41_write(stencil_0_stencil_05_merged601_41_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_42_res = stencil_05_merged601_write.extract<320, 351>();
	stencil_0_stencil_05_merged601_42_write(stencil_0_stencil_05_merged601_42_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_43_res = stencil_05_merged601_write.extract<352, 383>();
	stencil_0_stencil_05_merged601_43_write(stencil_0_stencil_05_merged601_43_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_44_res = stencil_05_merged601_write.extract<384, 415>();
	stencil_0_stencil_05_merged601_44_write(stencil_0_stencil_05_merged601_44_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_45_res = stencil_05_merged601_write.extract<416, 447>();
	stencil_0_stencil_05_merged601_45_write(stencil_0_stencil_05_merged601_45_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_46_res = stencil_05_merged601_write.extract<448, 479>();
	stencil_0_stencil_05_merged601_46_write(stencil_0_stencil_05_merged601_46_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
	hw_uint<32>  stencil_0_stencil_05_merged601_47_res = stencil_05_merged601_write.extract<480, 511>();
	stencil_0_stencil_05_merged601_47_write(stencil_0_stencil_05_merged601_47_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
}

// stencil_0_ld33_merged629_read
//	stencil_0_stencil_0_ld33_merged629_16
//	stencil_0_stencil_0_ld33_merged629_17
//	stencil_0_stencil_0_ld33_merged629_18
//	stencil_0_stencil_0_ld33_merged629_19
//	stencil_0_stencil_0_ld33_merged629_20
//	stencil_0_stencil_0_ld33_merged629_21
//	stencil_0_stencil_0_ld33_merged629_22
//	stencil_0_stencil_0_ld33_merged629_23
//	stencil_0_stencil_0_ld33_merged629_24
//	stencil_0_stencil_0_ld33_merged629_25
//	stencil_0_stencil_0_ld33_merged629_26
//	stencil_0_stencil_0_ld33_merged629_27
//	stencil_0_stencil_0_ld33_merged629_28
//	stencil_0_stencil_0_ld33_merged629_29
//	stencil_0_stencil_0_ld33_merged629_30
//	stencil_0_stencil_0_ld33_merged629_31
inline hw_uint<512> stencil_0_stencil_0_ld33_merged629_read_bundle_read(stencil_0_cache& stencil_0, int root, int stencil_0_ld34, int stencil_0_ld33, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_0_stencil_0_ld33_merged629_16
    // stencil_0_stencil_0_ld33_merged629_17
    // stencil_0_stencil_0_ld33_merged629_18
    // stencil_0_stencil_0_ld33_merged629_19
    // stencil_0_stencil_0_ld33_merged629_20
    // stencil_0_stencil_0_ld33_merged629_21
    // stencil_0_stencil_0_ld33_merged629_22
    // stencil_0_stencil_0_ld33_merged629_23
    // stencil_0_stencil_0_ld33_merged629_24
    // stencil_0_stencil_0_ld33_merged629_25
    // stencil_0_stencil_0_ld33_merged629_26
    // stencil_0_stencil_0_ld33_merged629_27
    // stencil_0_stencil_0_ld33_merged629_28
    // stencil_0_stencil_0_ld33_merged629_29
    // stencil_0_stencil_0_ld33_merged629_30
    // stencil_0_stencil_0_ld33_merged629_31

	hw_uint<512> result;
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_16_res = stencil_0_stencil_0_ld33_merged629_16_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<0, 512>(result, stencil_0_stencil_0_ld33_merged629_16_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_17_res = stencil_0_stencil_0_ld33_merged629_17_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<32, 512>(result, stencil_0_stencil_0_ld33_merged629_17_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_18_res = stencil_0_stencil_0_ld33_merged629_18_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<64, 512>(result, stencil_0_stencil_0_ld33_merged629_18_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_19_res = stencil_0_stencil_0_ld33_merged629_19_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<96, 512>(result, stencil_0_stencil_0_ld33_merged629_19_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_20_res = stencil_0_stencil_0_ld33_merged629_20_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<128, 512>(result, stencil_0_stencil_0_ld33_merged629_20_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_21_res = stencil_0_stencil_0_ld33_merged629_21_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<160, 512>(result, stencil_0_stencil_0_ld33_merged629_21_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_22_res = stencil_0_stencil_0_ld33_merged629_22_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<192, 512>(result, stencil_0_stencil_0_ld33_merged629_22_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_23_res = stencil_0_stencil_0_ld33_merged629_23_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<224, 512>(result, stencil_0_stencil_0_ld33_merged629_23_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_24_res = stencil_0_stencil_0_ld33_merged629_24_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<256, 512>(result, stencil_0_stencil_0_ld33_merged629_24_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_25_res = stencil_0_stencil_0_ld33_merged629_25_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<288, 512>(result, stencil_0_stencil_0_ld33_merged629_25_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_26_res = stencil_0_stencil_0_ld33_merged629_26_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<320, 512>(result, stencil_0_stencil_0_ld33_merged629_26_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_27_res = stencil_0_stencil_0_ld33_merged629_27_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<352, 512>(result, stencil_0_stencil_0_ld33_merged629_27_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_28_res = stencil_0_stencil_0_ld33_merged629_28_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<384, 512>(result, stencil_0_stencil_0_ld33_merged629_28_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_29_res = stencil_0_stencil_0_ld33_merged629_29_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<416, 512>(result, stencil_0_stencil_0_ld33_merged629_29_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_30_res = stencil_0_stencil_0_ld33_merged629_30_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<448, 512>(result, stencil_0_stencil_0_ld33_merged629_30_res);
	hw_uint<32>  stencil_0_stencil_0_ld33_merged629_31_res = stencil_0_stencil_0_ld33_merged629_31_select(stencil_0, root, stencil_0_ld34, stencil_0_ld33, dynamic_address);
	set_at<480, 512>(result, stencil_0_stencil_0_ld33_merged629_31_res);
	return result;
}

// Total re-use buffer capacity: 127488 bits


// Operation logic
inline void in_to_gp_228_ld49_merged631(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in_to_gp_228, in_FIFO_buf48_cache& in_FIFO_buf48, int root, int in_to_gp_228_ld50, int in_to_gp_228_ld49) {
  // Dynamic address computation

	// Consume: in_to_gp_228
	auto in_to_gp_228__lp__lp_16_m_in_to_gp_228_ld49__p__15_rp___p___m_4_rp__c_______lp_in_to_gp_228_ld50__p___m_4_rp__value = in_to_gp_228.read();
	auto compute_result = in_to_gp_228_ld49_cu630(in_to_gp_228__lp__lp_16_m_in_to_gp_228_ld49__p__15_rp___p___m_4_rp__c_______lp_in_to_gp_228_ld50__p___m_4_rp__value);
	// Produce: in_FIFO_buf48
	in_FIFO_buf48_in_to_gp_228_ld49_merged631_write_bundle_write(/* arg names */compute_result, in_FIFO_buf48, root, in_to_gp_228_ld50, in_to_gp_228_ld49, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_05_merged601(in_FIFO_buf48_cache& in_FIFO_buf48, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05) {
  // Dynamic address computation

	// Consume: in_FIFO_buf48
	auto in_FIFO_buf48__lp__lp_16_m_stencil_05__p__15_rp___p___m_3_rp___p___m_1_c_______lp_stencil_04__p___m_3_rp___p___m_1_value = in_FIFO_buf48_stencil_05_merged601_read_bundle_read(in_FIFO_buf48/* source_delay */, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_05_cu599(in_FIFO_buf48__lp__lp_16_m_stencil_05__p__15_rp___p___m_3_rp___p___m_1_c_______lp_stencil_04__p___m_3_rp___p___m_1_value);
	// Produce: stencil_0
	stencil_0_stencil_05_merged601_write_bundle_write(/* arg names */compute_result, stencil_0, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_0_ld33_merged629(stencil_0_cache& stencil_0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_0_to_gp_332, int root, int stencil_0_ld34, int stencil_0_ld33) {
  // Dynamic address computation

	// Consume: stencil_0
	auto stencil_0__lp__lp_16_m_stencil_0_ld33__p__15_rp___p___m_3_rp__c_______lp_stencil_0_ld34__p___m_3_rp__value = stencil_0_stencil_0_ld33_merged629_read_bundle_read(stencil_0/* source_delay */, root, stencil_0_ld34, stencil_0_ld33, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_0_ld33_cu628(stencil_0__lp__lp_16_m_stencil_0_ld33__p__15_rp___p___m_3_rp__c_______lp_stencil_0_ld34__p___m_3_rp__value);
	// Produce: stencil_0_to_gp_332
	stencil_0_to_gp_332.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in_to_gp_228_ld50_stencil_04_stencil_0_ld34_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in_to_gp_228, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_0_to_gp_332) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in_to_gp_228_ld50_stencil_04_stencil_0_ld34__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_FIFO_buf48_cache in_FIFO_buf48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_0_cache stencil_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122; stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122; in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
//   { stencil_05_merged601[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 1 + stencil_05, 1] : 0 <= stencil_04 <= 1085 and 0 <= stencil_05 <= 122 }
// Condition for stencil_05_merged601(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1087 - i0 >= 0) && (-1 + i1 >= 0) && (123 - i1 >= 0)))
//   { stencil_0_ld33_merged629[root = 0, stencil_0_ld34, stencil_0_ld33] -> [2 + stencil_0_ld34, 1 + stencil_0_ld33, 2] : 0 <= stencil_0_ld34 <= 1085 and 0 <= stencil_0_ld33 <= 122 }
// Condition for stencil_0_ld33_merged629(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1087 - i0 >= 0) && (-1 + i1 >= 0) && (123 - i1 >= 0)))
//   { in_to_gp_228_ld49_merged631[root = 0, in_to_gp_228_ld50, in_to_gp_228_ld49] -> [in_to_gp_228_ld50, in_to_gp_228_ld49, 0] : 0 <= in_to_gp_228_ld50 <= 1087 and 0 <= in_to_gp_228_ld49 <= 123 }
// Condition for in_to_gp_228_ld49_merged631(((i2 == 0) && (i0 >= 0) && (1087 - i0 >= 0) && (i1 >= 0) && (123 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1087; c0 += 1)
  for (int c1 = 0; c1 <= 123; c1 += 1) {
    in_to_gp_228_ld49_merged631(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_05_merged601(0, c0 - 2, c1 - 1);
      stencil_0_ld33_merged629(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1087; c0 += 1)
	  for (int c1 = 0; c1 <= 123; c1 += 1) {
	    in_to_gp_228_ld49_merged631(in_to_gp_228 /* buf name */, in_FIFO_buf48, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_05_merged601(in_FIFO_buf48 /* buf name */, stencil_0, 0, c0 - 2, c1 - 1);
	      stencil_0_ld33_merged629(stencil_0 /* buf name */, stencil_0_to_gp_332, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_in_to_gp_228_ld50_stencil_04_stencil_0_ld34__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in_to_gp_228, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_0_to_gp_332, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_in_to_gp_228_ld50_stencil_04_stencil_0_ld34_(in_to_gp_228, stencil_0_to_gp_332);
  }
}
#include "hw_classes.h"

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9_cache {
	// RAM Box: {[12, 1948], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9_cache {
	// RAM Box: {[11, 1947], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9_cache {
	// RAM Box: {[10, 1946], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9_cache {
	// RAM Box: {[9, 1945], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9_cache {
	// RAM Box: {[8, 1944], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9_cache {
	// RAM Box: {[7, 1943], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9_cache {
	// RAM Box: {[6, 1942], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9_cache {
	// RAM Box: {[5, 1941], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9_cache {
	// RAM Box: {[4, 1940], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9_cache {
	// RAM Box: {[3, 1939], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9_cache {
	// RAM Box: {[2, 1938], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9_cache {
	// RAM Box: {[1, 1937], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9_cache {
	// RAM Box: {[0, 1936], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9_cache {
	// RAM Box: {[-1, 1935], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 4
  // 0, 1, 124, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 122> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 122> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_124() {
		return f4;
	}

	inline hw_uint<32>  peek_246() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_247() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9_cache {
	// RAM Box: {[-2, 1950], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 6
  // 0, 1, 123, 124, 246, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 121> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_124() {
		return f6;
	}

	inline hw_uint<32>  peek_245() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_246() {
		return f8;
	}

	inline hw_uint<32>  peek_247() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9_cache {
	// RAM Box: {[-3, 1949], [-3, 1082]}
	// Capacity: 248
	// # of read delays: 6
  // 0, 1, 123, 124, 246, 247
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 121> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_124() {
		return f6;
	}

	inline hw_uint<32>  peek_245() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_246() {
		return f8;
	}

	inline hw_uint<32>  peek_247() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf52_cache {
  // # of banks: 16
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9;
  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9_cache stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9;
};



inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206);
}

inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_write(hw_uint<32> & stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
  stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.push(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207);
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_100_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_100 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_101_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_101 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_102_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_102 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_103_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_103 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_104_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_104 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_105_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_105 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_106_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_106 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_107_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_107 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_108_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_108 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_109_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_109 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_110_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_110 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_111_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_111 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_112_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_112 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_113_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_113 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_114_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_114 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_115_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_115 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_116_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_116 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_117_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_117 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_118_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_118 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_119_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_119 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_120_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_120 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_121_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_121 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_122_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_122 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_123_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_123 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_124_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_124 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_125_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_125 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_126_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_126 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_127_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_127 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_128_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_128 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[6 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_129_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_129 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_130_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_130 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_131_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_131 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_132_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_132 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_133_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_133 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_134_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_134 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_135_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_135 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_136_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_136 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_137_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_137 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[5 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_138_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_138 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_139_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_139 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_140_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_140 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_141_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_141 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_142_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_142 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_143_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_143 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_144_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_144 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_145_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_145 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_146_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_146 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[4 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_147_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_147 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_148_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_148 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_149_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_149 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_150_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_150 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_151_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_151 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_152_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_152 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_153_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_153 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_154_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_154 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_155_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_155 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[3 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_156_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_156 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_157_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_157 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_158_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_158 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_159_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_159 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_160_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_160 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_161_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_161 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_162_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_162 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_163_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_163 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_164_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_164 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[2 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_165_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_165 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_166_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_166 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_167_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_167 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_168_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_168 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_169_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_169 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_170_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_170 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_171_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_171 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_172_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_172 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_173_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_173 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_174_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_174 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_175_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_175 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_176_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_176 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_177_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_177 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_178_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_178 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_179_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_179 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_180_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_180 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_181_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_181 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_182_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_182 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_183_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_183 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-3 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_184_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_184 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-3 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_185_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_185 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-3 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_186_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_186 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_187_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_187 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_188_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_188 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-2 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_189_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_189 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_190_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_190 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_191_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_191 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[-1 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_48_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_48 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_49_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_49 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_50_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_50 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_51_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_51 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_246();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_52_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_52 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_123();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_53_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_53 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_54_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_54 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[14 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_246();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_55_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_55 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[14 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_123();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_56_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_56 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[14 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_57_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_57 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_58_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_58 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_59_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_59 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_60_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_60 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_61_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_61 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_62_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_62 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_63_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_63 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_246();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_64_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_64 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_123();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_65_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_65 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[13 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_66_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_66 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_67_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_67 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_68_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_68 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_69_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_69 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_70_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_70 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_71_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_71 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_72_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_72 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_73_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_73 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_74_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_74 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[12 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_75_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_75 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_76_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_76 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_77_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_77 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_78_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_78 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_79_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_79 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_80_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_80 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_81_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_81 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_82_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_82 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_83_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_83 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[11 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_84_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_84 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_85_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_85 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_86_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_86 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_87_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_87 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_88_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_88 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_89_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_89 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_90_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_90 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_91_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_91 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_92_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_92 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[10 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_93_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_93 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_94_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_94 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_95_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_95 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[7 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_96_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_96 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_97_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_97 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -2 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_124();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_98_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_98 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[8 + 16stencil_110, -1 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_99_select(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf52_stencil_110_merged604_99 read pattern: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> stencil_0_FIFO_buf52[9 + 16stencil_110, -3 + stencil_19] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Read schedule : { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  // Write schedule: { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
  auto value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195 = stencil_0_FIFO_buf52.stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195;
  return 0;
}

// # of bundles = 2
// stencil_0_to_gp_332_ld53_merged619_write
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206
//	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207
inline void stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_write_bundle_write(hw_uint<512>& stencil_0_to_gp_332_ld53_merged619_write, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53, int dynamic_address) {
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_res = stencil_0_to_gp_332_ld53_merged619_write.extract<0, 31>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_192_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_res = stencil_0_to_gp_332_ld53_merged619_write.extract<32, 63>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_193_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_res = stencil_0_to_gp_332_ld53_merged619_write.extract<64, 95>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_194_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_res = stencil_0_to_gp_332_ld53_merged619_write.extract<96, 127>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_195_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_res = stencil_0_to_gp_332_ld53_merged619_write.extract<128, 159>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_196_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_res = stencil_0_to_gp_332_ld53_merged619_write.extract<160, 191>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_197_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_res = stencil_0_to_gp_332_ld53_merged619_write.extract<192, 223>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_198_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_res = stencil_0_to_gp_332_ld53_merged619_write.extract<224, 255>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_199_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_res = stencil_0_to_gp_332_ld53_merged619_write.extract<256, 287>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_200_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_res = stencil_0_to_gp_332_ld53_merged619_write.extract<288, 319>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_201_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_res = stencil_0_to_gp_332_ld53_merged619_write.extract<320, 351>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_202_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_res = stencil_0_to_gp_332_ld53_merged619_write.extract<352, 383>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_203_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_res = stencil_0_to_gp_332_ld53_merged619_write.extract<384, 415>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_204_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_res = stencil_0_to_gp_332_ld53_merged619_write.extract<416, 447>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_205_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_res = stencil_0_to_gp_332_ld53_merged619_write.extract<448, 479>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_206_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_res = stencil_0_to_gp_332_ld53_merged619_write.extract<480, 511>();
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_write(stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_207_res, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, dynamic_address);
}

// stencil_110_merged604_read
//	stencil_0_FIFO_buf52_stencil_110_merged604_48
//	stencil_0_FIFO_buf52_stencil_110_merged604_49
//	stencil_0_FIFO_buf52_stencil_110_merged604_50
//	stencil_0_FIFO_buf52_stencil_110_merged604_51
//	stencil_0_FIFO_buf52_stencil_110_merged604_52
//	stencil_0_FIFO_buf52_stencil_110_merged604_53
//	stencil_0_FIFO_buf52_stencil_110_merged604_54
//	stencil_0_FIFO_buf52_stencil_110_merged604_55
//	stencil_0_FIFO_buf52_stencil_110_merged604_56
//	stencil_0_FIFO_buf52_stencil_110_merged604_57
//	stencil_0_FIFO_buf52_stencil_110_merged604_58
//	stencil_0_FIFO_buf52_stencil_110_merged604_59
//	stencil_0_FIFO_buf52_stencil_110_merged604_60
//	stencil_0_FIFO_buf52_stencil_110_merged604_61
//	stencil_0_FIFO_buf52_stencil_110_merged604_62
//	stencil_0_FIFO_buf52_stencil_110_merged604_63
//	stencil_0_FIFO_buf52_stencil_110_merged604_64
//	stencil_0_FIFO_buf52_stencil_110_merged604_65
//	stencil_0_FIFO_buf52_stencil_110_merged604_66
//	stencil_0_FIFO_buf52_stencil_110_merged604_67
//	stencil_0_FIFO_buf52_stencil_110_merged604_68
//	stencil_0_FIFO_buf52_stencil_110_merged604_69
//	stencil_0_FIFO_buf52_stencil_110_merged604_70
//	stencil_0_FIFO_buf52_stencil_110_merged604_71
//	stencil_0_FIFO_buf52_stencil_110_merged604_72
//	stencil_0_FIFO_buf52_stencil_110_merged604_73
//	stencil_0_FIFO_buf52_stencil_110_merged604_74
//	stencil_0_FIFO_buf52_stencil_110_merged604_75
//	stencil_0_FIFO_buf52_stencil_110_merged604_76
//	stencil_0_FIFO_buf52_stencil_110_merged604_77
//	stencil_0_FIFO_buf52_stencil_110_merged604_78
//	stencil_0_FIFO_buf52_stencil_110_merged604_79
//	stencil_0_FIFO_buf52_stencil_110_merged604_80
//	stencil_0_FIFO_buf52_stencil_110_merged604_81
//	stencil_0_FIFO_buf52_stencil_110_merged604_82
//	stencil_0_FIFO_buf52_stencil_110_merged604_83
//	stencil_0_FIFO_buf52_stencil_110_merged604_84
//	stencil_0_FIFO_buf52_stencil_110_merged604_85
//	stencil_0_FIFO_buf52_stencil_110_merged604_86
//	stencil_0_FIFO_buf52_stencil_110_merged604_87
//	stencil_0_FIFO_buf52_stencil_110_merged604_88
//	stencil_0_FIFO_buf52_stencil_110_merged604_89
//	stencil_0_FIFO_buf52_stencil_110_merged604_90
//	stencil_0_FIFO_buf52_stencil_110_merged604_91
//	stencil_0_FIFO_buf52_stencil_110_merged604_92
//	stencil_0_FIFO_buf52_stencil_110_merged604_93
//	stencil_0_FIFO_buf52_stencil_110_merged604_94
//	stencil_0_FIFO_buf52_stencil_110_merged604_95
//	stencil_0_FIFO_buf52_stencil_110_merged604_96
//	stencil_0_FIFO_buf52_stencil_110_merged604_97
//	stencil_0_FIFO_buf52_stencil_110_merged604_98
//	stencil_0_FIFO_buf52_stencil_110_merged604_99
//	stencil_0_FIFO_buf52_stencil_110_merged604_100
//	stencil_0_FIFO_buf52_stencil_110_merged604_101
//	stencil_0_FIFO_buf52_stencil_110_merged604_102
//	stencil_0_FIFO_buf52_stencil_110_merged604_103
//	stencil_0_FIFO_buf52_stencil_110_merged604_104
//	stencil_0_FIFO_buf52_stencil_110_merged604_105
//	stencil_0_FIFO_buf52_stencil_110_merged604_106
//	stencil_0_FIFO_buf52_stencil_110_merged604_107
//	stencil_0_FIFO_buf52_stencil_110_merged604_108
//	stencil_0_FIFO_buf52_stencil_110_merged604_109
//	stencil_0_FIFO_buf52_stencil_110_merged604_110
//	stencil_0_FIFO_buf52_stencil_110_merged604_111
//	stencil_0_FIFO_buf52_stencil_110_merged604_112
//	stencil_0_FIFO_buf52_stencil_110_merged604_113
//	stencil_0_FIFO_buf52_stencil_110_merged604_114
//	stencil_0_FIFO_buf52_stencil_110_merged604_115
//	stencil_0_FIFO_buf52_stencil_110_merged604_116
//	stencil_0_FIFO_buf52_stencil_110_merged604_117
//	stencil_0_FIFO_buf52_stencil_110_merged604_118
//	stencil_0_FIFO_buf52_stencil_110_merged604_119
//	stencil_0_FIFO_buf52_stencil_110_merged604_120
//	stencil_0_FIFO_buf52_stencil_110_merged604_121
//	stencil_0_FIFO_buf52_stencil_110_merged604_122
//	stencil_0_FIFO_buf52_stencil_110_merged604_123
//	stencil_0_FIFO_buf52_stencil_110_merged604_124
//	stencil_0_FIFO_buf52_stencil_110_merged604_125
//	stencil_0_FIFO_buf52_stencil_110_merged604_126
//	stencil_0_FIFO_buf52_stencil_110_merged604_127
//	stencil_0_FIFO_buf52_stencil_110_merged604_128
//	stencil_0_FIFO_buf52_stencil_110_merged604_129
//	stencil_0_FIFO_buf52_stencil_110_merged604_130
//	stencil_0_FIFO_buf52_stencil_110_merged604_131
//	stencil_0_FIFO_buf52_stencil_110_merged604_132
//	stencil_0_FIFO_buf52_stencil_110_merged604_133
//	stencil_0_FIFO_buf52_stencil_110_merged604_134
//	stencil_0_FIFO_buf52_stencil_110_merged604_135
//	stencil_0_FIFO_buf52_stencil_110_merged604_136
//	stencil_0_FIFO_buf52_stencil_110_merged604_137
//	stencil_0_FIFO_buf52_stencil_110_merged604_138
//	stencil_0_FIFO_buf52_stencil_110_merged604_139
//	stencil_0_FIFO_buf52_stencil_110_merged604_140
//	stencil_0_FIFO_buf52_stencil_110_merged604_141
//	stencil_0_FIFO_buf52_stencil_110_merged604_142
//	stencil_0_FIFO_buf52_stencil_110_merged604_143
//	stencil_0_FIFO_buf52_stencil_110_merged604_144
//	stencil_0_FIFO_buf52_stencil_110_merged604_145
//	stencil_0_FIFO_buf52_stencil_110_merged604_146
//	stencil_0_FIFO_buf52_stencil_110_merged604_147
//	stencil_0_FIFO_buf52_stencil_110_merged604_148
//	stencil_0_FIFO_buf52_stencil_110_merged604_149
//	stencil_0_FIFO_buf52_stencil_110_merged604_150
//	stencil_0_FIFO_buf52_stencil_110_merged604_151
//	stencil_0_FIFO_buf52_stencil_110_merged604_152
//	stencil_0_FIFO_buf52_stencil_110_merged604_153
//	stencil_0_FIFO_buf52_stencil_110_merged604_154
//	stencil_0_FIFO_buf52_stencil_110_merged604_155
//	stencil_0_FIFO_buf52_stencil_110_merged604_156
//	stencil_0_FIFO_buf52_stencil_110_merged604_157
//	stencil_0_FIFO_buf52_stencil_110_merged604_158
//	stencil_0_FIFO_buf52_stencil_110_merged604_159
//	stencil_0_FIFO_buf52_stencil_110_merged604_160
//	stencil_0_FIFO_buf52_stencil_110_merged604_161
//	stencil_0_FIFO_buf52_stencil_110_merged604_162
//	stencil_0_FIFO_buf52_stencil_110_merged604_163
//	stencil_0_FIFO_buf52_stencil_110_merged604_164
//	stencil_0_FIFO_buf52_stencil_110_merged604_165
//	stencil_0_FIFO_buf52_stencil_110_merged604_166
//	stencil_0_FIFO_buf52_stencil_110_merged604_167
//	stencil_0_FIFO_buf52_stencil_110_merged604_168
//	stencil_0_FIFO_buf52_stencil_110_merged604_169
//	stencil_0_FIFO_buf52_stencil_110_merged604_170
//	stencil_0_FIFO_buf52_stencil_110_merged604_171
//	stencil_0_FIFO_buf52_stencil_110_merged604_172
//	stencil_0_FIFO_buf52_stencil_110_merged604_173
//	stencil_0_FIFO_buf52_stencil_110_merged604_174
//	stencil_0_FIFO_buf52_stencil_110_merged604_175
//	stencil_0_FIFO_buf52_stencil_110_merged604_176
//	stencil_0_FIFO_buf52_stencil_110_merged604_177
//	stencil_0_FIFO_buf52_stencil_110_merged604_178
//	stencil_0_FIFO_buf52_stencil_110_merged604_179
//	stencil_0_FIFO_buf52_stencil_110_merged604_180
//	stencil_0_FIFO_buf52_stencil_110_merged604_181
//	stencil_0_FIFO_buf52_stencil_110_merged604_182
//	stencil_0_FIFO_buf52_stencil_110_merged604_183
//	stencil_0_FIFO_buf52_stencil_110_merged604_184
//	stencil_0_FIFO_buf52_stencil_110_merged604_185
//	stencil_0_FIFO_buf52_stencil_110_merged604_186
//	stencil_0_FIFO_buf52_stencil_110_merged604_187
//	stencil_0_FIFO_buf52_stencil_110_merged604_188
//	stencil_0_FIFO_buf52_stencil_110_merged604_189
//	stencil_0_FIFO_buf52_stencil_110_merged604_190
//	stencil_0_FIFO_buf52_stencil_110_merged604_191
inline hw_uint<4608> stencil_0_FIFO_buf52_stencil_110_merged604_read_bundle_read(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_19, int stencil_110, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_0_FIFO_buf52_stencil_110_merged604_48
    // stencil_0_FIFO_buf52_stencil_110_merged604_49
    // stencil_0_FIFO_buf52_stencil_110_merged604_50
    // stencil_0_FIFO_buf52_stencil_110_merged604_51
    // stencil_0_FIFO_buf52_stencil_110_merged604_52
    // stencil_0_FIFO_buf52_stencil_110_merged604_53
    // stencil_0_FIFO_buf52_stencil_110_merged604_54
    // stencil_0_FIFO_buf52_stencil_110_merged604_55
    // stencil_0_FIFO_buf52_stencil_110_merged604_56
    // stencil_0_FIFO_buf52_stencil_110_merged604_57
    // stencil_0_FIFO_buf52_stencil_110_merged604_58
    // stencil_0_FIFO_buf52_stencil_110_merged604_59
    // stencil_0_FIFO_buf52_stencil_110_merged604_60
    // stencil_0_FIFO_buf52_stencil_110_merged604_61
    // stencil_0_FIFO_buf52_stencil_110_merged604_62
    // stencil_0_FIFO_buf52_stencil_110_merged604_63
    // stencil_0_FIFO_buf52_stencil_110_merged604_64
    // stencil_0_FIFO_buf52_stencil_110_merged604_65
    // stencil_0_FIFO_buf52_stencil_110_merged604_66
    // stencil_0_FIFO_buf52_stencil_110_merged604_67
    // stencil_0_FIFO_buf52_stencil_110_merged604_68
    // stencil_0_FIFO_buf52_stencil_110_merged604_69
    // stencil_0_FIFO_buf52_stencil_110_merged604_70
    // stencil_0_FIFO_buf52_stencil_110_merged604_71
    // stencil_0_FIFO_buf52_stencil_110_merged604_72
    // stencil_0_FIFO_buf52_stencil_110_merged604_73
    // stencil_0_FIFO_buf52_stencil_110_merged604_74
    // stencil_0_FIFO_buf52_stencil_110_merged604_75
    // stencil_0_FIFO_buf52_stencil_110_merged604_76
    // stencil_0_FIFO_buf52_stencil_110_merged604_77
    // stencil_0_FIFO_buf52_stencil_110_merged604_78
    // stencil_0_FIFO_buf52_stencil_110_merged604_79
    // stencil_0_FIFO_buf52_stencil_110_merged604_80
    // stencil_0_FIFO_buf52_stencil_110_merged604_81
    // stencil_0_FIFO_buf52_stencil_110_merged604_82
    // stencil_0_FIFO_buf52_stencil_110_merged604_83
    // stencil_0_FIFO_buf52_stencil_110_merged604_84
    // stencil_0_FIFO_buf52_stencil_110_merged604_85
    // stencil_0_FIFO_buf52_stencil_110_merged604_86
    // stencil_0_FIFO_buf52_stencil_110_merged604_87
    // stencil_0_FIFO_buf52_stencil_110_merged604_88
    // stencil_0_FIFO_buf52_stencil_110_merged604_89
    // stencil_0_FIFO_buf52_stencil_110_merged604_90
    // stencil_0_FIFO_buf52_stencil_110_merged604_91
    // stencil_0_FIFO_buf52_stencil_110_merged604_92
    // stencil_0_FIFO_buf52_stencil_110_merged604_93
    // stencil_0_FIFO_buf52_stencil_110_merged604_94
    // stencil_0_FIFO_buf52_stencil_110_merged604_95
    // stencil_0_FIFO_buf52_stencil_110_merged604_96
    // stencil_0_FIFO_buf52_stencil_110_merged604_97
    // stencil_0_FIFO_buf52_stencil_110_merged604_98
    // stencil_0_FIFO_buf52_stencil_110_merged604_99
    // stencil_0_FIFO_buf52_stencil_110_merged604_100
    // stencil_0_FIFO_buf52_stencil_110_merged604_101
    // stencil_0_FIFO_buf52_stencil_110_merged604_102
    // stencil_0_FIFO_buf52_stencil_110_merged604_103
    // stencil_0_FIFO_buf52_stencil_110_merged604_104
    // stencil_0_FIFO_buf52_stencil_110_merged604_105
    // stencil_0_FIFO_buf52_stencil_110_merged604_106
    // stencil_0_FIFO_buf52_stencil_110_merged604_107
    // stencil_0_FIFO_buf52_stencil_110_merged604_108
    // stencil_0_FIFO_buf52_stencil_110_merged604_109
    // stencil_0_FIFO_buf52_stencil_110_merged604_110
    // stencil_0_FIFO_buf52_stencil_110_merged604_111
    // stencil_0_FIFO_buf52_stencil_110_merged604_112
    // stencil_0_FIFO_buf52_stencil_110_merged604_113
    // stencil_0_FIFO_buf52_stencil_110_merged604_114
    // stencil_0_FIFO_buf52_stencil_110_merged604_115
    // stencil_0_FIFO_buf52_stencil_110_merged604_116
    // stencil_0_FIFO_buf52_stencil_110_merged604_117
    // stencil_0_FIFO_buf52_stencil_110_merged604_118
    // stencil_0_FIFO_buf52_stencil_110_merged604_119
    // stencil_0_FIFO_buf52_stencil_110_merged604_120
    // stencil_0_FIFO_buf52_stencil_110_merged604_121
    // stencil_0_FIFO_buf52_stencil_110_merged604_122
    // stencil_0_FIFO_buf52_stencil_110_merged604_123
    // stencil_0_FIFO_buf52_stencil_110_merged604_124
    // stencil_0_FIFO_buf52_stencil_110_merged604_125
    // stencil_0_FIFO_buf52_stencil_110_merged604_126
    // stencil_0_FIFO_buf52_stencil_110_merged604_127
    // stencil_0_FIFO_buf52_stencil_110_merged604_128
    // stencil_0_FIFO_buf52_stencil_110_merged604_129
    // stencil_0_FIFO_buf52_stencil_110_merged604_130
    // stencil_0_FIFO_buf52_stencil_110_merged604_131
    // stencil_0_FIFO_buf52_stencil_110_merged604_132
    // stencil_0_FIFO_buf52_stencil_110_merged604_133
    // stencil_0_FIFO_buf52_stencil_110_merged604_134
    // stencil_0_FIFO_buf52_stencil_110_merged604_135
    // stencil_0_FIFO_buf52_stencil_110_merged604_136
    // stencil_0_FIFO_buf52_stencil_110_merged604_137
    // stencil_0_FIFO_buf52_stencil_110_merged604_138
    // stencil_0_FIFO_buf52_stencil_110_merged604_139
    // stencil_0_FIFO_buf52_stencil_110_merged604_140
    // stencil_0_FIFO_buf52_stencil_110_merged604_141
    // stencil_0_FIFO_buf52_stencil_110_merged604_142
    // stencil_0_FIFO_buf52_stencil_110_merged604_143
    // stencil_0_FIFO_buf52_stencil_110_merged604_144
    // stencil_0_FIFO_buf52_stencil_110_merged604_145
    // stencil_0_FIFO_buf52_stencil_110_merged604_146
    // stencil_0_FIFO_buf52_stencil_110_merged604_147
    // stencil_0_FIFO_buf52_stencil_110_merged604_148
    // stencil_0_FIFO_buf52_stencil_110_merged604_149
    // stencil_0_FIFO_buf52_stencil_110_merged604_150
    // stencil_0_FIFO_buf52_stencil_110_merged604_151
    // stencil_0_FIFO_buf52_stencil_110_merged604_152
    // stencil_0_FIFO_buf52_stencil_110_merged604_153
    // stencil_0_FIFO_buf52_stencil_110_merged604_154
    // stencil_0_FIFO_buf52_stencil_110_merged604_155
    // stencil_0_FIFO_buf52_stencil_110_merged604_156
    // stencil_0_FIFO_buf52_stencil_110_merged604_157
    // stencil_0_FIFO_buf52_stencil_110_merged604_158
    // stencil_0_FIFO_buf52_stencil_110_merged604_159
    // stencil_0_FIFO_buf52_stencil_110_merged604_160
    // stencil_0_FIFO_buf52_stencil_110_merged604_161
    // stencil_0_FIFO_buf52_stencil_110_merged604_162
    // stencil_0_FIFO_buf52_stencil_110_merged604_163
    // stencil_0_FIFO_buf52_stencil_110_merged604_164
    // stencil_0_FIFO_buf52_stencil_110_merged604_165
    // stencil_0_FIFO_buf52_stencil_110_merged604_166
    // stencil_0_FIFO_buf52_stencil_110_merged604_167
    // stencil_0_FIFO_buf52_stencil_110_merged604_168
    // stencil_0_FIFO_buf52_stencil_110_merged604_169
    // stencil_0_FIFO_buf52_stencil_110_merged604_170
    // stencil_0_FIFO_buf52_stencil_110_merged604_171
    // stencil_0_FIFO_buf52_stencil_110_merged604_172
    // stencil_0_FIFO_buf52_stencil_110_merged604_173
    // stencil_0_FIFO_buf52_stencil_110_merged604_174
    // stencil_0_FIFO_buf52_stencil_110_merged604_175
    // stencil_0_FIFO_buf52_stencil_110_merged604_176
    // stencil_0_FIFO_buf52_stencil_110_merged604_177
    // stencil_0_FIFO_buf52_stencil_110_merged604_178
    // stencil_0_FIFO_buf52_stencil_110_merged604_179
    // stencil_0_FIFO_buf52_stencil_110_merged604_180
    // stencil_0_FIFO_buf52_stencil_110_merged604_181
    // stencil_0_FIFO_buf52_stencil_110_merged604_182
    // stencil_0_FIFO_buf52_stencil_110_merged604_183
    // stencil_0_FIFO_buf52_stencil_110_merged604_184
    // stencil_0_FIFO_buf52_stencil_110_merged604_185
    // stencil_0_FIFO_buf52_stencil_110_merged604_186
    // stencil_0_FIFO_buf52_stencil_110_merged604_187
    // stencil_0_FIFO_buf52_stencil_110_merged604_188
    // stencil_0_FIFO_buf52_stencil_110_merged604_189
    // stencil_0_FIFO_buf52_stencil_110_merged604_190
    // stencil_0_FIFO_buf52_stencil_110_merged604_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_48_res = stencil_0_FIFO_buf52_stencil_110_merged604_48_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<0, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_48_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_49_res = stencil_0_FIFO_buf52_stencil_110_merged604_49_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<32, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_49_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_50_res = stencil_0_FIFO_buf52_stencil_110_merged604_50_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<64, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_50_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_51_res = stencil_0_FIFO_buf52_stencil_110_merged604_51_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<96, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_51_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_52_res = stencil_0_FIFO_buf52_stencil_110_merged604_52_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<128, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_52_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_53_res = stencil_0_FIFO_buf52_stencil_110_merged604_53_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<160, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_53_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_54_res = stencil_0_FIFO_buf52_stencil_110_merged604_54_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<192, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_54_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_55_res = stencil_0_FIFO_buf52_stencil_110_merged604_55_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<224, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_55_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_56_res = stencil_0_FIFO_buf52_stencil_110_merged604_56_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<256, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_56_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_57_res = stencil_0_FIFO_buf52_stencil_110_merged604_57_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<288, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_57_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_58_res = stencil_0_FIFO_buf52_stencil_110_merged604_58_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<320, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_58_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_59_res = stencil_0_FIFO_buf52_stencil_110_merged604_59_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<352, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_59_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_60_res = stencil_0_FIFO_buf52_stencil_110_merged604_60_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<384, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_60_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_61_res = stencil_0_FIFO_buf52_stencil_110_merged604_61_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<416, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_61_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_62_res = stencil_0_FIFO_buf52_stencil_110_merged604_62_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<448, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_62_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_63_res = stencil_0_FIFO_buf52_stencil_110_merged604_63_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<480, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_63_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_64_res = stencil_0_FIFO_buf52_stencil_110_merged604_64_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<512, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_64_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_65_res = stencil_0_FIFO_buf52_stencil_110_merged604_65_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<544, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_65_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_66_res = stencil_0_FIFO_buf52_stencil_110_merged604_66_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<576, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_66_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_67_res = stencil_0_FIFO_buf52_stencil_110_merged604_67_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<608, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_67_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_68_res = stencil_0_FIFO_buf52_stencil_110_merged604_68_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<640, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_68_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_69_res = stencil_0_FIFO_buf52_stencil_110_merged604_69_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<672, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_69_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_70_res = stencil_0_FIFO_buf52_stencil_110_merged604_70_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<704, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_70_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_71_res = stencil_0_FIFO_buf52_stencil_110_merged604_71_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<736, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_71_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_72_res = stencil_0_FIFO_buf52_stencil_110_merged604_72_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<768, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_72_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_73_res = stencil_0_FIFO_buf52_stencil_110_merged604_73_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<800, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_73_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_74_res = stencil_0_FIFO_buf52_stencil_110_merged604_74_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<832, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_74_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_75_res = stencil_0_FIFO_buf52_stencil_110_merged604_75_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<864, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_75_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_76_res = stencil_0_FIFO_buf52_stencil_110_merged604_76_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<896, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_76_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_77_res = stencil_0_FIFO_buf52_stencil_110_merged604_77_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<928, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_77_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_78_res = stencil_0_FIFO_buf52_stencil_110_merged604_78_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<960, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_78_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_79_res = stencil_0_FIFO_buf52_stencil_110_merged604_79_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<992, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_79_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_80_res = stencil_0_FIFO_buf52_stencil_110_merged604_80_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1024, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_80_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_81_res = stencil_0_FIFO_buf52_stencil_110_merged604_81_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1056, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_81_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_82_res = stencil_0_FIFO_buf52_stencil_110_merged604_82_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1088, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_82_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_83_res = stencil_0_FIFO_buf52_stencil_110_merged604_83_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1120, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_83_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_84_res = stencil_0_FIFO_buf52_stencil_110_merged604_84_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1152, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_84_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_85_res = stencil_0_FIFO_buf52_stencil_110_merged604_85_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1184, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_85_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_86_res = stencil_0_FIFO_buf52_stencil_110_merged604_86_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1216, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_86_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_87_res = stencil_0_FIFO_buf52_stencil_110_merged604_87_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1248, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_87_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_88_res = stencil_0_FIFO_buf52_stencil_110_merged604_88_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1280, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_88_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_89_res = stencil_0_FIFO_buf52_stencil_110_merged604_89_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1312, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_89_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_90_res = stencil_0_FIFO_buf52_stencil_110_merged604_90_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1344, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_90_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_91_res = stencil_0_FIFO_buf52_stencil_110_merged604_91_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1376, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_91_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_92_res = stencil_0_FIFO_buf52_stencil_110_merged604_92_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1408, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_92_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_93_res = stencil_0_FIFO_buf52_stencil_110_merged604_93_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1440, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_93_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_94_res = stencil_0_FIFO_buf52_stencil_110_merged604_94_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1472, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_94_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_95_res = stencil_0_FIFO_buf52_stencil_110_merged604_95_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1504, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_95_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_96_res = stencil_0_FIFO_buf52_stencil_110_merged604_96_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1536, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_96_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_97_res = stencil_0_FIFO_buf52_stencil_110_merged604_97_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1568, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_97_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_98_res = stencil_0_FIFO_buf52_stencil_110_merged604_98_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1600, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_98_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_99_res = stencil_0_FIFO_buf52_stencil_110_merged604_99_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1632, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_99_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_100_res = stencil_0_FIFO_buf52_stencil_110_merged604_100_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1664, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_100_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_101_res = stencil_0_FIFO_buf52_stencil_110_merged604_101_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1696, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_101_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_102_res = stencil_0_FIFO_buf52_stencil_110_merged604_102_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1728, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_102_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_103_res = stencil_0_FIFO_buf52_stencil_110_merged604_103_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1760, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_103_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_104_res = stencil_0_FIFO_buf52_stencil_110_merged604_104_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1792, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_104_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_105_res = stencil_0_FIFO_buf52_stencil_110_merged604_105_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1824, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_105_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_106_res = stencil_0_FIFO_buf52_stencil_110_merged604_106_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1856, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_106_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_107_res = stencil_0_FIFO_buf52_stencil_110_merged604_107_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1888, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_107_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_108_res = stencil_0_FIFO_buf52_stencil_110_merged604_108_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1920, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_108_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_109_res = stencil_0_FIFO_buf52_stencil_110_merged604_109_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1952, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_109_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_110_res = stencil_0_FIFO_buf52_stencil_110_merged604_110_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<1984, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_110_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_111_res = stencil_0_FIFO_buf52_stencil_110_merged604_111_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2016, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_111_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_112_res = stencil_0_FIFO_buf52_stencil_110_merged604_112_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2048, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_112_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_113_res = stencil_0_FIFO_buf52_stencil_110_merged604_113_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2080, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_113_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_114_res = stencil_0_FIFO_buf52_stencil_110_merged604_114_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2112, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_114_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_115_res = stencil_0_FIFO_buf52_stencil_110_merged604_115_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2144, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_115_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_116_res = stencil_0_FIFO_buf52_stencil_110_merged604_116_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2176, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_116_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_117_res = stencil_0_FIFO_buf52_stencil_110_merged604_117_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2208, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_117_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_118_res = stencil_0_FIFO_buf52_stencil_110_merged604_118_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2240, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_118_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_119_res = stencil_0_FIFO_buf52_stencil_110_merged604_119_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2272, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_119_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_120_res = stencil_0_FIFO_buf52_stencil_110_merged604_120_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2304, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_120_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_121_res = stencil_0_FIFO_buf52_stencil_110_merged604_121_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2336, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_121_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_122_res = stencil_0_FIFO_buf52_stencil_110_merged604_122_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2368, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_122_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_123_res = stencil_0_FIFO_buf52_stencil_110_merged604_123_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2400, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_123_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_124_res = stencil_0_FIFO_buf52_stencil_110_merged604_124_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2432, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_124_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_125_res = stencil_0_FIFO_buf52_stencil_110_merged604_125_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2464, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_125_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_126_res = stencil_0_FIFO_buf52_stencil_110_merged604_126_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2496, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_126_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_127_res = stencil_0_FIFO_buf52_stencil_110_merged604_127_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2528, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_127_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_128_res = stencil_0_FIFO_buf52_stencil_110_merged604_128_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2560, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_128_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_129_res = stencil_0_FIFO_buf52_stencil_110_merged604_129_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2592, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_129_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_130_res = stencil_0_FIFO_buf52_stencil_110_merged604_130_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2624, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_130_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_131_res = stencil_0_FIFO_buf52_stencil_110_merged604_131_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2656, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_131_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_132_res = stencil_0_FIFO_buf52_stencil_110_merged604_132_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2688, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_132_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_133_res = stencil_0_FIFO_buf52_stencil_110_merged604_133_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2720, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_133_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_134_res = stencil_0_FIFO_buf52_stencil_110_merged604_134_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2752, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_134_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_135_res = stencil_0_FIFO_buf52_stencil_110_merged604_135_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2784, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_135_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_136_res = stencil_0_FIFO_buf52_stencil_110_merged604_136_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2816, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_136_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_137_res = stencil_0_FIFO_buf52_stencil_110_merged604_137_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2848, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_137_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_138_res = stencil_0_FIFO_buf52_stencil_110_merged604_138_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2880, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_138_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_139_res = stencil_0_FIFO_buf52_stencil_110_merged604_139_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2912, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_139_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_140_res = stencil_0_FIFO_buf52_stencil_110_merged604_140_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2944, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_140_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_141_res = stencil_0_FIFO_buf52_stencil_110_merged604_141_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<2976, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_141_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_142_res = stencil_0_FIFO_buf52_stencil_110_merged604_142_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3008, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_142_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_143_res = stencil_0_FIFO_buf52_stencil_110_merged604_143_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3040, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_143_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_144_res = stencil_0_FIFO_buf52_stencil_110_merged604_144_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3072, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_144_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_145_res = stencil_0_FIFO_buf52_stencil_110_merged604_145_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3104, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_145_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_146_res = stencil_0_FIFO_buf52_stencil_110_merged604_146_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3136, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_146_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_147_res = stencil_0_FIFO_buf52_stencil_110_merged604_147_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3168, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_147_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_148_res = stencil_0_FIFO_buf52_stencil_110_merged604_148_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3200, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_148_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_149_res = stencil_0_FIFO_buf52_stencil_110_merged604_149_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3232, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_149_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_150_res = stencil_0_FIFO_buf52_stencil_110_merged604_150_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3264, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_150_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_151_res = stencil_0_FIFO_buf52_stencil_110_merged604_151_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3296, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_151_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_152_res = stencil_0_FIFO_buf52_stencil_110_merged604_152_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3328, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_152_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_153_res = stencil_0_FIFO_buf52_stencil_110_merged604_153_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3360, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_153_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_154_res = stencil_0_FIFO_buf52_stencil_110_merged604_154_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3392, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_154_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_155_res = stencil_0_FIFO_buf52_stencil_110_merged604_155_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3424, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_155_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_156_res = stencil_0_FIFO_buf52_stencil_110_merged604_156_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3456, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_156_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_157_res = stencil_0_FIFO_buf52_stencil_110_merged604_157_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3488, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_157_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_158_res = stencil_0_FIFO_buf52_stencil_110_merged604_158_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3520, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_158_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_159_res = stencil_0_FIFO_buf52_stencil_110_merged604_159_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3552, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_159_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_160_res = stencil_0_FIFO_buf52_stencil_110_merged604_160_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3584, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_160_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_161_res = stencil_0_FIFO_buf52_stencil_110_merged604_161_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3616, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_161_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_162_res = stencil_0_FIFO_buf52_stencil_110_merged604_162_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3648, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_162_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_163_res = stencil_0_FIFO_buf52_stencil_110_merged604_163_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3680, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_163_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_164_res = stencil_0_FIFO_buf52_stencil_110_merged604_164_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3712, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_164_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_165_res = stencil_0_FIFO_buf52_stencil_110_merged604_165_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3744, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_165_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_166_res = stencil_0_FIFO_buf52_stencil_110_merged604_166_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3776, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_166_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_167_res = stencil_0_FIFO_buf52_stencil_110_merged604_167_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3808, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_167_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_168_res = stencil_0_FIFO_buf52_stencil_110_merged604_168_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3840, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_168_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_169_res = stencil_0_FIFO_buf52_stencil_110_merged604_169_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3872, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_169_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_170_res = stencil_0_FIFO_buf52_stencil_110_merged604_170_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3904, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_170_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_171_res = stencil_0_FIFO_buf52_stencil_110_merged604_171_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3936, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_171_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_172_res = stencil_0_FIFO_buf52_stencil_110_merged604_172_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<3968, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_172_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_173_res = stencil_0_FIFO_buf52_stencil_110_merged604_173_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4000, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_173_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_174_res = stencil_0_FIFO_buf52_stencil_110_merged604_174_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4032, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_174_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_175_res = stencil_0_FIFO_buf52_stencil_110_merged604_175_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4064, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_175_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_176_res = stencil_0_FIFO_buf52_stencil_110_merged604_176_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4096, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_176_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_177_res = stencil_0_FIFO_buf52_stencil_110_merged604_177_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4128, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_177_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_178_res = stencil_0_FIFO_buf52_stencil_110_merged604_178_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4160, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_178_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_179_res = stencil_0_FIFO_buf52_stencil_110_merged604_179_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4192, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_179_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_180_res = stencil_0_FIFO_buf52_stencil_110_merged604_180_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4224, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_180_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_181_res = stencil_0_FIFO_buf52_stencil_110_merged604_181_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4256, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_181_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_182_res = stencil_0_FIFO_buf52_stencil_110_merged604_182_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4288, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_182_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_183_res = stencil_0_FIFO_buf52_stencil_110_merged604_183_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4320, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_183_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_184_res = stencil_0_FIFO_buf52_stencil_110_merged604_184_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4352, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_184_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_185_res = stencil_0_FIFO_buf52_stencil_110_merged604_185_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4384, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_185_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_186_res = stencil_0_FIFO_buf52_stencil_110_merged604_186_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4416, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_186_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_187_res = stencil_0_FIFO_buf52_stencil_110_merged604_187_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4448, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_187_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_188_res = stencil_0_FIFO_buf52_stencil_110_merged604_188_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4480, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_188_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_189_res = stencil_0_FIFO_buf52_stencil_110_merged604_189_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4512, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_189_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_190_res = stencil_0_FIFO_buf52_stencil_110_merged604_190_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4544, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_190_res);
	hw_uint<32>  stencil_0_FIFO_buf52_stencil_110_merged604_191_res = stencil_0_FIFO_buf52_stencil_110_merged604_191_select(stencil_0_FIFO_buf52, root, stencil_19, stencil_110, dynamic_address);
	set_at<4576, 4608>(result, stencil_0_FIFO_buf52_stencil_110_merged604_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_1_stencil_110_merged604_32_to_stencil_1_stencil_1_ld37_merged625_16_cache {
	// RAM Box: {[13, 1949], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_33_to_stencil_1_stencil_1_ld37_merged625_17_cache {
	// RAM Box: {[12, 1948], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_34_to_stencil_1_stencil_1_ld37_merged625_18_cache {
	// RAM Box: {[11, 1947], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_35_to_stencil_1_stencil_1_ld37_merged625_19_cache {
	// RAM Box: {[10, 1946], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_36_to_stencil_1_stencil_1_ld37_merged625_20_cache {
	// RAM Box: {[9, 1945], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_37_to_stencil_1_stencil_1_ld37_merged625_21_cache {
	// RAM Box: {[8, 1944], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_38_to_stencil_1_stencil_1_ld37_merged625_22_cache {
	// RAM Box: {[7, 1943], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_39_to_stencil_1_stencil_1_ld37_merged625_23_cache {
	// RAM Box: {[6, 1942], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_40_to_stencil_1_stencil_1_ld37_merged625_24_cache {
	// RAM Box: {[5, 1941], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_41_to_stencil_1_stencil_1_ld37_merged625_25_cache {
	// RAM Box: {[4, 1940], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_42_to_stencil_1_stencil_1_ld37_merged625_26_cache {
	// RAM Box: {[3, 1939], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_43_to_stencil_1_stencil_1_ld37_merged625_27_cache {
	// RAM Box: {[2, 1938], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_44_to_stencil_1_stencil_1_ld37_merged625_28_cache {
	// RAM Box: {[1, 1937], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_45_to_stencil_1_stencil_1_ld37_merged625_29_cache {
	// RAM Box: {[0, 1936], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_46_to_stencil_1_stencil_1_ld37_merged625_30_cache {
	// RAM Box: {[-1, 1935], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_stencil_110_merged604_47_to_stencil_1_stencil_1_ld37_merged625_31_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_cache {
  // # of banks: 16
  stencil_1_stencil_110_merged604_32_to_stencil_1_stencil_1_ld37_merged625_16_cache stencil_1_stencil_110_merged604_32_to_stencil_1_stencil_1_ld37_merged625_16;
  stencil_1_stencil_110_merged604_33_to_stencil_1_stencil_1_ld37_merged625_17_cache stencil_1_stencil_110_merged604_33_to_stencil_1_stencil_1_ld37_merged625_17;
  stencil_1_stencil_110_merged604_34_to_stencil_1_stencil_1_ld37_merged625_18_cache stencil_1_stencil_110_merged604_34_to_stencil_1_stencil_1_ld37_merged625_18;
  stencil_1_stencil_110_merged604_35_to_stencil_1_stencil_1_ld37_merged625_19_cache stencil_1_stencil_110_merged604_35_to_stencil_1_stencil_1_ld37_merged625_19;
  stencil_1_stencil_110_merged604_36_to_stencil_1_stencil_1_ld37_merged625_20_cache stencil_1_stencil_110_merged604_36_to_stencil_1_stencil_1_ld37_merged625_20;
  stencil_1_stencil_110_merged604_37_to_stencil_1_stencil_1_ld37_merged625_21_cache stencil_1_stencil_110_merged604_37_to_stencil_1_stencil_1_ld37_merged625_21;
  stencil_1_stencil_110_merged604_38_to_stencil_1_stencil_1_ld37_merged625_22_cache stencil_1_stencil_110_merged604_38_to_stencil_1_stencil_1_ld37_merged625_22;
  stencil_1_stencil_110_merged604_39_to_stencil_1_stencil_1_ld37_merged625_23_cache stencil_1_stencil_110_merged604_39_to_stencil_1_stencil_1_ld37_merged625_23;
  stencil_1_stencil_110_merged604_40_to_stencil_1_stencil_1_ld37_merged625_24_cache stencil_1_stencil_110_merged604_40_to_stencil_1_stencil_1_ld37_merged625_24;
  stencil_1_stencil_110_merged604_41_to_stencil_1_stencil_1_ld37_merged625_25_cache stencil_1_stencil_110_merged604_41_to_stencil_1_stencil_1_ld37_merged625_25;
  stencil_1_stencil_110_merged604_42_to_stencil_1_stencil_1_ld37_merged625_26_cache stencil_1_stencil_110_merged604_42_to_stencil_1_stencil_1_ld37_merged625_26;
  stencil_1_stencil_110_merged604_43_to_stencil_1_stencil_1_ld37_merged625_27_cache stencil_1_stencil_110_merged604_43_to_stencil_1_stencil_1_ld37_merged625_27;
  stencil_1_stencil_110_merged604_44_to_stencil_1_stencil_1_ld37_merged625_28_cache stencil_1_stencil_110_merged604_44_to_stencil_1_stencil_1_ld37_merged625_28;
  stencil_1_stencil_110_merged604_45_to_stencil_1_stencil_1_ld37_merged625_29_cache stencil_1_stencil_110_merged604_45_to_stencil_1_stencil_1_ld37_merged625_29;
  stencil_1_stencil_110_merged604_46_to_stencil_1_stencil_1_ld37_merged625_30_cache stencil_1_stencil_110_merged604_46_to_stencil_1_stencil_1_ld37_merged625_30;
  stencil_1_stencil_110_merged604_47_to_stencil_1_stencil_1_ld37_merged625_31_cache stencil_1_stencil_110_merged604_47_to_stencil_1_stencil_1_ld37_merged625_31;
};



inline void stencil_1_stencil_110_merged604_32_write(hw_uint<32> & stencil_1_stencil_110_merged604_32, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_32_to_stencil_1_stencil_1_ld37_merged625_16.push(stencil_1_stencil_110_merged604_32);
}

inline void stencil_1_stencil_110_merged604_33_write(hw_uint<32> & stencil_1_stencil_110_merged604_33, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_33_to_stencil_1_stencil_1_ld37_merged625_17.push(stencil_1_stencil_110_merged604_33);
}

inline void stencil_1_stencil_110_merged604_34_write(hw_uint<32> & stencil_1_stencil_110_merged604_34, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_34_to_stencil_1_stencil_1_ld37_merged625_18.push(stencil_1_stencil_110_merged604_34);
}

inline void stencil_1_stencil_110_merged604_35_write(hw_uint<32> & stencil_1_stencil_110_merged604_35, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_35_to_stencil_1_stencil_1_ld37_merged625_19.push(stencil_1_stencil_110_merged604_35);
}

inline void stencil_1_stencil_110_merged604_36_write(hw_uint<32> & stencil_1_stencil_110_merged604_36, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_36_to_stencil_1_stencil_1_ld37_merged625_20.push(stencil_1_stencil_110_merged604_36);
}

inline void stencil_1_stencil_110_merged604_37_write(hw_uint<32> & stencil_1_stencil_110_merged604_37, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_37_to_stencil_1_stencil_1_ld37_merged625_21.push(stencil_1_stencil_110_merged604_37);
}

inline void stencil_1_stencil_110_merged604_38_write(hw_uint<32> & stencil_1_stencil_110_merged604_38, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_38_to_stencil_1_stencil_1_ld37_merged625_22.push(stencil_1_stencil_110_merged604_38);
}

inline void stencil_1_stencil_110_merged604_39_write(hw_uint<32> & stencil_1_stencil_110_merged604_39, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_39_to_stencil_1_stencil_1_ld37_merged625_23.push(stencil_1_stencil_110_merged604_39);
}

inline void stencil_1_stencil_110_merged604_40_write(hw_uint<32> & stencil_1_stencil_110_merged604_40, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_40_to_stencil_1_stencil_1_ld37_merged625_24.push(stencil_1_stencil_110_merged604_40);
}

inline void stencil_1_stencil_110_merged604_41_write(hw_uint<32> & stencil_1_stencil_110_merged604_41, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_41_to_stencil_1_stencil_1_ld37_merged625_25.push(stencil_1_stencil_110_merged604_41);
}

inline void stencil_1_stencil_110_merged604_42_write(hw_uint<32> & stencil_1_stencil_110_merged604_42, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_42_to_stencil_1_stencil_1_ld37_merged625_26.push(stencil_1_stencil_110_merged604_42);
}

inline void stencil_1_stencil_110_merged604_43_write(hw_uint<32> & stencil_1_stencil_110_merged604_43, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_43_to_stencil_1_stencil_1_ld37_merged625_27.push(stencil_1_stencil_110_merged604_43);
}

inline void stencil_1_stencil_110_merged604_44_write(hw_uint<32> & stencil_1_stencil_110_merged604_44, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_44_to_stencil_1_stencil_1_ld37_merged625_28.push(stencil_1_stencil_110_merged604_44);
}

inline void stencil_1_stencil_110_merged604_45_write(hw_uint<32> & stencil_1_stencil_110_merged604_45, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_45_to_stencil_1_stencil_1_ld37_merged625_29.push(stencil_1_stencil_110_merged604_45);
}

inline void stencil_1_stencil_110_merged604_46_write(hw_uint<32> & stencil_1_stencil_110_merged604_46, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_46_to_stencil_1_stencil_1_ld37_merged625_30.push(stencil_1_stencil_110_merged604_46);
}

inline void stencil_1_stencil_110_merged604_47_write(hw_uint<32> & stencil_1_stencil_110_merged604_47, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
  stencil_1.stencil_1_stencil_110_merged604_47_to_stencil_1_stencil_1_ld37_merged625_31.push(stencil_1_stencil_110_merged604_47);
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_16_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_16 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[13 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_32 = stencil_1.stencil_1_stencil_110_merged604_32_to_stencil_1_stencil_1_ld37_merged625_16.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_32;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_17_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_17 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[12 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_33 = stencil_1.stencil_1_stencil_110_merged604_33_to_stencil_1_stencil_1_ld37_merged625_17.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_33;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_18_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_18 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[11 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_34 = stencil_1.stencil_1_stencil_110_merged604_34_to_stencil_1_stencil_1_ld37_merged625_18.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_34;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_19_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_19 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[10 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_35 = stencil_1.stencil_1_stencil_110_merged604_35_to_stencil_1_stencil_1_ld37_merged625_19.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_35;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_20_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_20 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[9 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_36 = stencil_1.stencil_1_stencil_110_merged604_36_to_stencil_1_stencil_1_ld37_merged625_20.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_36;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_21_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_21 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[8 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_37 = stencil_1.stencil_1_stencil_110_merged604_37_to_stencil_1_stencil_1_ld37_merged625_21.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_37;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_22_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_22 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[7 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_38 = stencil_1.stencil_1_stencil_110_merged604_38_to_stencil_1_stencil_1_ld37_merged625_22.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_38;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_23_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_23 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[6 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_39 = stencil_1.stencil_1_stencil_110_merged604_39_to_stencil_1_stencil_1_ld37_merged625_23.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_39;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_24_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_24 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[5 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_40 = stencil_1.stencil_1_stencil_110_merged604_40_to_stencil_1_stencil_1_ld37_merged625_24.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_40;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_25_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_25 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[4 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_41 = stencil_1.stencil_1_stencil_110_merged604_41_to_stencil_1_stencil_1_ld37_merged625_25.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_41;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_26_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_26 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[3 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_42 = stencil_1.stencil_1_stencil_110_merged604_42_to_stencil_1_stencil_1_ld37_merged625_26.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_42;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_27_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_27 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[2 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_43 = stencil_1.stencil_1_stencil_110_merged604_43_to_stencil_1_stencil_1_ld37_merged625_27.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_43;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_28_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_28 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[1 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_44 = stencil_1.stencil_1_stencil_110_merged604_44_to_stencil_1_stencil_1_ld37_merged625_28.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_44;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_29_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_29 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_45 = stencil_1.stencil_1_stencil_110_merged604_45_to_stencil_1_stencil_1_ld37_merged625_29.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_45;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_30_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_30 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[-1 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_46 = stencil_1.stencil_1_stencil_110_merged604_46_to_stencil_1_stencil_1_ld37_merged625_30.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_46;
  return 0;
}

inline hw_uint<32>  stencil_1_stencil_1_ld37_merged625_31_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_stencil_1_ld37_merged625_31 read pattern: { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> stencil_1[-2 + 16stencil_1_ld37, -2 + stencil_1_ld38] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Read schedule : { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
  // Write schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
  auto value_stencil_1_stencil_110_merged604_47 = stencil_1.stencil_1_stencil_110_merged604_47_to_stencil_1_stencil_1_ld37_merged625_31.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_110_merged604_47;
  return 0;
}

// # of bundles = 2
// stencil_110_merged604_write
//	stencil_1_stencil_110_merged604_32
//	stencil_1_stencil_110_merged604_33
//	stencil_1_stencil_110_merged604_34
//	stencil_1_stencil_110_merged604_35
//	stencil_1_stencil_110_merged604_36
//	stencil_1_stencil_110_merged604_37
//	stencil_1_stencil_110_merged604_38
//	stencil_1_stencil_110_merged604_39
//	stencil_1_stencil_110_merged604_40
//	stencil_1_stencil_110_merged604_41
//	stencil_1_stencil_110_merged604_42
//	stencil_1_stencil_110_merged604_43
//	stencil_1_stencil_110_merged604_44
//	stencil_1_stencil_110_merged604_45
//	stencil_1_stencil_110_merged604_46
//	stencil_1_stencil_110_merged604_47
inline void stencil_1_stencil_110_merged604_write_bundle_write(hw_uint<512>& stencil_110_merged604_write, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110, int dynamic_address) {
	hw_uint<32>  stencil_1_stencil_110_merged604_32_res = stencil_110_merged604_write.extract<0, 31>();
	stencil_1_stencil_110_merged604_32_write(stencil_1_stencil_110_merged604_32_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_33_res = stencil_110_merged604_write.extract<32, 63>();
	stencil_1_stencil_110_merged604_33_write(stencil_1_stencil_110_merged604_33_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_34_res = stencil_110_merged604_write.extract<64, 95>();
	stencil_1_stencil_110_merged604_34_write(stencil_1_stencil_110_merged604_34_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_35_res = stencil_110_merged604_write.extract<96, 127>();
	stencil_1_stencil_110_merged604_35_write(stencil_1_stencil_110_merged604_35_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_36_res = stencil_110_merged604_write.extract<128, 159>();
	stencil_1_stencil_110_merged604_36_write(stencil_1_stencil_110_merged604_36_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_37_res = stencil_110_merged604_write.extract<160, 191>();
	stencil_1_stencil_110_merged604_37_write(stencil_1_stencil_110_merged604_37_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_38_res = stencil_110_merged604_write.extract<192, 223>();
	stencil_1_stencil_110_merged604_38_write(stencil_1_stencil_110_merged604_38_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_39_res = stencil_110_merged604_write.extract<224, 255>();
	stencil_1_stencil_110_merged604_39_write(stencil_1_stencil_110_merged604_39_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_40_res = stencil_110_merged604_write.extract<256, 287>();
	stencil_1_stencil_110_merged604_40_write(stencil_1_stencil_110_merged604_40_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_41_res = stencil_110_merged604_write.extract<288, 319>();
	stencil_1_stencil_110_merged604_41_write(stencil_1_stencil_110_merged604_41_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_42_res = stencil_110_merged604_write.extract<320, 351>();
	stencil_1_stencil_110_merged604_42_write(stencil_1_stencil_110_merged604_42_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_43_res = stencil_110_merged604_write.extract<352, 383>();
	stencil_1_stencil_110_merged604_43_write(stencil_1_stencil_110_merged604_43_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_44_res = stencil_110_merged604_write.extract<384, 415>();
	stencil_1_stencil_110_merged604_44_write(stencil_1_stencil_110_merged604_44_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_45_res = stencil_110_merged604_write.extract<416, 447>();
	stencil_1_stencil_110_merged604_45_write(stencil_1_stencil_110_merged604_45_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_46_res = stencil_110_merged604_write.extract<448, 479>();
	stencil_1_stencil_110_merged604_46_write(stencil_1_stencil_110_merged604_46_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
	hw_uint<32>  stencil_1_stencil_110_merged604_47_res = stencil_110_merged604_write.extract<480, 511>();
	stencil_1_stencil_110_merged604_47_write(stencil_1_stencil_110_merged604_47_res, stencil_1, root, stencil_19, stencil_110, dynamic_address);
}

// stencil_1_ld37_merged625_read
//	stencil_1_stencil_1_ld37_merged625_16
//	stencil_1_stencil_1_ld37_merged625_17
//	stencil_1_stencil_1_ld37_merged625_18
//	stencil_1_stencil_1_ld37_merged625_19
//	stencil_1_stencil_1_ld37_merged625_20
//	stencil_1_stencil_1_ld37_merged625_21
//	stencil_1_stencil_1_ld37_merged625_22
//	stencil_1_stencil_1_ld37_merged625_23
//	stencil_1_stencil_1_ld37_merged625_24
//	stencil_1_stencil_1_ld37_merged625_25
//	stencil_1_stencil_1_ld37_merged625_26
//	stencil_1_stencil_1_ld37_merged625_27
//	stencil_1_stencil_1_ld37_merged625_28
//	stencil_1_stencil_1_ld37_merged625_29
//	stencil_1_stencil_1_ld37_merged625_30
//	stencil_1_stencil_1_ld37_merged625_31
inline hw_uint<512> stencil_1_stencil_1_ld37_merged625_read_bundle_read(stencil_1_cache& stencil_1, int root, int stencil_1_ld38, int stencil_1_ld37, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_1_stencil_1_ld37_merged625_16
    // stencil_1_stencil_1_ld37_merged625_17
    // stencil_1_stencil_1_ld37_merged625_18
    // stencil_1_stencil_1_ld37_merged625_19
    // stencil_1_stencil_1_ld37_merged625_20
    // stencil_1_stencil_1_ld37_merged625_21
    // stencil_1_stencil_1_ld37_merged625_22
    // stencil_1_stencil_1_ld37_merged625_23
    // stencil_1_stencil_1_ld37_merged625_24
    // stencil_1_stencil_1_ld37_merged625_25
    // stencil_1_stencil_1_ld37_merged625_26
    // stencil_1_stencil_1_ld37_merged625_27
    // stencil_1_stencil_1_ld37_merged625_28
    // stencil_1_stencil_1_ld37_merged625_29
    // stencil_1_stencil_1_ld37_merged625_30
    // stencil_1_stencil_1_ld37_merged625_31

	hw_uint<512> result;
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_16_res = stencil_1_stencil_1_ld37_merged625_16_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<0, 512>(result, stencil_1_stencil_1_ld37_merged625_16_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_17_res = stencil_1_stencil_1_ld37_merged625_17_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<32, 512>(result, stencil_1_stencil_1_ld37_merged625_17_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_18_res = stencil_1_stencil_1_ld37_merged625_18_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<64, 512>(result, stencil_1_stencil_1_ld37_merged625_18_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_19_res = stencil_1_stencil_1_ld37_merged625_19_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<96, 512>(result, stencil_1_stencil_1_ld37_merged625_19_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_20_res = stencil_1_stencil_1_ld37_merged625_20_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<128, 512>(result, stencil_1_stencil_1_ld37_merged625_20_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_21_res = stencil_1_stencil_1_ld37_merged625_21_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<160, 512>(result, stencil_1_stencil_1_ld37_merged625_21_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_22_res = stencil_1_stencil_1_ld37_merged625_22_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<192, 512>(result, stencil_1_stencil_1_ld37_merged625_22_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_23_res = stencil_1_stencil_1_ld37_merged625_23_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<224, 512>(result, stencil_1_stencil_1_ld37_merged625_23_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_24_res = stencil_1_stencil_1_ld37_merged625_24_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<256, 512>(result, stencil_1_stencil_1_ld37_merged625_24_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_25_res = stencil_1_stencil_1_ld37_merged625_25_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<288, 512>(result, stencil_1_stencil_1_ld37_merged625_25_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_26_res = stencil_1_stencil_1_ld37_merged625_26_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<320, 512>(result, stencil_1_stencil_1_ld37_merged625_26_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_27_res = stencil_1_stencil_1_ld37_merged625_27_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<352, 512>(result, stencil_1_stencil_1_ld37_merged625_27_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_28_res = stencil_1_stencil_1_ld37_merged625_28_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<384, 512>(result, stencil_1_stencil_1_ld37_merged625_28_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_29_res = stencil_1_stencil_1_ld37_merged625_29_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<416, 512>(result, stencil_1_stencil_1_ld37_merged625_29_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_30_res = stencil_1_stencil_1_ld37_merged625_30_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<448, 512>(result, stencil_1_stencil_1_ld37_merged625_30_res);
	hw_uint<32>  stencil_1_stencil_1_ld37_merged625_31_res = stencil_1_stencil_1_ld37_merged625_31_select(stencil_1, root, stencil_1_ld38, stencil_1_ld37, dynamic_address);
	set_at<480, 512>(result, stencil_1_stencil_1_ld37_merged625_31_res);
	return result;
}

// Total re-use buffer capacity: 126464 bits


// Operation logic
inline void stencil_0_to_gp_332_ld53_merged619(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_0_to_gp_332, stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, int root, int stencil_0_to_gp_332_ld54, int stencil_0_to_gp_332_ld53) {
  // Dynamic address computation

	// Consume: stencil_0_to_gp_332
	auto stencil_0_to_gp_332__lp__lp_16_m_stencil_0_to_gp_332_ld53__p__15_rp___p___m_3_rp__c_______lp_stencil_0_to_gp_332_ld54__p___m_3_rp__value = stencil_0_to_gp_332.read();
	auto compute_result = stencil_0_to_gp_332_ld53_cu618(stencil_0_to_gp_332__lp__lp_16_m_stencil_0_to_gp_332_ld53__p__15_rp___p___m_3_rp__c_______lp_stencil_0_to_gp_332_ld54__p___m_3_rp__value);
	// Produce: stencil_0_FIFO_buf52
	stencil_0_FIFO_buf52_stencil_0_to_gp_332_ld53_merged619_write_bundle_write(/* arg names */compute_result, stencil_0_FIFO_buf52, root, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_110_merged604(stencil_0_FIFO_buf52_cache& stencil_0_FIFO_buf52, stencil_1_cache& stencil_1, int root, int stencil_19, int stencil_110) {
  // Dynamic address computation

	// Consume: stencil_0_FIFO_buf52
	auto stencil_0_FIFO_buf52__lp__lp_16_m_stencil_110__p__15_rp___p___m_2_rp___p___m_1_c_______lp_stencil_19__p___m_2_rp___p___m_1_value = stencil_0_FIFO_buf52_stencil_110_merged604_read_bundle_read(stencil_0_FIFO_buf52/* source_delay */, root, stencil_19, stencil_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_110_cu602(stencil_0_FIFO_buf52__lp__lp_16_m_stencil_110__p__15_rp___p___m_2_rp___p___m_1_c_______lp_stencil_19__p___m_2_rp___p___m_1_value);
	// Produce: stencil_1
	stencil_1_stencil_110_merged604_write_bundle_write(/* arg names */compute_result, stencil_1, root, stencil_19, stencil_110, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_1_ld37_merged625(stencil_1_cache& stencil_1, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_1_to_gp_436, int root, int stencil_1_ld38, int stencil_1_ld37) {
  // Dynamic address computation

	// Consume: stencil_1
	auto stencil_1__lp__lp_16_m_stencil_1_ld37__p__15_rp___p___m_2_rp__c_______lp_stencil_1_ld38__p___m_2_rp__value = stencil_1_stencil_1_ld37_merged625_read_bundle_read(stencil_1/* source_delay */, root, stencil_1_ld38, stencil_1_ld37, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1_ld37_cu624(stencil_1__lp__lp_16_m_stencil_1_ld37__p__15_rp___p___m_2_rp__c_______lp_stencil_1_ld38__p___m_2_rp__value);
	// Produce: stencil_1_to_gp_436
	stencil_1_to_gp_436.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_0_to_gp_332_ld54_stencil_19_stencil_1_ld38_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_0_to_gp_332, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_1_to_gp_436) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_0_to_gp_332_ld54_stencil_19_stencil_1_ld38__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_0_FIFO_buf52_cache stencil_0_FIFO_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_1_cache stencil_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121; stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122; stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
//   { stencil_110_merged604[root = 0, stencil_19, stencil_110] -> [2 + stencil_19, 1 + stencil_110, 1] : 0 <= stencil_19 <= 1083 and 0 <= stencil_110 <= 121 }
// Condition for stencil_110_merged604(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1085 - i0 >= 0) && (-1 + i1 >= 0) && (122 - i1 >= 0)))
//   { stencil_0_to_gp_332_ld53_merged619[root = 0, stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53] -> [stencil_0_to_gp_332_ld54, stencil_0_to_gp_332_ld53, 0] : 0 <= stencil_0_to_gp_332_ld54 <= 1085 and 0 <= stencil_0_to_gp_332_ld53 <= 122 }
// Condition for stencil_0_to_gp_332_ld53_merged619(((i2 == 0) && (i0 >= 0) && (1085 - i0 >= 0) && (i1 >= 0) && (122 - i1 >= 0)))
//   { stencil_1_ld37_merged625[root = 0, stencil_1_ld38, stencil_1_ld37] -> [2 + stencil_1_ld38, 1 + stencil_1_ld37, 2] : 0 <= stencil_1_ld38 <= 1083 and 0 <= stencil_1_ld37 <= 121 }
// Condition for stencil_1_ld37_merged625(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1085 - i0 >= 0) && (-1 + i1 >= 0) && (122 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1085; c0 += 1)
  for (int c1 = 0; c1 <= 122; c1 += 1) {
    stencil_0_to_gp_332_ld53_merged619(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_110_merged604(0, c0 - 2, c1 - 1);
      stencil_1_ld37_merged625(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1085; c0 += 1)
	  for (int c1 = 0; c1 <= 122; c1 += 1) {
	    stencil_0_to_gp_332_ld53_merged619(stencil_0_to_gp_332 /* buf name */, stencil_0_FIFO_buf52, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_110_merged604(stencil_0_FIFO_buf52 /* buf name */, stencil_1, 0, c0 - 2, c1 - 1);
	      stencil_1_ld37_merged625(stencil_1 /* buf name */, stencil_1_to_gp_436, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_0_to_gp_332_ld54_stencil_19_stencil_1_ld38__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_0_to_gp_332, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_1_to_gp_436, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_0_to_gp_332_ld54_stencil_19_stencil_1_ld38_(stencil_0_to_gp_332, stencil_1_to_gp_436);
  }
}
#include "hw_classes.h"

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9_cache {
	// RAM Box: {[13, 1933], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9_cache {
	// RAM Box: {[12, 1932], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9_cache {
	// RAM Box: {[11, 1931], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9_cache {
	// RAM Box: {[10, 1930], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9_cache {
	// RAM Box: {[9, 1929], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9_cache {
	// RAM Box: {[8, 1928], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9_cache {
	// RAM Box: {[7, 1927], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9_cache {
	// RAM Box: {[6, 1926], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9_cache {
	// RAM Box: {[5, 1925], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9_cache {
	// RAM Box: {[4, 1924], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9_cache {
	// RAM Box: {[3, 1923], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9_cache {
	// RAM Box: {[2, 1922], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9_cache {
	// RAM Box: {[1, 1921], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 4
  // 0, 1, 123, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 121> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 121> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_123() {
		return f4;
	}

	inline hw_uint<32>  peek_244() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_245() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9_cache {
	// RAM Box: {[-1, 1935], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 6
  // 0, 1, 122, 123, 244, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 120> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_123() {
		return f6;
	}

	inline hw_uint<32>  peek_243() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_244() {
		return f8;
	}

	inline hw_uint<32>  peek_245() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9_cache {
	// RAM Box: {[-2, 1934], [-2, 1081]}
	// Capacity: 246
	// # of read delays: 6
  // 0, 1, 122, 123, 244, 245
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 120> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_123() {
		return f6;
	}

	inline hw_uint<32>  peek_243() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_244() {
		return f8;
	}

	inline hw_uint<32>  peek_245() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf56_cache {
  // # of banks: 16
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9;
  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9_cache stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9;
};



inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206);
}

inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_write(hw_uint<32> & stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
  stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.push(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207);
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_100_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_100 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_101_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_101 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_102_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_102 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_103_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_103 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_104_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_104 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_105_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_105 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_106_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_106 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_107_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_107 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_108_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_108 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_109_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_109 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_110_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_110 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_111_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_111 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_112_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_112 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_113_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_113 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_114_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_114 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_115_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_115 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_116_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_116 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_117_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_117 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_118_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_118 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_119_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_119 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_120_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_120 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_121_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_121 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_122_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_122 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_123_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_123 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_124_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_124 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_125_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_125 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_126_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_126 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_127_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_127 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_128_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_128 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[7 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_129_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_129 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_130_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_130 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_131_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_131 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_132_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_132 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_133_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_133 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_134_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_134 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_135_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_135 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_136_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_136 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_137_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_137 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[6 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_138_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_138 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_139_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_139 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_140_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_140 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_141_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_141 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_142_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_142 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_143_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_143 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_144_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_144 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_145_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_145 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_146_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_146 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[5 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_147_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_147 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_148_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_148 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_149_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_149 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_150_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_150 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_151_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_151 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_152_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_152 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_153_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_153 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_154_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_154 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_155_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_155 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[4 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_156_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_156 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_157_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_157 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_158_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_158 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_159_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_159 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_160_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_160 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_161_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_161 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_162_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_162 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_163_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_163 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_164_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_164 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[3 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_165_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_165 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_166_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_166 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_167_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_167 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_168_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_168 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_169_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_169 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_170_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_170 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_171_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_171 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_172_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_172 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_173_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_173 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[2 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_174_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_174 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_175_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_175 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_176_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_176 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_177_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_177 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_178_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_178 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_179_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_179 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_180_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_180 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_181_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_181 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_182_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_182 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[1 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_183_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_183 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-2 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_184_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_184 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-2 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_185_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_185 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-2 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_186_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_186 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_187_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_187 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_188_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_188 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[-1 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_189_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_189 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_190_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_190 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_191_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_191 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_48_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_48 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_49_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_49 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_50_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_50 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_51_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_51 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_244();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_52_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_52 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_122();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_53_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_53 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_54_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_54 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[15 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_244();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_55_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_55 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[15 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_122();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_56_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_56 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[15 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_57_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_57 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_58_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_58 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_59_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_59 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_60_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_60 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_61_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_61 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_62_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_62 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_63_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_63 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_244();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_64_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_64 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_122();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_65_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_65 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[14 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_66_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_66 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_67_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_67 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_68_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_68 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_69_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_69 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_70_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_70 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_71_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_71 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_72_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_72 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_73_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_73 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_74_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_74 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[13 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_75_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_75 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_76_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_76 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_77_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_77 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_78_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_78 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_79_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_79 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_80_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_80 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_81_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_81 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_82_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_82 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_83_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_83 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[12 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_84_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_84 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_85_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_85 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_86_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_86 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_87_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_87 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_88_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_88 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_89_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_89 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_90_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_90 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_91_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_91 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_92_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_92 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[11 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_93_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_93 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_94_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_94 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_95_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_95 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[8 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_96_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_96 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_97_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_97 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, -1 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_123();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_98_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_98 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[9 + 16stencil_215, stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_99_select(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf56_stencil_215_merged607_99 read pattern: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> stencil_1_FIFO_buf56[10 + 16stencil_215, -2 + stencil_214] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Read schedule : { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  // Write schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
  auto value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195 = stencil_1_FIFO_buf56.stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195;
  return 0;
}

// # of bundles = 2
// stencil_1_to_gp_436_ld57_merged621_write
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206
//	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207
inline void stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_write_bundle_write(hw_uint<512>& stencil_1_to_gp_436_ld57_merged621_write, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57, int dynamic_address) {
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_res = stencil_1_to_gp_436_ld57_merged621_write.extract<0, 31>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_192_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_res = stencil_1_to_gp_436_ld57_merged621_write.extract<32, 63>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_193_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_res = stencil_1_to_gp_436_ld57_merged621_write.extract<64, 95>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_194_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_res = stencil_1_to_gp_436_ld57_merged621_write.extract<96, 127>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_195_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_res = stencil_1_to_gp_436_ld57_merged621_write.extract<128, 159>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_196_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_res = stencil_1_to_gp_436_ld57_merged621_write.extract<160, 191>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_197_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_res = stencil_1_to_gp_436_ld57_merged621_write.extract<192, 223>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_198_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_res = stencil_1_to_gp_436_ld57_merged621_write.extract<224, 255>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_199_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_res = stencil_1_to_gp_436_ld57_merged621_write.extract<256, 287>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_200_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_res = stencil_1_to_gp_436_ld57_merged621_write.extract<288, 319>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_201_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_res = stencil_1_to_gp_436_ld57_merged621_write.extract<320, 351>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_202_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_res = stencil_1_to_gp_436_ld57_merged621_write.extract<352, 383>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_203_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_res = stencil_1_to_gp_436_ld57_merged621_write.extract<384, 415>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_204_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_res = stencil_1_to_gp_436_ld57_merged621_write.extract<416, 447>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_205_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_res = stencil_1_to_gp_436_ld57_merged621_write.extract<448, 479>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_206_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_res = stencil_1_to_gp_436_ld57_merged621_write.extract<480, 511>();
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_write(stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_207_res, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, dynamic_address);
}

// stencil_215_merged607_read
//	stencil_1_FIFO_buf56_stencil_215_merged607_48
//	stencil_1_FIFO_buf56_stencil_215_merged607_49
//	stencil_1_FIFO_buf56_stencil_215_merged607_50
//	stencil_1_FIFO_buf56_stencil_215_merged607_51
//	stencil_1_FIFO_buf56_stencil_215_merged607_52
//	stencil_1_FIFO_buf56_stencil_215_merged607_53
//	stencil_1_FIFO_buf56_stencil_215_merged607_54
//	stencil_1_FIFO_buf56_stencil_215_merged607_55
//	stencil_1_FIFO_buf56_stencil_215_merged607_56
//	stencil_1_FIFO_buf56_stencil_215_merged607_57
//	stencil_1_FIFO_buf56_stencil_215_merged607_58
//	stencil_1_FIFO_buf56_stencil_215_merged607_59
//	stencil_1_FIFO_buf56_stencil_215_merged607_60
//	stencil_1_FIFO_buf56_stencil_215_merged607_61
//	stencil_1_FIFO_buf56_stencil_215_merged607_62
//	stencil_1_FIFO_buf56_stencil_215_merged607_63
//	stencil_1_FIFO_buf56_stencil_215_merged607_64
//	stencil_1_FIFO_buf56_stencil_215_merged607_65
//	stencil_1_FIFO_buf56_stencil_215_merged607_66
//	stencil_1_FIFO_buf56_stencil_215_merged607_67
//	stencil_1_FIFO_buf56_stencil_215_merged607_68
//	stencil_1_FIFO_buf56_stencil_215_merged607_69
//	stencil_1_FIFO_buf56_stencil_215_merged607_70
//	stencil_1_FIFO_buf56_stencil_215_merged607_71
//	stencil_1_FIFO_buf56_stencil_215_merged607_72
//	stencil_1_FIFO_buf56_stencil_215_merged607_73
//	stencil_1_FIFO_buf56_stencil_215_merged607_74
//	stencil_1_FIFO_buf56_stencil_215_merged607_75
//	stencil_1_FIFO_buf56_stencil_215_merged607_76
//	stencil_1_FIFO_buf56_stencil_215_merged607_77
//	stencil_1_FIFO_buf56_stencil_215_merged607_78
//	stencil_1_FIFO_buf56_stencil_215_merged607_79
//	stencil_1_FIFO_buf56_stencil_215_merged607_80
//	stencil_1_FIFO_buf56_stencil_215_merged607_81
//	stencil_1_FIFO_buf56_stencil_215_merged607_82
//	stencil_1_FIFO_buf56_stencil_215_merged607_83
//	stencil_1_FIFO_buf56_stencil_215_merged607_84
//	stencil_1_FIFO_buf56_stencil_215_merged607_85
//	stencil_1_FIFO_buf56_stencil_215_merged607_86
//	stencil_1_FIFO_buf56_stencil_215_merged607_87
//	stencil_1_FIFO_buf56_stencil_215_merged607_88
//	stencil_1_FIFO_buf56_stencil_215_merged607_89
//	stencil_1_FIFO_buf56_stencil_215_merged607_90
//	stencil_1_FIFO_buf56_stencil_215_merged607_91
//	stencil_1_FIFO_buf56_stencil_215_merged607_92
//	stencil_1_FIFO_buf56_stencil_215_merged607_93
//	stencil_1_FIFO_buf56_stencil_215_merged607_94
//	stencil_1_FIFO_buf56_stencil_215_merged607_95
//	stencil_1_FIFO_buf56_stencil_215_merged607_96
//	stencil_1_FIFO_buf56_stencil_215_merged607_97
//	stencil_1_FIFO_buf56_stencil_215_merged607_98
//	stencil_1_FIFO_buf56_stencil_215_merged607_99
//	stencil_1_FIFO_buf56_stencil_215_merged607_100
//	stencil_1_FIFO_buf56_stencil_215_merged607_101
//	stencil_1_FIFO_buf56_stencil_215_merged607_102
//	stencil_1_FIFO_buf56_stencil_215_merged607_103
//	stencil_1_FIFO_buf56_stencil_215_merged607_104
//	stencil_1_FIFO_buf56_stencil_215_merged607_105
//	stencil_1_FIFO_buf56_stencil_215_merged607_106
//	stencil_1_FIFO_buf56_stencil_215_merged607_107
//	stencil_1_FIFO_buf56_stencil_215_merged607_108
//	stencil_1_FIFO_buf56_stencil_215_merged607_109
//	stencil_1_FIFO_buf56_stencil_215_merged607_110
//	stencil_1_FIFO_buf56_stencil_215_merged607_111
//	stencil_1_FIFO_buf56_stencil_215_merged607_112
//	stencil_1_FIFO_buf56_stencil_215_merged607_113
//	stencil_1_FIFO_buf56_stencil_215_merged607_114
//	stencil_1_FIFO_buf56_stencil_215_merged607_115
//	stencil_1_FIFO_buf56_stencil_215_merged607_116
//	stencil_1_FIFO_buf56_stencil_215_merged607_117
//	stencil_1_FIFO_buf56_stencil_215_merged607_118
//	stencil_1_FIFO_buf56_stencil_215_merged607_119
//	stencil_1_FIFO_buf56_stencil_215_merged607_120
//	stencil_1_FIFO_buf56_stencil_215_merged607_121
//	stencil_1_FIFO_buf56_stencil_215_merged607_122
//	stencil_1_FIFO_buf56_stencil_215_merged607_123
//	stencil_1_FIFO_buf56_stencil_215_merged607_124
//	stencil_1_FIFO_buf56_stencil_215_merged607_125
//	stencil_1_FIFO_buf56_stencil_215_merged607_126
//	stencil_1_FIFO_buf56_stencil_215_merged607_127
//	stencil_1_FIFO_buf56_stencil_215_merged607_128
//	stencil_1_FIFO_buf56_stencil_215_merged607_129
//	stencil_1_FIFO_buf56_stencil_215_merged607_130
//	stencil_1_FIFO_buf56_stencil_215_merged607_131
//	stencil_1_FIFO_buf56_stencil_215_merged607_132
//	stencil_1_FIFO_buf56_stencil_215_merged607_133
//	stencil_1_FIFO_buf56_stencil_215_merged607_134
//	stencil_1_FIFO_buf56_stencil_215_merged607_135
//	stencil_1_FIFO_buf56_stencil_215_merged607_136
//	stencil_1_FIFO_buf56_stencil_215_merged607_137
//	stencil_1_FIFO_buf56_stencil_215_merged607_138
//	stencil_1_FIFO_buf56_stencil_215_merged607_139
//	stencil_1_FIFO_buf56_stencil_215_merged607_140
//	stencil_1_FIFO_buf56_stencil_215_merged607_141
//	stencil_1_FIFO_buf56_stencil_215_merged607_142
//	stencil_1_FIFO_buf56_stencil_215_merged607_143
//	stencil_1_FIFO_buf56_stencil_215_merged607_144
//	stencil_1_FIFO_buf56_stencil_215_merged607_145
//	stencil_1_FIFO_buf56_stencil_215_merged607_146
//	stencil_1_FIFO_buf56_stencil_215_merged607_147
//	stencil_1_FIFO_buf56_stencil_215_merged607_148
//	stencil_1_FIFO_buf56_stencil_215_merged607_149
//	stencil_1_FIFO_buf56_stencil_215_merged607_150
//	stencil_1_FIFO_buf56_stencil_215_merged607_151
//	stencil_1_FIFO_buf56_stencil_215_merged607_152
//	stencil_1_FIFO_buf56_stencil_215_merged607_153
//	stencil_1_FIFO_buf56_stencil_215_merged607_154
//	stencil_1_FIFO_buf56_stencil_215_merged607_155
//	stencil_1_FIFO_buf56_stencil_215_merged607_156
//	stencil_1_FIFO_buf56_stencil_215_merged607_157
//	stencil_1_FIFO_buf56_stencil_215_merged607_158
//	stencil_1_FIFO_buf56_stencil_215_merged607_159
//	stencil_1_FIFO_buf56_stencil_215_merged607_160
//	stencil_1_FIFO_buf56_stencil_215_merged607_161
//	stencil_1_FIFO_buf56_stencil_215_merged607_162
//	stencil_1_FIFO_buf56_stencil_215_merged607_163
//	stencil_1_FIFO_buf56_stencil_215_merged607_164
//	stencil_1_FIFO_buf56_stencil_215_merged607_165
//	stencil_1_FIFO_buf56_stencil_215_merged607_166
//	stencil_1_FIFO_buf56_stencil_215_merged607_167
//	stencil_1_FIFO_buf56_stencil_215_merged607_168
//	stencil_1_FIFO_buf56_stencil_215_merged607_169
//	stencil_1_FIFO_buf56_stencil_215_merged607_170
//	stencil_1_FIFO_buf56_stencil_215_merged607_171
//	stencil_1_FIFO_buf56_stencil_215_merged607_172
//	stencil_1_FIFO_buf56_stencil_215_merged607_173
//	stencil_1_FIFO_buf56_stencil_215_merged607_174
//	stencil_1_FIFO_buf56_stencil_215_merged607_175
//	stencil_1_FIFO_buf56_stencil_215_merged607_176
//	stencil_1_FIFO_buf56_stencil_215_merged607_177
//	stencil_1_FIFO_buf56_stencil_215_merged607_178
//	stencil_1_FIFO_buf56_stencil_215_merged607_179
//	stencil_1_FIFO_buf56_stencil_215_merged607_180
//	stencil_1_FIFO_buf56_stencil_215_merged607_181
//	stencil_1_FIFO_buf56_stencil_215_merged607_182
//	stencil_1_FIFO_buf56_stencil_215_merged607_183
//	stencil_1_FIFO_buf56_stencil_215_merged607_184
//	stencil_1_FIFO_buf56_stencil_215_merged607_185
//	stencil_1_FIFO_buf56_stencil_215_merged607_186
//	stencil_1_FIFO_buf56_stencil_215_merged607_187
//	stencil_1_FIFO_buf56_stencil_215_merged607_188
//	stencil_1_FIFO_buf56_stencil_215_merged607_189
//	stencil_1_FIFO_buf56_stencil_215_merged607_190
//	stencil_1_FIFO_buf56_stencil_215_merged607_191
inline hw_uint<4608> stencil_1_FIFO_buf56_stencil_215_merged607_read_bundle_read(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_214, int stencil_215, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_1_FIFO_buf56_stencil_215_merged607_48
    // stencil_1_FIFO_buf56_stencil_215_merged607_49
    // stencil_1_FIFO_buf56_stencil_215_merged607_50
    // stencil_1_FIFO_buf56_stencil_215_merged607_51
    // stencil_1_FIFO_buf56_stencil_215_merged607_52
    // stencil_1_FIFO_buf56_stencil_215_merged607_53
    // stencil_1_FIFO_buf56_stencil_215_merged607_54
    // stencil_1_FIFO_buf56_stencil_215_merged607_55
    // stencil_1_FIFO_buf56_stencil_215_merged607_56
    // stencil_1_FIFO_buf56_stencil_215_merged607_57
    // stencil_1_FIFO_buf56_stencil_215_merged607_58
    // stencil_1_FIFO_buf56_stencil_215_merged607_59
    // stencil_1_FIFO_buf56_stencil_215_merged607_60
    // stencil_1_FIFO_buf56_stencil_215_merged607_61
    // stencil_1_FIFO_buf56_stencil_215_merged607_62
    // stencil_1_FIFO_buf56_stencil_215_merged607_63
    // stencil_1_FIFO_buf56_stencil_215_merged607_64
    // stencil_1_FIFO_buf56_stencil_215_merged607_65
    // stencil_1_FIFO_buf56_stencil_215_merged607_66
    // stencil_1_FIFO_buf56_stencil_215_merged607_67
    // stencil_1_FIFO_buf56_stencil_215_merged607_68
    // stencil_1_FIFO_buf56_stencil_215_merged607_69
    // stencil_1_FIFO_buf56_stencil_215_merged607_70
    // stencil_1_FIFO_buf56_stencil_215_merged607_71
    // stencil_1_FIFO_buf56_stencil_215_merged607_72
    // stencil_1_FIFO_buf56_stencil_215_merged607_73
    // stencil_1_FIFO_buf56_stencil_215_merged607_74
    // stencil_1_FIFO_buf56_stencil_215_merged607_75
    // stencil_1_FIFO_buf56_stencil_215_merged607_76
    // stencil_1_FIFO_buf56_stencil_215_merged607_77
    // stencil_1_FIFO_buf56_stencil_215_merged607_78
    // stencil_1_FIFO_buf56_stencil_215_merged607_79
    // stencil_1_FIFO_buf56_stencil_215_merged607_80
    // stencil_1_FIFO_buf56_stencil_215_merged607_81
    // stencil_1_FIFO_buf56_stencil_215_merged607_82
    // stencil_1_FIFO_buf56_stencil_215_merged607_83
    // stencil_1_FIFO_buf56_stencil_215_merged607_84
    // stencil_1_FIFO_buf56_stencil_215_merged607_85
    // stencil_1_FIFO_buf56_stencil_215_merged607_86
    // stencil_1_FIFO_buf56_stencil_215_merged607_87
    // stencil_1_FIFO_buf56_stencil_215_merged607_88
    // stencil_1_FIFO_buf56_stencil_215_merged607_89
    // stencil_1_FIFO_buf56_stencil_215_merged607_90
    // stencil_1_FIFO_buf56_stencil_215_merged607_91
    // stencil_1_FIFO_buf56_stencil_215_merged607_92
    // stencil_1_FIFO_buf56_stencil_215_merged607_93
    // stencil_1_FIFO_buf56_stencil_215_merged607_94
    // stencil_1_FIFO_buf56_stencil_215_merged607_95
    // stencil_1_FIFO_buf56_stencil_215_merged607_96
    // stencil_1_FIFO_buf56_stencil_215_merged607_97
    // stencil_1_FIFO_buf56_stencil_215_merged607_98
    // stencil_1_FIFO_buf56_stencil_215_merged607_99
    // stencil_1_FIFO_buf56_stencil_215_merged607_100
    // stencil_1_FIFO_buf56_stencil_215_merged607_101
    // stencil_1_FIFO_buf56_stencil_215_merged607_102
    // stencil_1_FIFO_buf56_stencil_215_merged607_103
    // stencil_1_FIFO_buf56_stencil_215_merged607_104
    // stencil_1_FIFO_buf56_stencil_215_merged607_105
    // stencil_1_FIFO_buf56_stencil_215_merged607_106
    // stencil_1_FIFO_buf56_stencil_215_merged607_107
    // stencil_1_FIFO_buf56_stencil_215_merged607_108
    // stencil_1_FIFO_buf56_stencil_215_merged607_109
    // stencil_1_FIFO_buf56_stencil_215_merged607_110
    // stencil_1_FIFO_buf56_stencil_215_merged607_111
    // stencil_1_FIFO_buf56_stencil_215_merged607_112
    // stencil_1_FIFO_buf56_stencil_215_merged607_113
    // stencil_1_FIFO_buf56_stencil_215_merged607_114
    // stencil_1_FIFO_buf56_stencil_215_merged607_115
    // stencil_1_FIFO_buf56_stencil_215_merged607_116
    // stencil_1_FIFO_buf56_stencil_215_merged607_117
    // stencil_1_FIFO_buf56_stencil_215_merged607_118
    // stencil_1_FIFO_buf56_stencil_215_merged607_119
    // stencil_1_FIFO_buf56_stencil_215_merged607_120
    // stencil_1_FIFO_buf56_stencil_215_merged607_121
    // stencil_1_FIFO_buf56_stencil_215_merged607_122
    // stencil_1_FIFO_buf56_stencil_215_merged607_123
    // stencil_1_FIFO_buf56_stencil_215_merged607_124
    // stencil_1_FIFO_buf56_stencil_215_merged607_125
    // stencil_1_FIFO_buf56_stencil_215_merged607_126
    // stencil_1_FIFO_buf56_stencil_215_merged607_127
    // stencil_1_FIFO_buf56_stencil_215_merged607_128
    // stencil_1_FIFO_buf56_stencil_215_merged607_129
    // stencil_1_FIFO_buf56_stencil_215_merged607_130
    // stencil_1_FIFO_buf56_stencil_215_merged607_131
    // stencil_1_FIFO_buf56_stencil_215_merged607_132
    // stencil_1_FIFO_buf56_stencil_215_merged607_133
    // stencil_1_FIFO_buf56_stencil_215_merged607_134
    // stencil_1_FIFO_buf56_stencil_215_merged607_135
    // stencil_1_FIFO_buf56_stencil_215_merged607_136
    // stencil_1_FIFO_buf56_stencil_215_merged607_137
    // stencil_1_FIFO_buf56_stencil_215_merged607_138
    // stencil_1_FIFO_buf56_stencil_215_merged607_139
    // stencil_1_FIFO_buf56_stencil_215_merged607_140
    // stencil_1_FIFO_buf56_stencil_215_merged607_141
    // stencil_1_FIFO_buf56_stencil_215_merged607_142
    // stencil_1_FIFO_buf56_stencil_215_merged607_143
    // stencil_1_FIFO_buf56_stencil_215_merged607_144
    // stencil_1_FIFO_buf56_stencil_215_merged607_145
    // stencil_1_FIFO_buf56_stencil_215_merged607_146
    // stencil_1_FIFO_buf56_stencil_215_merged607_147
    // stencil_1_FIFO_buf56_stencil_215_merged607_148
    // stencil_1_FIFO_buf56_stencil_215_merged607_149
    // stencil_1_FIFO_buf56_stencil_215_merged607_150
    // stencil_1_FIFO_buf56_stencil_215_merged607_151
    // stencil_1_FIFO_buf56_stencil_215_merged607_152
    // stencil_1_FIFO_buf56_stencil_215_merged607_153
    // stencil_1_FIFO_buf56_stencil_215_merged607_154
    // stencil_1_FIFO_buf56_stencil_215_merged607_155
    // stencil_1_FIFO_buf56_stencil_215_merged607_156
    // stencil_1_FIFO_buf56_stencil_215_merged607_157
    // stencil_1_FIFO_buf56_stencil_215_merged607_158
    // stencil_1_FIFO_buf56_stencil_215_merged607_159
    // stencil_1_FIFO_buf56_stencil_215_merged607_160
    // stencil_1_FIFO_buf56_stencil_215_merged607_161
    // stencil_1_FIFO_buf56_stencil_215_merged607_162
    // stencil_1_FIFO_buf56_stencil_215_merged607_163
    // stencil_1_FIFO_buf56_stencil_215_merged607_164
    // stencil_1_FIFO_buf56_stencil_215_merged607_165
    // stencil_1_FIFO_buf56_stencil_215_merged607_166
    // stencil_1_FIFO_buf56_stencil_215_merged607_167
    // stencil_1_FIFO_buf56_stencil_215_merged607_168
    // stencil_1_FIFO_buf56_stencil_215_merged607_169
    // stencil_1_FIFO_buf56_stencil_215_merged607_170
    // stencil_1_FIFO_buf56_stencil_215_merged607_171
    // stencil_1_FIFO_buf56_stencil_215_merged607_172
    // stencil_1_FIFO_buf56_stencil_215_merged607_173
    // stencil_1_FIFO_buf56_stencil_215_merged607_174
    // stencil_1_FIFO_buf56_stencil_215_merged607_175
    // stencil_1_FIFO_buf56_stencil_215_merged607_176
    // stencil_1_FIFO_buf56_stencil_215_merged607_177
    // stencil_1_FIFO_buf56_stencil_215_merged607_178
    // stencil_1_FIFO_buf56_stencil_215_merged607_179
    // stencil_1_FIFO_buf56_stencil_215_merged607_180
    // stencil_1_FIFO_buf56_stencil_215_merged607_181
    // stencil_1_FIFO_buf56_stencil_215_merged607_182
    // stencil_1_FIFO_buf56_stencil_215_merged607_183
    // stencil_1_FIFO_buf56_stencil_215_merged607_184
    // stencil_1_FIFO_buf56_stencil_215_merged607_185
    // stencil_1_FIFO_buf56_stencil_215_merged607_186
    // stencil_1_FIFO_buf56_stencil_215_merged607_187
    // stencil_1_FIFO_buf56_stencil_215_merged607_188
    // stencil_1_FIFO_buf56_stencil_215_merged607_189
    // stencil_1_FIFO_buf56_stencil_215_merged607_190
    // stencil_1_FIFO_buf56_stencil_215_merged607_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_48_res = stencil_1_FIFO_buf56_stencil_215_merged607_48_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<0, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_48_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_49_res = stencil_1_FIFO_buf56_stencil_215_merged607_49_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<32, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_49_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_50_res = stencil_1_FIFO_buf56_stencil_215_merged607_50_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<64, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_50_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_51_res = stencil_1_FIFO_buf56_stencil_215_merged607_51_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<96, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_51_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_52_res = stencil_1_FIFO_buf56_stencil_215_merged607_52_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<128, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_52_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_53_res = stencil_1_FIFO_buf56_stencil_215_merged607_53_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<160, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_53_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_54_res = stencil_1_FIFO_buf56_stencil_215_merged607_54_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<192, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_54_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_55_res = stencil_1_FIFO_buf56_stencil_215_merged607_55_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<224, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_55_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_56_res = stencil_1_FIFO_buf56_stencil_215_merged607_56_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<256, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_56_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_57_res = stencil_1_FIFO_buf56_stencil_215_merged607_57_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<288, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_57_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_58_res = stencil_1_FIFO_buf56_stencil_215_merged607_58_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<320, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_58_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_59_res = stencil_1_FIFO_buf56_stencil_215_merged607_59_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<352, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_59_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_60_res = stencil_1_FIFO_buf56_stencil_215_merged607_60_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<384, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_60_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_61_res = stencil_1_FIFO_buf56_stencil_215_merged607_61_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<416, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_61_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_62_res = stencil_1_FIFO_buf56_stencil_215_merged607_62_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<448, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_62_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_63_res = stencil_1_FIFO_buf56_stencil_215_merged607_63_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<480, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_63_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_64_res = stencil_1_FIFO_buf56_stencil_215_merged607_64_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<512, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_64_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_65_res = stencil_1_FIFO_buf56_stencil_215_merged607_65_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<544, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_65_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_66_res = stencil_1_FIFO_buf56_stencil_215_merged607_66_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<576, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_66_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_67_res = stencil_1_FIFO_buf56_stencil_215_merged607_67_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<608, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_67_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_68_res = stencil_1_FIFO_buf56_stencil_215_merged607_68_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<640, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_68_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_69_res = stencil_1_FIFO_buf56_stencil_215_merged607_69_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<672, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_69_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_70_res = stencil_1_FIFO_buf56_stencil_215_merged607_70_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<704, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_70_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_71_res = stencil_1_FIFO_buf56_stencil_215_merged607_71_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<736, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_71_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_72_res = stencil_1_FIFO_buf56_stencil_215_merged607_72_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<768, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_72_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_73_res = stencil_1_FIFO_buf56_stencil_215_merged607_73_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<800, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_73_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_74_res = stencil_1_FIFO_buf56_stencil_215_merged607_74_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<832, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_74_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_75_res = stencil_1_FIFO_buf56_stencil_215_merged607_75_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<864, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_75_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_76_res = stencil_1_FIFO_buf56_stencil_215_merged607_76_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<896, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_76_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_77_res = stencil_1_FIFO_buf56_stencil_215_merged607_77_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<928, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_77_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_78_res = stencil_1_FIFO_buf56_stencil_215_merged607_78_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<960, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_78_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_79_res = stencil_1_FIFO_buf56_stencil_215_merged607_79_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<992, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_79_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_80_res = stencil_1_FIFO_buf56_stencil_215_merged607_80_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1024, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_80_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_81_res = stencil_1_FIFO_buf56_stencil_215_merged607_81_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1056, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_81_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_82_res = stencil_1_FIFO_buf56_stencil_215_merged607_82_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1088, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_82_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_83_res = stencil_1_FIFO_buf56_stencil_215_merged607_83_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1120, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_83_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_84_res = stencil_1_FIFO_buf56_stencil_215_merged607_84_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1152, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_84_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_85_res = stencil_1_FIFO_buf56_stencil_215_merged607_85_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1184, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_85_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_86_res = stencil_1_FIFO_buf56_stencil_215_merged607_86_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1216, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_86_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_87_res = stencil_1_FIFO_buf56_stencil_215_merged607_87_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1248, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_87_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_88_res = stencil_1_FIFO_buf56_stencil_215_merged607_88_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1280, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_88_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_89_res = stencil_1_FIFO_buf56_stencil_215_merged607_89_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1312, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_89_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_90_res = stencil_1_FIFO_buf56_stencil_215_merged607_90_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1344, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_90_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_91_res = stencil_1_FIFO_buf56_stencil_215_merged607_91_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1376, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_91_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_92_res = stencil_1_FIFO_buf56_stencil_215_merged607_92_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1408, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_92_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_93_res = stencil_1_FIFO_buf56_stencil_215_merged607_93_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1440, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_93_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_94_res = stencil_1_FIFO_buf56_stencil_215_merged607_94_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1472, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_94_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_95_res = stencil_1_FIFO_buf56_stencil_215_merged607_95_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1504, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_95_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_96_res = stencil_1_FIFO_buf56_stencil_215_merged607_96_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1536, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_96_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_97_res = stencil_1_FIFO_buf56_stencil_215_merged607_97_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1568, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_97_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_98_res = stencil_1_FIFO_buf56_stencil_215_merged607_98_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1600, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_98_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_99_res = stencil_1_FIFO_buf56_stencil_215_merged607_99_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1632, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_99_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_100_res = stencil_1_FIFO_buf56_stencil_215_merged607_100_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1664, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_100_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_101_res = stencil_1_FIFO_buf56_stencil_215_merged607_101_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1696, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_101_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_102_res = stencil_1_FIFO_buf56_stencil_215_merged607_102_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1728, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_102_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_103_res = stencil_1_FIFO_buf56_stencil_215_merged607_103_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1760, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_103_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_104_res = stencil_1_FIFO_buf56_stencil_215_merged607_104_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1792, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_104_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_105_res = stencil_1_FIFO_buf56_stencil_215_merged607_105_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1824, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_105_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_106_res = stencil_1_FIFO_buf56_stencil_215_merged607_106_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1856, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_106_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_107_res = stencil_1_FIFO_buf56_stencil_215_merged607_107_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1888, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_107_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_108_res = stencil_1_FIFO_buf56_stencil_215_merged607_108_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1920, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_108_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_109_res = stencil_1_FIFO_buf56_stencil_215_merged607_109_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1952, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_109_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_110_res = stencil_1_FIFO_buf56_stencil_215_merged607_110_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<1984, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_110_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_111_res = stencil_1_FIFO_buf56_stencil_215_merged607_111_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2016, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_111_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_112_res = stencil_1_FIFO_buf56_stencil_215_merged607_112_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2048, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_112_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_113_res = stencil_1_FIFO_buf56_stencil_215_merged607_113_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2080, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_113_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_114_res = stencil_1_FIFO_buf56_stencil_215_merged607_114_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2112, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_114_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_115_res = stencil_1_FIFO_buf56_stencil_215_merged607_115_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2144, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_115_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_116_res = stencil_1_FIFO_buf56_stencil_215_merged607_116_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2176, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_116_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_117_res = stencil_1_FIFO_buf56_stencil_215_merged607_117_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2208, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_117_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_118_res = stencil_1_FIFO_buf56_stencil_215_merged607_118_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2240, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_118_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_119_res = stencil_1_FIFO_buf56_stencil_215_merged607_119_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2272, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_119_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_120_res = stencil_1_FIFO_buf56_stencil_215_merged607_120_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2304, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_120_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_121_res = stencil_1_FIFO_buf56_stencil_215_merged607_121_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2336, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_121_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_122_res = stencil_1_FIFO_buf56_stencil_215_merged607_122_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2368, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_122_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_123_res = stencil_1_FIFO_buf56_stencil_215_merged607_123_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2400, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_123_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_124_res = stencil_1_FIFO_buf56_stencil_215_merged607_124_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2432, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_124_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_125_res = stencil_1_FIFO_buf56_stencil_215_merged607_125_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2464, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_125_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_126_res = stencil_1_FIFO_buf56_stencil_215_merged607_126_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2496, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_126_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_127_res = stencil_1_FIFO_buf56_stencil_215_merged607_127_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2528, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_127_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_128_res = stencil_1_FIFO_buf56_stencil_215_merged607_128_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2560, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_128_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_129_res = stencil_1_FIFO_buf56_stencil_215_merged607_129_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2592, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_129_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_130_res = stencil_1_FIFO_buf56_stencil_215_merged607_130_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2624, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_130_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_131_res = stencil_1_FIFO_buf56_stencil_215_merged607_131_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2656, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_131_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_132_res = stencil_1_FIFO_buf56_stencil_215_merged607_132_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2688, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_132_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_133_res = stencil_1_FIFO_buf56_stencil_215_merged607_133_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2720, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_133_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_134_res = stencil_1_FIFO_buf56_stencil_215_merged607_134_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2752, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_134_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_135_res = stencil_1_FIFO_buf56_stencil_215_merged607_135_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2784, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_135_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_136_res = stencil_1_FIFO_buf56_stencil_215_merged607_136_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2816, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_136_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_137_res = stencil_1_FIFO_buf56_stencil_215_merged607_137_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2848, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_137_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_138_res = stencil_1_FIFO_buf56_stencil_215_merged607_138_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2880, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_138_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_139_res = stencil_1_FIFO_buf56_stencil_215_merged607_139_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2912, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_139_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_140_res = stencil_1_FIFO_buf56_stencil_215_merged607_140_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2944, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_140_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_141_res = stencil_1_FIFO_buf56_stencil_215_merged607_141_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<2976, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_141_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_142_res = stencil_1_FIFO_buf56_stencil_215_merged607_142_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3008, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_142_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_143_res = stencil_1_FIFO_buf56_stencil_215_merged607_143_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3040, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_143_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_144_res = stencil_1_FIFO_buf56_stencil_215_merged607_144_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3072, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_144_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_145_res = stencil_1_FIFO_buf56_stencil_215_merged607_145_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3104, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_145_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_146_res = stencil_1_FIFO_buf56_stencil_215_merged607_146_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3136, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_146_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_147_res = stencil_1_FIFO_buf56_stencil_215_merged607_147_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3168, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_147_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_148_res = stencil_1_FIFO_buf56_stencil_215_merged607_148_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3200, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_148_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_149_res = stencil_1_FIFO_buf56_stencil_215_merged607_149_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3232, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_149_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_150_res = stencil_1_FIFO_buf56_stencil_215_merged607_150_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3264, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_150_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_151_res = stencil_1_FIFO_buf56_stencil_215_merged607_151_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3296, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_151_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_152_res = stencil_1_FIFO_buf56_stencil_215_merged607_152_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3328, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_152_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_153_res = stencil_1_FIFO_buf56_stencil_215_merged607_153_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3360, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_153_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_154_res = stencil_1_FIFO_buf56_stencil_215_merged607_154_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3392, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_154_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_155_res = stencil_1_FIFO_buf56_stencil_215_merged607_155_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3424, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_155_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_156_res = stencil_1_FIFO_buf56_stencil_215_merged607_156_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3456, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_156_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_157_res = stencil_1_FIFO_buf56_stencil_215_merged607_157_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3488, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_157_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_158_res = stencil_1_FIFO_buf56_stencil_215_merged607_158_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3520, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_158_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_159_res = stencil_1_FIFO_buf56_stencil_215_merged607_159_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3552, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_159_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_160_res = stencil_1_FIFO_buf56_stencil_215_merged607_160_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3584, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_160_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_161_res = stencil_1_FIFO_buf56_stencil_215_merged607_161_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3616, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_161_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_162_res = stencil_1_FIFO_buf56_stencil_215_merged607_162_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3648, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_162_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_163_res = stencil_1_FIFO_buf56_stencil_215_merged607_163_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3680, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_163_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_164_res = stencil_1_FIFO_buf56_stencil_215_merged607_164_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3712, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_164_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_165_res = stencil_1_FIFO_buf56_stencil_215_merged607_165_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3744, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_165_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_166_res = stencil_1_FIFO_buf56_stencil_215_merged607_166_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3776, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_166_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_167_res = stencil_1_FIFO_buf56_stencil_215_merged607_167_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3808, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_167_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_168_res = stencil_1_FIFO_buf56_stencil_215_merged607_168_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3840, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_168_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_169_res = stencil_1_FIFO_buf56_stencil_215_merged607_169_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3872, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_169_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_170_res = stencil_1_FIFO_buf56_stencil_215_merged607_170_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3904, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_170_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_171_res = stencil_1_FIFO_buf56_stencil_215_merged607_171_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3936, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_171_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_172_res = stencil_1_FIFO_buf56_stencil_215_merged607_172_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<3968, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_172_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_173_res = stencil_1_FIFO_buf56_stencil_215_merged607_173_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4000, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_173_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_174_res = stencil_1_FIFO_buf56_stencil_215_merged607_174_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4032, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_174_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_175_res = stencil_1_FIFO_buf56_stencil_215_merged607_175_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4064, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_175_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_176_res = stencil_1_FIFO_buf56_stencil_215_merged607_176_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4096, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_176_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_177_res = stencil_1_FIFO_buf56_stencil_215_merged607_177_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4128, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_177_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_178_res = stencil_1_FIFO_buf56_stencil_215_merged607_178_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4160, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_178_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_179_res = stencil_1_FIFO_buf56_stencil_215_merged607_179_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4192, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_179_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_180_res = stencil_1_FIFO_buf56_stencil_215_merged607_180_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4224, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_180_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_181_res = stencil_1_FIFO_buf56_stencil_215_merged607_181_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4256, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_181_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_182_res = stencil_1_FIFO_buf56_stencil_215_merged607_182_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4288, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_182_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_183_res = stencil_1_FIFO_buf56_stencil_215_merged607_183_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4320, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_183_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_184_res = stencil_1_FIFO_buf56_stencil_215_merged607_184_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4352, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_184_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_185_res = stencil_1_FIFO_buf56_stencil_215_merged607_185_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4384, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_185_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_186_res = stencil_1_FIFO_buf56_stencil_215_merged607_186_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4416, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_186_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_187_res = stencil_1_FIFO_buf56_stencil_215_merged607_187_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4448, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_187_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_188_res = stencil_1_FIFO_buf56_stencil_215_merged607_188_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4480, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_188_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_189_res = stencil_1_FIFO_buf56_stencil_215_merged607_189_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4512, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_189_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_190_res = stencil_1_FIFO_buf56_stencil_215_merged607_190_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4544, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_190_res);
	hw_uint<32>  stencil_1_FIFO_buf56_stencil_215_merged607_191_res = stencil_1_FIFO_buf56_stencil_215_merged607_191_select(stencil_1_FIFO_buf56, root, stencil_214, stencil_215, dynamic_address);
	set_at<4576, 4608>(result, stencil_1_FIFO_buf56_stencil_215_merged607_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_2_stencil_215_merged607_32_to_stencil_2_stencil_2_ld41_merged617_16_cache {
	// RAM Box: {[14, 1934], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_33_to_stencil_2_stencil_2_ld41_merged617_17_cache {
	// RAM Box: {[13, 1933], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_34_to_stencil_2_stencil_2_ld41_merged617_18_cache {
	// RAM Box: {[12, 1932], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_35_to_stencil_2_stencil_2_ld41_merged617_19_cache {
	// RAM Box: {[11, 1931], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_36_to_stencil_2_stencil_2_ld41_merged617_20_cache {
	// RAM Box: {[10, 1930], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_37_to_stencil_2_stencil_2_ld41_merged617_21_cache {
	// RAM Box: {[9, 1929], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_38_to_stencil_2_stencil_2_ld41_merged617_22_cache {
	// RAM Box: {[8, 1928], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_39_to_stencil_2_stencil_2_ld41_merged617_23_cache {
	// RAM Box: {[7, 1927], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_40_to_stencil_2_stencil_2_ld41_merged617_24_cache {
	// RAM Box: {[6, 1926], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_41_to_stencil_2_stencil_2_ld41_merged617_25_cache {
	// RAM Box: {[5, 1925], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_42_to_stencil_2_stencil_2_ld41_merged617_26_cache {
	// RAM Box: {[4, 1924], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_43_to_stencil_2_stencil_2_ld41_merged617_27_cache {
	// RAM Box: {[3, 1923], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_44_to_stencil_2_stencil_2_ld41_merged617_28_cache {
	// RAM Box: {[2, 1922], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_45_to_stencil_2_stencil_2_ld41_merged617_29_cache {
	// RAM Box: {[1, 1921], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_46_to_stencil_2_stencil_2_ld41_merged617_30_cache {
	// RAM Box: {[0, 1920], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_stencil_215_merged607_47_to_stencil_2_stencil_2_ld41_merged617_31_cache {
	// RAM Box: {[-1, 1919], [-1, 1080]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_cache {
  // # of banks: 16
  stencil_2_stencil_215_merged607_32_to_stencil_2_stencil_2_ld41_merged617_16_cache stencil_2_stencil_215_merged607_32_to_stencil_2_stencil_2_ld41_merged617_16;
  stencil_2_stencil_215_merged607_33_to_stencil_2_stencil_2_ld41_merged617_17_cache stencil_2_stencil_215_merged607_33_to_stencil_2_stencil_2_ld41_merged617_17;
  stencil_2_stencil_215_merged607_34_to_stencil_2_stencil_2_ld41_merged617_18_cache stencil_2_stencil_215_merged607_34_to_stencil_2_stencil_2_ld41_merged617_18;
  stencil_2_stencil_215_merged607_35_to_stencil_2_stencil_2_ld41_merged617_19_cache stencil_2_stencil_215_merged607_35_to_stencil_2_stencil_2_ld41_merged617_19;
  stencil_2_stencil_215_merged607_36_to_stencil_2_stencil_2_ld41_merged617_20_cache stencil_2_stencil_215_merged607_36_to_stencil_2_stencil_2_ld41_merged617_20;
  stencil_2_stencil_215_merged607_37_to_stencil_2_stencil_2_ld41_merged617_21_cache stencil_2_stencil_215_merged607_37_to_stencil_2_stencil_2_ld41_merged617_21;
  stencil_2_stencil_215_merged607_38_to_stencil_2_stencil_2_ld41_merged617_22_cache stencil_2_stencil_215_merged607_38_to_stencil_2_stencil_2_ld41_merged617_22;
  stencil_2_stencil_215_merged607_39_to_stencil_2_stencil_2_ld41_merged617_23_cache stencil_2_stencil_215_merged607_39_to_stencil_2_stencil_2_ld41_merged617_23;
  stencil_2_stencil_215_merged607_40_to_stencil_2_stencil_2_ld41_merged617_24_cache stencil_2_stencil_215_merged607_40_to_stencil_2_stencil_2_ld41_merged617_24;
  stencil_2_stencil_215_merged607_41_to_stencil_2_stencil_2_ld41_merged617_25_cache stencil_2_stencil_215_merged607_41_to_stencil_2_stencil_2_ld41_merged617_25;
  stencil_2_stencil_215_merged607_42_to_stencil_2_stencil_2_ld41_merged617_26_cache stencil_2_stencil_215_merged607_42_to_stencil_2_stencil_2_ld41_merged617_26;
  stencil_2_stencil_215_merged607_43_to_stencil_2_stencil_2_ld41_merged617_27_cache stencil_2_stencil_215_merged607_43_to_stencil_2_stencil_2_ld41_merged617_27;
  stencil_2_stencil_215_merged607_44_to_stencil_2_stencil_2_ld41_merged617_28_cache stencil_2_stencil_215_merged607_44_to_stencil_2_stencil_2_ld41_merged617_28;
  stencil_2_stencil_215_merged607_45_to_stencil_2_stencil_2_ld41_merged617_29_cache stencil_2_stencil_215_merged607_45_to_stencil_2_stencil_2_ld41_merged617_29;
  stencil_2_stencil_215_merged607_46_to_stencil_2_stencil_2_ld41_merged617_30_cache stencil_2_stencil_215_merged607_46_to_stencil_2_stencil_2_ld41_merged617_30;
  stencil_2_stencil_215_merged607_47_to_stencil_2_stencil_2_ld41_merged617_31_cache stencil_2_stencil_215_merged607_47_to_stencil_2_stencil_2_ld41_merged617_31;
};



inline void stencil_2_stencil_215_merged607_32_write(hw_uint<32> & stencil_2_stencil_215_merged607_32, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_32_to_stencil_2_stencil_2_ld41_merged617_16.push(stencil_2_stencil_215_merged607_32);
}

inline void stencil_2_stencil_215_merged607_33_write(hw_uint<32> & stencil_2_stencil_215_merged607_33, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_33_to_stencil_2_stencil_2_ld41_merged617_17.push(stencil_2_stencil_215_merged607_33);
}

inline void stencil_2_stencil_215_merged607_34_write(hw_uint<32> & stencil_2_stencil_215_merged607_34, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_34_to_stencil_2_stencil_2_ld41_merged617_18.push(stencil_2_stencil_215_merged607_34);
}

inline void stencil_2_stencil_215_merged607_35_write(hw_uint<32> & stencil_2_stencil_215_merged607_35, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_35_to_stencil_2_stencil_2_ld41_merged617_19.push(stencil_2_stencil_215_merged607_35);
}

inline void stencil_2_stencil_215_merged607_36_write(hw_uint<32> & stencil_2_stencil_215_merged607_36, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_36_to_stencil_2_stencil_2_ld41_merged617_20.push(stencil_2_stencil_215_merged607_36);
}

inline void stencil_2_stencil_215_merged607_37_write(hw_uint<32> & stencil_2_stencil_215_merged607_37, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_37_to_stencil_2_stencil_2_ld41_merged617_21.push(stencil_2_stencil_215_merged607_37);
}

inline void stencil_2_stencil_215_merged607_38_write(hw_uint<32> & stencil_2_stencil_215_merged607_38, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_38_to_stencil_2_stencil_2_ld41_merged617_22.push(stencil_2_stencil_215_merged607_38);
}

inline void stencil_2_stencil_215_merged607_39_write(hw_uint<32> & stencil_2_stencil_215_merged607_39, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_39_to_stencil_2_stencil_2_ld41_merged617_23.push(stencil_2_stencil_215_merged607_39);
}

inline void stencil_2_stencil_215_merged607_40_write(hw_uint<32> & stencil_2_stencil_215_merged607_40, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_40_to_stencil_2_stencil_2_ld41_merged617_24.push(stencil_2_stencil_215_merged607_40);
}

inline void stencil_2_stencil_215_merged607_41_write(hw_uint<32> & stencil_2_stencil_215_merged607_41, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_41_to_stencil_2_stencil_2_ld41_merged617_25.push(stencil_2_stencil_215_merged607_41);
}

inline void stencil_2_stencil_215_merged607_42_write(hw_uint<32> & stencil_2_stencil_215_merged607_42, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_42_to_stencil_2_stencil_2_ld41_merged617_26.push(stencil_2_stencil_215_merged607_42);
}

inline void stencil_2_stencil_215_merged607_43_write(hw_uint<32> & stencil_2_stencil_215_merged607_43, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_43_to_stencil_2_stencil_2_ld41_merged617_27.push(stencil_2_stencil_215_merged607_43);
}

inline void stencil_2_stencil_215_merged607_44_write(hw_uint<32> & stencil_2_stencil_215_merged607_44, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_44_to_stencil_2_stencil_2_ld41_merged617_28.push(stencil_2_stencil_215_merged607_44);
}

inline void stencil_2_stencil_215_merged607_45_write(hw_uint<32> & stencil_2_stencil_215_merged607_45, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_45_to_stencil_2_stencil_2_ld41_merged617_29.push(stencil_2_stencil_215_merged607_45);
}

inline void stencil_2_stencil_215_merged607_46_write(hw_uint<32> & stencil_2_stencil_215_merged607_46, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_46_to_stencil_2_stencil_2_ld41_merged617_30.push(stencil_2_stencil_215_merged607_46);
}

inline void stencil_2_stencil_215_merged607_47_write(hw_uint<32> & stencil_2_stencil_215_merged607_47, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
  stencil_2.stencil_2_stencil_215_merged607_47_to_stencil_2_stencil_2_ld41_merged617_31.push(stencil_2_stencil_215_merged607_47);
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_16_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_16 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[14 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_32 = stencil_2.stencil_2_stencil_215_merged607_32_to_stencil_2_stencil_2_ld41_merged617_16.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_32;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_17_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_17 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[13 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_33 = stencil_2.stencil_2_stencil_215_merged607_33_to_stencil_2_stencil_2_ld41_merged617_17.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_33;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_18_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_18 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[12 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_34 = stencil_2.stencil_2_stencil_215_merged607_34_to_stencil_2_stencil_2_ld41_merged617_18.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_34;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_19_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_19 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[11 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_35 = stencil_2.stencil_2_stencil_215_merged607_35_to_stencil_2_stencil_2_ld41_merged617_19.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_35;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_20_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_20 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[10 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_36 = stencil_2.stencil_2_stencil_215_merged607_36_to_stencil_2_stencil_2_ld41_merged617_20.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_36;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_21_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_21 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[9 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_37 = stencil_2.stencil_2_stencil_215_merged607_37_to_stencil_2_stencil_2_ld41_merged617_21.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_37;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_22_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_22 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[8 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_38 = stencil_2.stencil_2_stencil_215_merged607_38_to_stencil_2_stencil_2_ld41_merged617_22.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_38;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_23_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_23 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[7 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_39 = stencil_2.stencil_2_stencil_215_merged607_39_to_stencil_2_stencil_2_ld41_merged617_23.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_39;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_24_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_24 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[6 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_40 = stencil_2.stencil_2_stencil_215_merged607_40_to_stencil_2_stencil_2_ld41_merged617_24.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_40;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_25_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_25 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[5 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_41 = stencil_2.stencil_2_stencil_215_merged607_41_to_stencil_2_stencil_2_ld41_merged617_25.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_41;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_26_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_26 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[4 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_42 = stencil_2.stencil_2_stencil_215_merged607_42_to_stencil_2_stencil_2_ld41_merged617_26.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_42;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_27_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_27 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[3 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_43 = stencil_2.stencil_2_stencil_215_merged607_43_to_stencil_2_stencil_2_ld41_merged617_27.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_43;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_28_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_28 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[2 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_44 = stencil_2.stencil_2_stencil_215_merged607_44_to_stencil_2_stencil_2_ld41_merged617_28.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_44;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_29_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_29 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[1 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_45 = stencil_2.stencil_2_stencil_215_merged607_45_to_stencil_2_stencil_2_ld41_merged617_29.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_45;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_30_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_30 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_46 = stencil_2.stencil_2_stencil_215_merged607_46_to_stencil_2_stencil_2_ld41_merged617_30.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_46;
  return 0;
}

inline hw_uint<32>  stencil_2_stencil_2_ld41_merged617_31_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_stencil_2_ld41_merged617_31 read pattern: { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> stencil_2[-1 + 16stencil_2_ld41, -1 + stencil_2_ld42] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Read schedule : { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
  // Write schedule: { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
  auto value_stencil_2_stencil_215_merged607_47 = stencil_2.stencil_2_stencil_215_merged607_47_to_stencil_2_stencil_2_ld41_merged617_31.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_215_merged607_47;
  return 0;
}

// # of bundles = 2
// stencil_215_merged607_write
//	stencil_2_stencil_215_merged607_32
//	stencil_2_stencil_215_merged607_33
//	stencil_2_stencil_215_merged607_34
//	stencil_2_stencil_215_merged607_35
//	stencil_2_stencil_215_merged607_36
//	stencil_2_stencil_215_merged607_37
//	stencil_2_stencil_215_merged607_38
//	stencil_2_stencil_215_merged607_39
//	stencil_2_stencil_215_merged607_40
//	stencil_2_stencil_215_merged607_41
//	stencil_2_stencil_215_merged607_42
//	stencil_2_stencil_215_merged607_43
//	stencil_2_stencil_215_merged607_44
//	stencil_2_stencil_215_merged607_45
//	stencil_2_stencil_215_merged607_46
//	stencil_2_stencil_215_merged607_47
inline void stencil_2_stencil_215_merged607_write_bundle_write(hw_uint<512>& stencil_215_merged607_write, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215, int dynamic_address) {
	hw_uint<32>  stencil_2_stencil_215_merged607_32_res = stencil_215_merged607_write.extract<0, 31>();
	stencil_2_stencil_215_merged607_32_write(stencil_2_stencil_215_merged607_32_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_33_res = stencil_215_merged607_write.extract<32, 63>();
	stencil_2_stencil_215_merged607_33_write(stencil_2_stencil_215_merged607_33_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_34_res = stencil_215_merged607_write.extract<64, 95>();
	stencil_2_stencil_215_merged607_34_write(stencil_2_stencil_215_merged607_34_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_35_res = stencil_215_merged607_write.extract<96, 127>();
	stencil_2_stencil_215_merged607_35_write(stencil_2_stencil_215_merged607_35_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_36_res = stencil_215_merged607_write.extract<128, 159>();
	stencil_2_stencil_215_merged607_36_write(stencil_2_stencil_215_merged607_36_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_37_res = stencil_215_merged607_write.extract<160, 191>();
	stencil_2_stencil_215_merged607_37_write(stencil_2_stencil_215_merged607_37_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_38_res = stencil_215_merged607_write.extract<192, 223>();
	stencil_2_stencil_215_merged607_38_write(stencil_2_stencil_215_merged607_38_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_39_res = stencil_215_merged607_write.extract<224, 255>();
	stencil_2_stencil_215_merged607_39_write(stencil_2_stencil_215_merged607_39_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_40_res = stencil_215_merged607_write.extract<256, 287>();
	stencil_2_stencil_215_merged607_40_write(stencil_2_stencil_215_merged607_40_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_41_res = stencil_215_merged607_write.extract<288, 319>();
	stencil_2_stencil_215_merged607_41_write(stencil_2_stencil_215_merged607_41_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_42_res = stencil_215_merged607_write.extract<320, 351>();
	stencil_2_stencil_215_merged607_42_write(stencil_2_stencil_215_merged607_42_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_43_res = stencil_215_merged607_write.extract<352, 383>();
	stencil_2_stencil_215_merged607_43_write(stencil_2_stencil_215_merged607_43_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_44_res = stencil_215_merged607_write.extract<384, 415>();
	stencil_2_stencil_215_merged607_44_write(stencil_2_stencil_215_merged607_44_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_45_res = stencil_215_merged607_write.extract<416, 447>();
	stencil_2_stencil_215_merged607_45_write(stencil_2_stencil_215_merged607_45_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_46_res = stencil_215_merged607_write.extract<448, 479>();
	stencil_2_stencil_215_merged607_46_write(stencil_2_stencil_215_merged607_46_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
	hw_uint<32>  stencil_2_stencil_215_merged607_47_res = stencil_215_merged607_write.extract<480, 511>();
	stencil_2_stencil_215_merged607_47_write(stencil_2_stencil_215_merged607_47_res, stencil_2, root, stencil_214, stencil_215, dynamic_address);
}

// stencil_2_ld41_merged617_read
//	stencil_2_stencil_2_ld41_merged617_16
//	stencil_2_stencil_2_ld41_merged617_17
//	stencil_2_stencil_2_ld41_merged617_18
//	stencil_2_stencil_2_ld41_merged617_19
//	stencil_2_stencil_2_ld41_merged617_20
//	stencil_2_stencil_2_ld41_merged617_21
//	stencil_2_stencil_2_ld41_merged617_22
//	stencil_2_stencil_2_ld41_merged617_23
//	stencil_2_stencil_2_ld41_merged617_24
//	stencil_2_stencil_2_ld41_merged617_25
//	stencil_2_stencil_2_ld41_merged617_26
//	stencil_2_stencil_2_ld41_merged617_27
//	stencil_2_stencil_2_ld41_merged617_28
//	stencil_2_stencil_2_ld41_merged617_29
//	stencil_2_stencil_2_ld41_merged617_30
//	stencil_2_stencil_2_ld41_merged617_31
inline hw_uint<512> stencil_2_stencil_2_ld41_merged617_read_bundle_read(stencil_2_cache& stencil_2, int root, int stencil_2_ld42, int stencil_2_ld41, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_2_stencil_2_ld41_merged617_16
    // stencil_2_stencil_2_ld41_merged617_17
    // stencil_2_stencil_2_ld41_merged617_18
    // stencil_2_stencil_2_ld41_merged617_19
    // stencil_2_stencil_2_ld41_merged617_20
    // stencil_2_stencil_2_ld41_merged617_21
    // stencil_2_stencil_2_ld41_merged617_22
    // stencil_2_stencil_2_ld41_merged617_23
    // stencil_2_stencil_2_ld41_merged617_24
    // stencil_2_stencil_2_ld41_merged617_25
    // stencil_2_stencil_2_ld41_merged617_26
    // stencil_2_stencil_2_ld41_merged617_27
    // stencil_2_stencil_2_ld41_merged617_28
    // stencil_2_stencil_2_ld41_merged617_29
    // stencil_2_stencil_2_ld41_merged617_30
    // stencil_2_stencil_2_ld41_merged617_31

	hw_uint<512> result;
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_16_res = stencil_2_stencil_2_ld41_merged617_16_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<0, 512>(result, stencil_2_stencil_2_ld41_merged617_16_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_17_res = stencil_2_stencil_2_ld41_merged617_17_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<32, 512>(result, stencil_2_stencil_2_ld41_merged617_17_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_18_res = stencil_2_stencil_2_ld41_merged617_18_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<64, 512>(result, stencil_2_stencil_2_ld41_merged617_18_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_19_res = stencil_2_stencil_2_ld41_merged617_19_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<96, 512>(result, stencil_2_stencil_2_ld41_merged617_19_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_20_res = stencil_2_stencil_2_ld41_merged617_20_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<128, 512>(result, stencil_2_stencil_2_ld41_merged617_20_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_21_res = stencil_2_stencil_2_ld41_merged617_21_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<160, 512>(result, stencil_2_stencil_2_ld41_merged617_21_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_22_res = stencil_2_stencil_2_ld41_merged617_22_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<192, 512>(result, stencil_2_stencil_2_ld41_merged617_22_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_23_res = stencil_2_stencil_2_ld41_merged617_23_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<224, 512>(result, stencil_2_stencil_2_ld41_merged617_23_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_24_res = stencil_2_stencil_2_ld41_merged617_24_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<256, 512>(result, stencil_2_stencil_2_ld41_merged617_24_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_25_res = stencil_2_stencil_2_ld41_merged617_25_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<288, 512>(result, stencil_2_stencil_2_ld41_merged617_25_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_26_res = stencil_2_stencil_2_ld41_merged617_26_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<320, 512>(result, stencil_2_stencil_2_ld41_merged617_26_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_27_res = stencil_2_stencil_2_ld41_merged617_27_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<352, 512>(result, stencil_2_stencil_2_ld41_merged617_27_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_28_res = stencil_2_stencil_2_ld41_merged617_28_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<384, 512>(result, stencil_2_stencil_2_ld41_merged617_28_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_29_res = stencil_2_stencil_2_ld41_merged617_29_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<416, 512>(result, stencil_2_stencil_2_ld41_merged617_29_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_30_res = stencil_2_stencil_2_ld41_merged617_30_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<448, 512>(result, stencil_2_stencil_2_ld41_merged617_30_res);
	hw_uint<32>  stencil_2_stencil_2_ld41_merged617_31_res = stencil_2_stencil_2_ld41_merged617_31_select(stencil_2, root, stencil_2_ld42, stencil_2_ld41, dynamic_address);
	set_at<480, 512>(result, stencil_2_stencil_2_ld41_merged617_31_res);
	return result;
}

// Total re-use buffer capacity: 125440 bits


// Operation logic
inline void stencil_1_to_gp_436_ld57_merged621(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_1_to_gp_436, stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, int root, int stencil_1_to_gp_436_ld58, int stencil_1_to_gp_436_ld57) {
  // Dynamic address computation

	// Consume: stencil_1_to_gp_436
	auto stencil_1_to_gp_436__lp__lp_16_m_stencil_1_to_gp_436_ld57__p__15_rp___p___m_2_rp__c_______lp_stencil_1_to_gp_436_ld58__p___m_2_rp__value = stencil_1_to_gp_436.read();
	auto compute_result = stencil_1_to_gp_436_ld57_cu620(stencil_1_to_gp_436__lp__lp_16_m_stencil_1_to_gp_436_ld57__p__15_rp___p___m_2_rp__c_______lp_stencil_1_to_gp_436_ld58__p___m_2_rp__value);
	// Produce: stencil_1_FIFO_buf56
	stencil_1_FIFO_buf56_stencil_1_to_gp_436_ld57_merged621_write_bundle_write(/* arg names */compute_result, stencil_1_FIFO_buf56, root, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_215_merged607(stencil_1_FIFO_buf56_cache& stencil_1_FIFO_buf56, stencil_2_cache& stencil_2, int root, int stencil_214, int stencil_215) {
  // Dynamic address computation

	// Consume: stencil_1_FIFO_buf56
	auto stencil_1_FIFO_buf56__lp__lp_16_m_stencil_215__p__15_rp___p___m_1_rp___p___m_1_c_______lp_stencil_214__p___m_1_rp___p___m_1_value = stencil_1_FIFO_buf56_stencil_215_merged607_read_bundle_read(stencil_1_FIFO_buf56/* source_delay */, root, stencil_214, stencil_215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_215_cu605(stencil_1_FIFO_buf56__lp__lp_16_m_stencil_215__p__15_rp___p___m_1_rp___p___m_1_c_______lp_stencil_214__p___m_1_rp___p___m_1_value);
	// Produce: stencil_2
	stencil_2_stencil_215_merged607_write_bundle_write(/* arg names */compute_result, stencil_2, root, stencil_214, stencil_215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_2_ld41_merged617(stencil_2_cache& stencil_2, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_2_to_gp_540, int root, int stencil_2_ld42, int stencil_2_ld41) {
  // Dynamic address computation

	// Consume: stencil_2
	auto stencil_2__lp__lp_16_m_stencil_2_ld41__p__15_rp___p___m_1_rp__c_______lp_stencil_2_ld42__p___m_1_rp__value = stencil_2_stencil_2_ld41_merged617_read_bundle_read(stencil_2/* source_delay */, root, stencil_2_ld42, stencil_2_ld41, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_2_ld41_cu616(stencil_2__lp__lp_16_m_stencil_2_ld41__p__15_rp___p___m_1_rp__c_______lp_stencil_2_ld42__p___m_1_rp__value);
	// Produce: stencil_2_to_gp_540
	stencil_2_to_gp_540.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1_to_gp_436_ld58_stencil_214_stencil_2_ld42_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_1_to_gp_436, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_2_to_gp_540) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1_to_gp_436_ld58_stencil_214_stencil_2_ld42__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_1_FIFO_buf56_cache stencil_1_FIFO_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_2_cache stencil_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121; stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120; stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
//   { stencil_1_to_gp_436_ld57_merged621[root = 0, stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57] -> [stencil_1_to_gp_436_ld58, stencil_1_to_gp_436_ld57, 0] : 0 <= stencil_1_to_gp_436_ld58 <= 1083 and 0 <= stencil_1_to_gp_436_ld57 <= 121 }
// Condition for stencil_1_to_gp_436_ld57_merged621(((i2 == 0) && (i0 >= 0) && (1083 - i0 >= 0) && (i1 >= 0) && (121 - i1 >= 0)))
//   { stencil_2_ld41_merged617[root = 0, stencil_2_ld42, stencil_2_ld41] -> [2 + stencil_2_ld42, 1 + stencil_2_ld41, 2] : 0 <= stencil_2_ld42 <= 1081 and 0 <= stencil_2_ld41 <= 120 }
// Condition for stencil_2_ld41_merged617(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1083 - i0 >= 0) && (-1 + i1 >= 0) && (121 - i1 >= 0)))
//   { stencil_215_merged607[root = 0, stencil_214, stencil_215] -> [2 + stencil_214, 1 + stencil_215, 1] : 0 <= stencil_214 <= 1081 and 0 <= stencil_215 <= 120 }
// Condition for stencil_215_merged607(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1083 - i0 >= 0) && (-1 + i1 >= 0) && (121 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1083; c0 += 1)
  for (int c1 = 0; c1 <= 121; c1 += 1) {
    stencil_1_to_gp_436_ld57_merged621(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_215_merged607(0, c0 - 2, c1 - 1);
      stencil_2_ld41_merged617(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1083; c0 += 1)
	  for (int c1 = 0; c1 <= 121; c1 += 1) {
	    stencil_1_to_gp_436_ld57_merged621(stencil_1_to_gp_436 /* buf name */, stencil_1_FIFO_buf56, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_215_merged607(stencil_1_FIFO_buf56 /* buf name */, stencil_2, 0, c0 - 2, c1 - 1);
	      stencil_2_ld41_merged617(stencil_2 /* buf name */, stencil_2_to_gp_540, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1_to_gp_436_ld58_stencil_214_stencil_2_ld42__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_1_to_gp_436, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_2_to_gp_540, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1_to_gp_436_ld58_stencil_214_stencil_2_ld42_(stencil_1_to_gp_436, stencil_2_to_gp_540);
  }
}
#include "hw_classes.h"

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9_cache {
	// RAM Box: {[14, 1918], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9_cache {
	// RAM Box: {[13, 1917], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9_cache {
	// RAM Box: {[12, 1916], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9_cache {
	// RAM Box: {[11, 1915], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9_cache {
	// RAM Box: {[10, 1914], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9_cache {
	// RAM Box: {[9, 1913], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9_cache {
	// RAM Box: {[8, 1912], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9_cache {
	// RAM Box: {[7, 1911], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9_cache {
	// RAM Box: {[6, 1910], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9_cache {
	// RAM Box: {[5, 1909], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9_cache {
	// RAM Box: {[4, 1908], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9_cache {
	// RAM Box: {[3, 1907], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9_cache {
	// RAM Box: {[2, 1906], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9_cache {
	// RAM Box: {[1, 1905], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 4
  // 0, 1, 122, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 120> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 120> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_122() {
		return f4;
	}

	inline hw_uint<32>  peek_242() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_243() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9_cache {
	// RAM Box: {[0, 1920], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 6
  // 0, 1, 121, 122, 242, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 119> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 119> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_121() {
		return f4;
	}

	inline hw_uint<32>  peek_122() {
		return f6;
	}

	inline hw_uint<32>  peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_242() {
		return f8;
	}

	inline hw_uint<32>  peek_243() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9_cache {
	// RAM Box: {[-1, 1919], [-1, 1080]}
	// Capacity: 244
	// # of read delays: 6
  // 0, 1, 121, 122, 242, 243
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 119> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 119> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_121() {
		return f4;
	}

	inline hw_uint<32>  peek_122() {
		return f6;
	}

	inline hw_uint<32>  peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_242() {
		return f8;
	}

	inline hw_uint<32>  peek_243() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf60_cache {
  // # of banks: 16
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9;
  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9_cache stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9;
};



inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206);
}

inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_write(hw_uint<32> & stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
  stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.push(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207);
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_100_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_100 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_101_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_101 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_102_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_102 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_103_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_103 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_104_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_104 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_105_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_105 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_106_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_106 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_107_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_107 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_108_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_108 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_109_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_109 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_110_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_110 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_111_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_111 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_112_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_112 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_113_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_113 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_114_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_114 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_115_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_115 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_116_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_116 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_117_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_117 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_118_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_118 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_119_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_119 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_120_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_120 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_121_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_121 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_122_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_122 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_123_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_123 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_124_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_124 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_125_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_125 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_126_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_126 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_127_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_127 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_128_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_128 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[8 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_129_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_129 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_130_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_130 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_131_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_131 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_132_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_132 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_133_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_133 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_134_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_134 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_135_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_135 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_136_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_136 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_137_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_137 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[7 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_138_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_138 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_139_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_139 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_140_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_140 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_141_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_141 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_142_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_142 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_143_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_143 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_144_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_144 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_145_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_145 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_146_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_146 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[6 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_147_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_147 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_148_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_148 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_149_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_149 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_150_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_150 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_151_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_151 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_152_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_152 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_153_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_153 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_154_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_154 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_155_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_155 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[5 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_156_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_156 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_157_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_157 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_158_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_158 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_159_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_159 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_160_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_160 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_161_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_161 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_162_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_162 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_163_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_163 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_164_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_164 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[4 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_165_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_165 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_166_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_166 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_167_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_167 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_168_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_168 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_169_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_169 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_170_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_170 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_171_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_171 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_172_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_172 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_173_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_173 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[3 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_174_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_174 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_175_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_175 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_176_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_176 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_177_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_177 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_178_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_178 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_179_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_179 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_180_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_180 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_181_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_181 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_182_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_182 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[2 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_183_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_183 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[-1 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_184_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_184 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[-1 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_185_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_185 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[-1 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_186_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_186 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_187_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_187 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_188_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_188 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_189_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_189 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_190_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_190 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_191_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_191 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[1 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_48_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_48 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_49_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_49 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_50_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_50 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_51_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_51 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_242();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_52_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_52 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_121();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_53_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_53 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_54_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_54 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_242();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_55_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_55 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_121();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_56_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_56 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[16 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_57_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_57 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_58_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_58 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_59_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_59 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_60_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_60 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_61_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_61 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_62_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_62 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_63_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_63 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_242();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_64_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_64 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_121();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_65_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_65 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[15 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_66_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_66 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_67_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_67 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_68_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_68 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_69_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_69 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_70_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_70 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_71_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_71 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_72_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_72 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_73_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_73 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_74_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_74 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[14 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_75_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_75 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_76_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_76 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_77_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_77 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_78_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_78 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_79_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_79 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_80_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_80 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_81_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_81 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_82_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_82 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_83_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_83 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[13 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_84_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_84 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_85_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_85 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_86_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_86 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_87_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_87 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_88_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_88 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_89_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_89 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_90_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_90 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_91_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_91 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_92_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_92 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[12 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_93_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_93 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_94_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_94 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_95_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_95 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[9 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_96_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_96 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_97_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_97 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_122();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_98_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_98 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[10 + 16stencil_320, 1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_99_select(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf60_stencil_320_merged610_99 read pattern: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> stencil_2_FIFO_buf60[11 + 16stencil_320, -1 + stencil_319] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Read schedule : { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  // Write schedule: { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
  auto value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195 = stencil_2_FIFO_buf60.stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195;
  return 0;
}

// # of bundles = 2
// stencil_2_to_gp_540_ld61_merged633_write
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206
//	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207
inline void stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_write_bundle_write(hw_uint<512>& stencil_2_to_gp_540_ld61_merged633_write, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61, int dynamic_address) {
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_res = stencil_2_to_gp_540_ld61_merged633_write.extract<0, 31>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_192_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_res = stencil_2_to_gp_540_ld61_merged633_write.extract<32, 63>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_193_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_res = stencil_2_to_gp_540_ld61_merged633_write.extract<64, 95>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_194_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_res = stencil_2_to_gp_540_ld61_merged633_write.extract<96, 127>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_195_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_res = stencil_2_to_gp_540_ld61_merged633_write.extract<128, 159>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_196_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_res = stencil_2_to_gp_540_ld61_merged633_write.extract<160, 191>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_197_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_res = stencil_2_to_gp_540_ld61_merged633_write.extract<192, 223>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_198_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_res = stencil_2_to_gp_540_ld61_merged633_write.extract<224, 255>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_199_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_res = stencil_2_to_gp_540_ld61_merged633_write.extract<256, 287>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_200_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_res = stencil_2_to_gp_540_ld61_merged633_write.extract<288, 319>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_201_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_res = stencil_2_to_gp_540_ld61_merged633_write.extract<320, 351>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_202_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_res = stencil_2_to_gp_540_ld61_merged633_write.extract<352, 383>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_203_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_res = stencil_2_to_gp_540_ld61_merged633_write.extract<384, 415>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_204_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_res = stencil_2_to_gp_540_ld61_merged633_write.extract<416, 447>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_205_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_res = stencil_2_to_gp_540_ld61_merged633_write.extract<448, 479>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_206_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_res = stencil_2_to_gp_540_ld61_merged633_write.extract<480, 511>();
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_write(stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_207_res, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, dynamic_address);
}

// stencil_320_merged610_read
//	stencil_2_FIFO_buf60_stencil_320_merged610_48
//	stencil_2_FIFO_buf60_stencil_320_merged610_49
//	stencil_2_FIFO_buf60_stencil_320_merged610_50
//	stencil_2_FIFO_buf60_stencil_320_merged610_51
//	stencil_2_FIFO_buf60_stencil_320_merged610_52
//	stencil_2_FIFO_buf60_stencil_320_merged610_53
//	stencil_2_FIFO_buf60_stencil_320_merged610_54
//	stencil_2_FIFO_buf60_stencil_320_merged610_55
//	stencil_2_FIFO_buf60_stencil_320_merged610_56
//	stencil_2_FIFO_buf60_stencil_320_merged610_57
//	stencil_2_FIFO_buf60_stencil_320_merged610_58
//	stencil_2_FIFO_buf60_stencil_320_merged610_59
//	stencil_2_FIFO_buf60_stencil_320_merged610_60
//	stencil_2_FIFO_buf60_stencil_320_merged610_61
//	stencil_2_FIFO_buf60_stencil_320_merged610_62
//	stencil_2_FIFO_buf60_stencil_320_merged610_63
//	stencil_2_FIFO_buf60_stencil_320_merged610_64
//	stencil_2_FIFO_buf60_stencil_320_merged610_65
//	stencil_2_FIFO_buf60_stencil_320_merged610_66
//	stencil_2_FIFO_buf60_stencil_320_merged610_67
//	stencil_2_FIFO_buf60_stencil_320_merged610_68
//	stencil_2_FIFO_buf60_stencil_320_merged610_69
//	stencil_2_FIFO_buf60_stencil_320_merged610_70
//	stencil_2_FIFO_buf60_stencil_320_merged610_71
//	stencil_2_FIFO_buf60_stencil_320_merged610_72
//	stencil_2_FIFO_buf60_stencil_320_merged610_73
//	stencil_2_FIFO_buf60_stencil_320_merged610_74
//	stencil_2_FIFO_buf60_stencil_320_merged610_75
//	stencil_2_FIFO_buf60_stencil_320_merged610_76
//	stencil_2_FIFO_buf60_stencil_320_merged610_77
//	stencil_2_FIFO_buf60_stencil_320_merged610_78
//	stencil_2_FIFO_buf60_stencil_320_merged610_79
//	stencil_2_FIFO_buf60_stencil_320_merged610_80
//	stencil_2_FIFO_buf60_stencil_320_merged610_81
//	stencil_2_FIFO_buf60_stencil_320_merged610_82
//	stencil_2_FIFO_buf60_stencil_320_merged610_83
//	stencil_2_FIFO_buf60_stencil_320_merged610_84
//	stencil_2_FIFO_buf60_stencil_320_merged610_85
//	stencil_2_FIFO_buf60_stencil_320_merged610_86
//	stencil_2_FIFO_buf60_stencil_320_merged610_87
//	stencil_2_FIFO_buf60_stencil_320_merged610_88
//	stencil_2_FIFO_buf60_stencil_320_merged610_89
//	stencil_2_FIFO_buf60_stencil_320_merged610_90
//	stencil_2_FIFO_buf60_stencil_320_merged610_91
//	stencil_2_FIFO_buf60_stencil_320_merged610_92
//	stencil_2_FIFO_buf60_stencil_320_merged610_93
//	stencil_2_FIFO_buf60_stencil_320_merged610_94
//	stencil_2_FIFO_buf60_stencil_320_merged610_95
//	stencil_2_FIFO_buf60_stencil_320_merged610_96
//	stencil_2_FIFO_buf60_stencil_320_merged610_97
//	stencil_2_FIFO_buf60_stencil_320_merged610_98
//	stencil_2_FIFO_buf60_stencil_320_merged610_99
//	stencil_2_FIFO_buf60_stencil_320_merged610_100
//	stencil_2_FIFO_buf60_stencil_320_merged610_101
//	stencil_2_FIFO_buf60_stencil_320_merged610_102
//	stencil_2_FIFO_buf60_stencil_320_merged610_103
//	stencil_2_FIFO_buf60_stencil_320_merged610_104
//	stencil_2_FIFO_buf60_stencil_320_merged610_105
//	stencil_2_FIFO_buf60_stencil_320_merged610_106
//	stencil_2_FIFO_buf60_stencil_320_merged610_107
//	stencil_2_FIFO_buf60_stencil_320_merged610_108
//	stencil_2_FIFO_buf60_stencil_320_merged610_109
//	stencil_2_FIFO_buf60_stencil_320_merged610_110
//	stencil_2_FIFO_buf60_stencil_320_merged610_111
//	stencil_2_FIFO_buf60_stencil_320_merged610_112
//	stencil_2_FIFO_buf60_stencil_320_merged610_113
//	stencil_2_FIFO_buf60_stencil_320_merged610_114
//	stencil_2_FIFO_buf60_stencil_320_merged610_115
//	stencil_2_FIFO_buf60_stencil_320_merged610_116
//	stencil_2_FIFO_buf60_stencil_320_merged610_117
//	stencil_2_FIFO_buf60_stencil_320_merged610_118
//	stencil_2_FIFO_buf60_stencil_320_merged610_119
//	stencil_2_FIFO_buf60_stencil_320_merged610_120
//	stencil_2_FIFO_buf60_stencil_320_merged610_121
//	stencil_2_FIFO_buf60_stencil_320_merged610_122
//	stencil_2_FIFO_buf60_stencil_320_merged610_123
//	stencil_2_FIFO_buf60_stencil_320_merged610_124
//	stencil_2_FIFO_buf60_stencil_320_merged610_125
//	stencil_2_FIFO_buf60_stencil_320_merged610_126
//	stencil_2_FIFO_buf60_stencil_320_merged610_127
//	stencil_2_FIFO_buf60_stencil_320_merged610_128
//	stencil_2_FIFO_buf60_stencil_320_merged610_129
//	stencil_2_FIFO_buf60_stencil_320_merged610_130
//	stencil_2_FIFO_buf60_stencil_320_merged610_131
//	stencil_2_FIFO_buf60_stencil_320_merged610_132
//	stencil_2_FIFO_buf60_stencil_320_merged610_133
//	stencil_2_FIFO_buf60_stencil_320_merged610_134
//	stencil_2_FIFO_buf60_stencil_320_merged610_135
//	stencil_2_FIFO_buf60_stencil_320_merged610_136
//	stencil_2_FIFO_buf60_stencil_320_merged610_137
//	stencil_2_FIFO_buf60_stencil_320_merged610_138
//	stencil_2_FIFO_buf60_stencil_320_merged610_139
//	stencil_2_FIFO_buf60_stencil_320_merged610_140
//	stencil_2_FIFO_buf60_stencil_320_merged610_141
//	stencil_2_FIFO_buf60_stencil_320_merged610_142
//	stencil_2_FIFO_buf60_stencil_320_merged610_143
//	stencil_2_FIFO_buf60_stencil_320_merged610_144
//	stencil_2_FIFO_buf60_stencil_320_merged610_145
//	stencil_2_FIFO_buf60_stencil_320_merged610_146
//	stencil_2_FIFO_buf60_stencil_320_merged610_147
//	stencil_2_FIFO_buf60_stencil_320_merged610_148
//	stencil_2_FIFO_buf60_stencil_320_merged610_149
//	stencil_2_FIFO_buf60_stencil_320_merged610_150
//	stencil_2_FIFO_buf60_stencil_320_merged610_151
//	stencil_2_FIFO_buf60_stencil_320_merged610_152
//	stencil_2_FIFO_buf60_stencil_320_merged610_153
//	stencil_2_FIFO_buf60_stencil_320_merged610_154
//	stencil_2_FIFO_buf60_stencil_320_merged610_155
//	stencil_2_FIFO_buf60_stencil_320_merged610_156
//	stencil_2_FIFO_buf60_stencil_320_merged610_157
//	stencil_2_FIFO_buf60_stencil_320_merged610_158
//	stencil_2_FIFO_buf60_stencil_320_merged610_159
//	stencil_2_FIFO_buf60_stencil_320_merged610_160
//	stencil_2_FIFO_buf60_stencil_320_merged610_161
//	stencil_2_FIFO_buf60_stencil_320_merged610_162
//	stencil_2_FIFO_buf60_stencil_320_merged610_163
//	stencil_2_FIFO_buf60_stencil_320_merged610_164
//	stencil_2_FIFO_buf60_stencil_320_merged610_165
//	stencil_2_FIFO_buf60_stencil_320_merged610_166
//	stencil_2_FIFO_buf60_stencil_320_merged610_167
//	stencil_2_FIFO_buf60_stencil_320_merged610_168
//	stencil_2_FIFO_buf60_stencil_320_merged610_169
//	stencil_2_FIFO_buf60_stencil_320_merged610_170
//	stencil_2_FIFO_buf60_stencil_320_merged610_171
//	stencil_2_FIFO_buf60_stencil_320_merged610_172
//	stencil_2_FIFO_buf60_stencil_320_merged610_173
//	stencil_2_FIFO_buf60_stencil_320_merged610_174
//	stencil_2_FIFO_buf60_stencil_320_merged610_175
//	stencil_2_FIFO_buf60_stencil_320_merged610_176
//	stencil_2_FIFO_buf60_stencil_320_merged610_177
//	stencil_2_FIFO_buf60_stencil_320_merged610_178
//	stencil_2_FIFO_buf60_stencil_320_merged610_179
//	stencil_2_FIFO_buf60_stencil_320_merged610_180
//	stencil_2_FIFO_buf60_stencil_320_merged610_181
//	stencil_2_FIFO_buf60_stencil_320_merged610_182
//	stencil_2_FIFO_buf60_stencil_320_merged610_183
//	stencil_2_FIFO_buf60_stencil_320_merged610_184
//	stencil_2_FIFO_buf60_stencil_320_merged610_185
//	stencil_2_FIFO_buf60_stencil_320_merged610_186
//	stencil_2_FIFO_buf60_stencil_320_merged610_187
//	stencil_2_FIFO_buf60_stencil_320_merged610_188
//	stencil_2_FIFO_buf60_stencil_320_merged610_189
//	stencil_2_FIFO_buf60_stencil_320_merged610_190
//	stencil_2_FIFO_buf60_stencil_320_merged610_191
inline hw_uint<4608> stencil_2_FIFO_buf60_stencil_320_merged610_read_bundle_read(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_319, int stencil_320, int dynamic_address) {
  // # of ports in bundle: 144
    // stencil_2_FIFO_buf60_stencil_320_merged610_48
    // stencil_2_FIFO_buf60_stencil_320_merged610_49
    // stencil_2_FIFO_buf60_stencil_320_merged610_50
    // stencil_2_FIFO_buf60_stencil_320_merged610_51
    // stencil_2_FIFO_buf60_stencil_320_merged610_52
    // stencil_2_FIFO_buf60_stencil_320_merged610_53
    // stencil_2_FIFO_buf60_stencil_320_merged610_54
    // stencil_2_FIFO_buf60_stencil_320_merged610_55
    // stencil_2_FIFO_buf60_stencil_320_merged610_56
    // stencil_2_FIFO_buf60_stencil_320_merged610_57
    // stencil_2_FIFO_buf60_stencil_320_merged610_58
    // stencil_2_FIFO_buf60_stencil_320_merged610_59
    // stencil_2_FIFO_buf60_stencil_320_merged610_60
    // stencil_2_FIFO_buf60_stencil_320_merged610_61
    // stencil_2_FIFO_buf60_stencil_320_merged610_62
    // stencil_2_FIFO_buf60_stencil_320_merged610_63
    // stencil_2_FIFO_buf60_stencil_320_merged610_64
    // stencil_2_FIFO_buf60_stencil_320_merged610_65
    // stencil_2_FIFO_buf60_stencil_320_merged610_66
    // stencil_2_FIFO_buf60_stencil_320_merged610_67
    // stencil_2_FIFO_buf60_stencil_320_merged610_68
    // stencil_2_FIFO_buf60_stencil_320_merged610_69
    // stencil_2_FIFO_buf60_stencil_320_merged610_70
    // stencil_2_FIFO_buf60_stencil_320_merged610_71
    // stencil_2_FIFO_buf60_stencil_320_merged610_72
    // stencil_2_FIFO_buf60_stencil_320_merged610_73
    // stencil_2_FIFO_buf60_stencil_320_merged610_74
    // stencil_2_FIFO_buf60_stencil_320_merged610_75
    // stencil_2_FIFO_buf60_stencil_320_merged610_76
    // stencil_2_FIFO_buf60_stencil_320_merged610_77
    // stencil_2_FIFO_buf60_stencil_320_merged610_78
    // stencil_2_FIFO_buf60_stencil_320_merged610_79
    // stencil_2_FIFO_buf60_stencil_320_merged610_80
    // stencil_2_FIFO_buf60_stencil_320_merged610_81
    // stencil_2_FIFO_buf60_stencil_320_merged610_82
    // stencil_2_FIFO_buf60_stencil_320_merged610_83
    // stencil_2_FIFO_buf60_stencil_320_merged610_84
    // stencil_2_FIFO_buf60_stencil_320_merged610_85
    // stencil_2_FIFO_buf60_stencil_320_merged610_86
    // stencil_2_FIFO_buf60_stencil_320_merged610_87
    // stencil_2_FIFO_buf60_stencil_320_merged610_88
    // stencil_2_FIFO_buf60_stencil_320_merged610_89
    // stencil_2_FIFO_buf60_stencil_320_merged610_90
    // stencil_2_FIFO_buf60_stencil_320_merged610_91
    // stencil_2_FIFO_buf60_stencil_320_merged610_92
    // stencil_2_FIFO_buf60_stencil_320_merged610_93
    // stencil_2_FIFO_buf60_stencil_320_merged610_94
    // stencil_2_FIFO_buf60_stencil_320_merged610_95
    // stencil_2_FIFO_buf60_stencil_320_merged610_96
    // stencil_2_FIFO_buf60_stencil_320_merged610_97
    // stencil_2_FIFO_buf60_stencil_320_merged610_98
    // stencil_2_FIFO_buf60_stencil_320_merged610_99
    // stencil_2_FIFO_buf60_stencil_320_merged610_100
    // stencil_2_FIFO_buf60_stencil_320_merged610_101
    // stencil_2_FIFO_buf60_stencil_320_merged610_102
    // stencil_2_FIFO_buf60_stencil_320_merged610_103
    // stencil_2_FIFO_buf60_stencil_320_merged610_104
    // stencil_2_FIFO_buf60_stencil_320_merged610_105
    // stencil_2_FIFO_buf60_stencil_320_merged610_106
    // stencil_2_FIFO_buf60_stencil_320_merged610_107
    // stencil_2_FIFO_buf60_stencil_320_merged610_108
    // stencil_2_FIFO_buf60_stencil_320_merged610_109
    // stencil_2_FIFO_buf60_stencil_320_merged610_110
    // stencil_2_FIFO_buf60_stencil_320_merged610_111
    // stencil_2_FIFO_buf60_stencil_320_merged610_112
    // stencil_2_FIFO_buf60_stencil_320_merged610_113
    // stencil_2_FIFO_buf60_stencil_320_merged610_114
    // stencil_2_FIFO_buf60_stencil_320_merged610_115
    // stencil_2_FIFO_buf60_stencil_320_merged610_116
    // stencil_2_FIFO_buf60_stencil_320_merged610_117
    // stencil_2_FIFO_buf60_stencil_320_merged610_118
    // stencil_2_FIFO_buf60_stencil_320_merged610_119
    // stencil_2_FIFO_buf60_stencil_320_merged610_120
    // stencil_2_FIFO_buf60_stencil_320_merged610_121
    // stencil_2_FIFO_buf60_stencil_320_merged610_122
    // stencil_2_FIFO_buf60_stencil_320_merged610_123
    // stencil_2_FIFO_buf60_stencil_320_merged610_124
    // stencil_2_FIFO_buf60_stencil_320_merged610_125
    // stencil_2_FIFO_buf60_stencil_320_merged610_126
    // stencil_2_FIFO_buf60_stencil_320_merged610_127
    // stencil_2_FIFO_buf60_stencil_320_merged610_128
    // stencil_2_FIFO_buf60_stencil_320_merged610_129
    // stencil_2_FIFO_buf60_stencil_320_merged610_130
    // stencil_2_FIFO_buf60_stencil_320_merged610_131
    // stencil_2_FIFO_buf60_stencil_320_merged610_132
    // stencil_2_FIFO_buf60_stencil_320_merged610_133
    // stencil_2_FIFO_buf60_stencil_320_merged610_134
    // stencil_2_FIFO_buf60_stencil_320_merged610_135
    // stencil_2_FIFO_buf60_stencil_320_merged610_136
    // stencil_2_FIFO_buf60_stencil_320_merged610_137
    // stencil_2_FIFO_buf60_stencil_320_merged610_138
    // stencil_2_FIFO_buf60_stencil_320_merged610_139
    // stencil_2_FIFO_buf60_stencil_320_merged610_140
    // stencil_2_FIFO_buf60_stencil_320_merged610_141
    // stencil_2_FIFO_buf60_stencil_320_merged610_142
    // stencil_2_FIFO_buf60_stencil_320_merged610_143
    // stencil_2_FIFO_buf60_stencil_320_merged610_144
    // stencil_2_FIFO_buf60_stencil_320_merged610_145
    // stencil_2_FIFO_buf60_stencil_320_merged610_146
    // stencil_2_FIFO_buf60_stencil_320_merged610_147
    // stencil_2_FIFO_buf60_stencil_320_merged610_148
    // stencil_2_FIFO_buf60_stencil_320_merged610_149
    // stencil_2_FIFO_buf60_stencil_320_merged610_150
    // stencil_2_FIFO_buf60_stencil_320_merged610_151
    // stencil_2_FIFO_buf60_stencil_320_merged610_152
    // stencil_2_FIFO_buf60_stencil_320_merged610_153
    // stencil_2_FIFO_buf60_stencil_320_merged610_154
    // stencil_2_FIFO_buf60_stencil_320_merged610_155
    // stencil_2_FIFO_buf60_stencil_320_merged610_156
    // stencil_2_FIFO_buf60_stencil_320_merged610_157
    // stencil_2_FIFO_buf60_stencil_320_merged610_158
    // stencil_2_FIFO_buf60_stencil_320_merged610_159
    // stencil_2_FIFO_buf60_stencil_320_merged610_160
    // stencil_2_FIFO_buf60_stencil_320_merged610_161
    // stencil_2_FIFO_buf60_stencil_320_merged610_162
    // stencil_2_FIFO_buf60_stencil_320_merged610_163
    // stencil_2_FIFO_buf60_stencil_320_merged610_164
    // stencil_2_FIFO_buf60_stencil_320_merged610_165
    // stencil_2_FIFO_buf60_stencil_320_merged610_166
    // stencil_2_FIFO_buf60_stencil_320_merged610_167
    // stencil_2_FIFO_buf60_stencil_320_merged610_168
    // stencil_2_FIFO_buf60_stencil_320_merged610_169
    // stencil_2_FIFO_buf60_stencil_320_merged610_170
    // stencil_2_FIFO_buf60_stencil_320_merged610_171
    // stencil_2_FIFO_buf60_stencil_320_merged610_172
    // stencil_2_FIFO_buf60_stencil_320_merged610_173
    // stencil_2_FIFO_buf60_stencil_320_merged610_174
    // stencil_2_FIFO_buf60_stencil_320_merged610_175
    // stencil_2_FIFO_buf60_stencil_320_merged610_176
    // stencil_2_FIFO_buf60_stencil_320_merged610_177
    // stencil_2_FIFO_buf60_stencil_320_merged610_178
    // stencil_2_FIFO_buf60_stencil_320_merged610_179
    // stencil_2_FIFO_buf60_stencil_320_merged610_180
    // stencil_2_FIFO_buf60_stencil_320_merged610_181
    // stencil_2_FIFO_buf60_stencil_320_merged610_182
    // stencil_2_FIFO_buf60_stencil_320_merged610_183
    // stencil_2_FIFO_buf60_stencil_320_merged610_184
    // stencil_2_FIFO_buf60_stencil_320_merged610_185
    // stencil_2_FIFO_buf60_stencil_320_merged610_186
    // stencil_2_FIFO_buf60_stencil_320_merged610_187
    // stencil_2_FIFO_buf60_stencil_320_merged610_188
    // stencil_2_FIFO_buf60_stencil_320_merged610_189
    // stencil_2_FIFO_buf60_stencil_320_merged610_190
    // stencil_2_FIFO_buf60_stencil_320_merged610_191

	hw_uint<4608> result;
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_48_res = stencil_2_FIFO_buf60_stencil_320_merged610_48_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<0, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_48_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_49_res = stencil_2_FIFO_buf60_stencil_320_merged610_49_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<32, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_49_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_50_res = stencil_2_FIFO_buf60_stencil_320_merged610_50_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<64, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_50_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_51_res = stencil_2_FIFO_buf60_stencil_320_merged610_51_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<96, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_51_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_52_res = stencil_2_FIFO_buf60_stencil_320_merged610_52_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<128, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_52_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_53_res = stencil_2_FIFO_buf60_stencil_320_merged610_53_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<160, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_53_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_54_res = stencil_2_FIFO_buf60_stencil_320_merged610_54_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<192, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_54_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_55_res = stencil_2_FIFO_buf60_stencil_320_merged610_55_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<224, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_55_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_56_res = stencil_2_FIFO_buf60_stencil_320_merged610_56_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<256, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_56_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_57_res = stencil_2_FIFO_buf60_stencil_320_merged610_57_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<288, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_57_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_58_res = stencil_2_FIFO_buf60_stencil_320_merged610_58_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<320, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_58_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_59_res = stencil_2_FIFO_buf60_stencil_320_merged610_59_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<352, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_59_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_60_res = stencil_2_FIFO_buf60_stencil_320_merged610_60_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<384, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_60_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_61_res = stencil_2_FIFO_buf60_stencil_320_merged610_61_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<416, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_61_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_62_res = stencil_2_FIFO_buf60_stencil_320_merged610_62_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<448, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_62_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_63_res = stencil_2_FIFO_buf60_stencil_320_merged610_63_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<480, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_63_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_64_res = stencil_2_FIFO_buf60_stencil_320_merged610_64_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<512, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_64_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_65_res = stencil_2_FIFO_buf60_stencil_320_merged610_65_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<544, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_65_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_66_res = stencil_2_FIFO_buf60_stencil_320_merged610_66_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<576, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_66_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_67_res = stencil_2_FIFO_buf60_stencil_320_merged610_67_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<608, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_67_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_68_res = stencil_2_FIFO_buf60_stencil_320_merged610_68_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<640, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_68_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_69_res = stencil_2_FIFO_buf60_stencil_320_merged610_69_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<672, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_69_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_70_res = stencil_2_FIFO_buf60_stencil_320_merged610_70_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<704, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_70_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_71_res = stencil_2_FIFO_buf60_stencil_320_merged610_71_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<736, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_71_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_72_res = stencil_2_FIFO_buf60_stencil_320_merged610_72_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<768, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_72_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_73_res = stencil_2_FIFO_buf60_stencil_320_merged610_73_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<800, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_73_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_74_res = stencil_2_FIFO_buf60_stencil_320_merged610_74_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<832, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_74_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_75_res = stencil_2_FIFO_buf60_stencil_320_merged610_75_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<864, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_75_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_76_res = stencil_2_FIFO_buf60_stencil_320_merged610_76_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<896, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_76_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_77_res = stencil_2_FIFO_buf60_stencil_320_merged610_77_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<928, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_77_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_78_res = stencil_2_FIFO_buf60_stencil_320_merged610_78_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<960, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_78_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_79_res = stencil_2_FIFO_buf60_stencil_320_merged610_79_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<992, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_79_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_80_res = stencil_2_FIFO_buf60_stencil_320_merged610_80_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1024, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_80_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_81_res = stencil_2_FIFO_buf60_stencil_320_merged610_81_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1056, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_81_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_82_res = stencil_2_FIFO_buf60_stencil_320_merged610_82_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1088, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_82_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_83_res = stencil_2_FIFO_buf60_stencil_320_merged610_83_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1120, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_83_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_84_res = stencil_2_FIFO_buf60_stencil_320_merged610_84_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1152, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_84_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_85_res = stencil_2_FIFO_buf60_stencil_320_merged610_85_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1184, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_85_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_86_res = stencil_2_FIFO_buf60_stencil_320_merged610_86_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1216, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_86_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_87_res = stencil_2_FIFO_buf60_stencil_320_merged610_87_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1248, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_87_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_88_res = stencil_2_FIFO_buf60_stencil_320_merged610_88_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1280, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_88_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_89_res = stencil_2_FIFO_buf60_stencil_320_merged610_89_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1312, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_89_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_90_res = stencil_2_FIFO_buf60_stencil_320_merged610_90_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1344, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_90_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_91_res = stencil_2_FIFO_buf60_stencil_320_merged610_91_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1376, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_91_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_92_res = stencil_2_FIFO_buf60_stencil_320_merged610_92_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1408, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_92_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_93_res = stencil_2_FIFO_buf60_stencil_320_merged610_93_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1440, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_93_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_94_res = stencil_2_FIFO_buf60_stencil_320_merged610_94_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1472, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_94_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_95_res = stencil_2_FIFO_buf60_stencil_320_merged610_95_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1504, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_95_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_96_res = stencil_2_FIFO_buf60_stencil_320_merged610_96_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1536, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_96_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_97_res = stencil_2_FIFO_buf60_stencil_320_merged610_97_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1568, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_97_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_98_res = stencil_2_FIFO_buf60_stencil_320_merged610_98_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1600, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_98_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_99_res = stencil_2_FIFO_buf60_stencil_320_merged610_99_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1632, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_99_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_100_res = stencil_2_FIFO_buf60_stencil_320_merged610_100_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1664, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_100_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_101_res = stencil_2_FIFO_buf60_stencil_320_merged610_101_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1696, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_101_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_102_res = stencil_2_FIFO_buf60_stencil_320_merged610_102_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1728, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_102_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_103_res = stencil_2_FIFO_buf60_stencil_320_merged610_103_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1760, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_103_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_104_res = stencil_2_FIFO_buf60_stencil_320_merged610_104_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1792, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_104_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_105_res = stencil_2_FIFO_buf60_stencil_320_merged610_105_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1824, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_105_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_106_res = stencil_2_FIFO_buf60_stencil_320_merged610_106_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1856, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_106_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_107_res = stencil_2_FIFO_buf60_stencil_320_merged610_107_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1888, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_107_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_108_res = stencil_2_FIFO_buf60_stencil_320_merged610_108_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1920, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_108_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_109_res = stencil_2_FIFO_buf60_stencil_320_merged610_109_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1952, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_109_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_110_res = stencil_2_FIFO_buf60_stencil_320_merged610_110_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<1984, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_110_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_111_res = stencil_2_FIFO_buf60_stencil_320_merged610_111_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2016, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_111_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_112_res = stencil_2_FIFO_buf60_stencil_320_merged610_112_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2048, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_112_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_113_res = stencil_2_FIFO_buf60_stencil_320_merged610_113_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2080, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_113_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_114_res = stencil_2_FIFO_buf60_stencil_320_merged610_114_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2112, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_114_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_115_res = stencil_2_FIFO_buf60_stencil_320_merged610_115_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2144, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_115_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_116_res = stencil_2_FIFO_buf60_stencil_320_merged610_116_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2176, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_116_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_117_res = stencil_2_FIFO_buf60_stencil_320_merged610_117_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2208, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_117_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_118_res = stencil_2_FIFO_buf60_stencil_320_merged610_118_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2240, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_118_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_119_res = stencil_2_FIFO_buf60_stencil_320_merged610_119_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2272, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_119_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_120_res = stencil_2_FIFO_buf60_stencil_320_merged610_120_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2304, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_120_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_121_res = stencil_2_FIFO_buf60_stencil_320_merged610_121_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2336, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_121_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_122_res = stencil_2_FIFO_buf60_stencil_320_merged610_122_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2368, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_122_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_123_res = stencil_2_FIFO_buf60_stencil_320_merged610_123_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2400, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_123_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_124_res = stencil_2_FIFO_buf60_stencil_320_merged610_124_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2432, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_124_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_125_res = stencil_2_FIFO_buf60_stencil_320_merged610_125_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2464, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_125_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_126_res = stencil_2_FIFO_buf60_stencil_320_merged610_126_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2496, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_126_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_127_res = stencil_2_FIFO_buf60_stencil_320_merged610_127_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2528, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_127_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_128_res = stencil_2_FIFO_buf60_stencil_320_merged610_128_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2560, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_128_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_129_res = stencil_2_FIFO_buf60_stencil_320_merged610_129_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2592, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_129_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_130_res = stencil_2_FIFO_buf60_stencil_320_merged610_130_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2624, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_130_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_131_res = stencil_2_FIFO_buf60_stencil_320_merged610_131_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2656, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_131_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_132_res = stencil_2_FIFO_buf60_stencil_320_merged610_132_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2688, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_132_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_133_res = stencil_2_FIFO_buf60_stencil_320_merged610_133_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2720, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_133_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_134_res = stencil_2_FIFO_buf60_stencil_320_merged610_134_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2752, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_134_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_135_res = stencil_2_FIFO_buf60_stencil_320_merged610_135_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2784, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_135_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_136_res = stencil_2_FIFO_buf60_stencil_320_merged610_136_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2816, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_136_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_137_res = stencil_2_FIFO_buf60_stencil_320_merged610_137_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2848, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_137_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_138_res = stencil_2_FIFO_buf60_stencil_320_merged610_138_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2880, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_138_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_139_res = stencil_2_FIFO_buf60_stencil_320_merged610_139_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2912, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_139_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_140_res = stencil_2_FIFO_buf60_stencil_320_merged610_140_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2944, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_140_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_141_res = stencil_2_FIFO_buf60_stencil_320_merged610_141_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<2976, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_141_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_142_res = stencil_2_FIFO_buf60_stencil_320_merged610_142_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3008, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_142_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_143_res = stencil_2_FIFO_buf60_stencil_320_merged610_143_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3040, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_143_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_144_res = stencil_2_FIFO_buf60_stencil_320_merged610_144_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3072, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_144_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_145_res = stencil_2_FIFO_buf60_stencil_320_merged610_145_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3104, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_145_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_146_res = stencil_2_FIFO_buf60_stencil_320_merged610_146_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3136, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_146_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_147_res = stencil_2_FIFO_buf60_stencil_320_merged610_147_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3168, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_147_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_148_res = stencil_2_FIFO_buf60_stencil_320_merged610_148_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3200, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_148_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_149_res = stencil_2_FIFO_buf60_stencil_320_merged610_149_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3232, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_149_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_150_res = stencil_2_FIFO_buf60_stencil_320_merged610_150_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3264, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_150_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_151_res = stencil_2_FIFO_buf60_stencil_320_merged610_151_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3296, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_151_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_152_res = stencil_2_FIFO_buf60_stencil_320_merged610_152_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3328, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_152_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_153_res = stencil_2_FIFO_buf60_stencil_320_merged610_153_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3360, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_153_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_154_res = stencil_2_FIFO_buf60_stencil_320_merged610_154_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3392, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_154_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_155_res = stencil_2_FIFO_buf60_stencil_320_merged610_155_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3424, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_155_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_156_res = stencil_2_FIFO_buf60_stencil_320_merged610_156_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3456, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_156_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_157_res = stencil_2_FIFO_buf60_stencil_320_merged610_157_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3488, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_157_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_158_res = stencil_2_FIFO_buf60_stencil_320_merged610_158_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3520, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_158_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_159_res = stencil_2_FIFO_buf60_stencil_320_merged610_159_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3552, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_159_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_160_res = stencil_2_FIFO_buf60_stencil_320_merged610_160_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3584, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_160_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_161_res = stencil_2_FIFO_buf60_stencil_320_merged610_161_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3616, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_161_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_162_res = stencil_2_FIFO_buf60_stencil_320_merged610_162_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3648, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_162_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_163_res = stencil_2_FIFO_buf60_stencil_320_merged610_163_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3680, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_163_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_164_res = stencil_2_FIFO_buf60_stencil_320_merged610_164_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3712, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_164_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_165_res = stencil_2_FIFO_buf60_stencil_320_merged610_165_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3744, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_165_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_166_res = stencil_2_FIFO_buf60_stencil_320_merged610_166_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3776, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_166_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_167_res = stencil_2_FIFO_buf60_stencil_320_merged610_167_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3808, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_167_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_168_res = stencil_2_FIFO_buf60_stencil_320_merged610_168_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3840, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_168_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_169_res = stencil_2_FIFO_buf60_stencil_320_merged610_169_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3872, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_169_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_170_res = stencil_2_FIFO_buf60_stencil_320_merged610_170_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3904, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_170_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_171_res = stencil_2_FIFO_buf60_stencil_320_merged610_171_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3936, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_171_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_172_res = stencil_2_FIFO_buf60_stencil_320_merged610_172_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<3968, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_172_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_173_res = stencil_2_FIFO_buf60_stencil_320_merged610_173_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4000, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_173_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_174_res = stencil_2_FIFO_buf60_stencil_320_merged610_174_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4032, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_174_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_175_res = stencil_2_FIFO_buf60_stencil_320_merged610_175_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4064, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_175_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_176_res = stencil_2_FIFO_buf60_stencil_320_merged610_176_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4096, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_176_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_177_res = stencil_2_FIFO_buf60_stencil_320_merged610_177_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4128, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_177_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_178_res = stencil_2_FIFO_buf60_stencil_320_merged610_178_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4160, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_178_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_179_res = stencil_2_FIFO_buf60_stencil_320_merged610_179_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4192, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_179_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_180_res = stencil_2_FIFO_buf60_stencil_320_merged610_180_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4224, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_180_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_181_res = stencil_2_FIFO_buf60_stencil_320_merged610_181_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4256, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_181_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_182_res = stencil_2_FIFO_buf60_stencil_320_merged610_182_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4288, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_182_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_183_res = stencil_2_FIFO_buf60_stencil_320_merged610_183_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4320, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_183_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_184_res = stencil_2_FIFO_buf60_stencil_320_merged610_184_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4352, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_184_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_185_res = stencil_2_FIFO_buf60_stencil_320_merged610_185_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4384, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_185_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_186_res = stencil_2_FIFO_buf60_stencil_320_merged610_186_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4416, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_186_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_187_res = stencil_2_FIFO_buf60_stencil_320_merged610_187_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4448, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_187_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_188_res = stencil_2_FIFO_buf60_stencil_320_merged610_188_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4480, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_188_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_189_res = stencil_2_FIFO_buf60_stencil_320_merged610_189_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4512, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_189_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_190_res = stencil_2_FIFO_buf60_stencil_320_merged610_190_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4544, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_190_res);
	hw_uint<32>  stencil_2_FIFO_buf60_stencil_320_merged610_191_res = stencil_2_FIFO_buf60_stencil_320_merged610_191_select(stencil_2_FIFO_buf60, root, stencil_319, stencil_320, dynamic_address);
	set_at<4576, 4608>(result, stencil_2_FIFO_buf60_stencil_320_merged610_191_res);
	return result;
}

#include "hw_classes.h"

struct stencil_3_stencil_320_merged610_32_to_stencil_3_stencil_3_ld45_merged615_16_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_33_to_stencil_3_stencil_3_ld45_merged615_17_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_34_to_stencil_3_stencil_3_ld45_merged615_18_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_35_to_stencil_3_stencil_3_ld45_merged615_19_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_36_to_stencil_3_stencil_3_ld45_merged615_20_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_37_to_stencil_3_stencil_3_ld45_merged615_21_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_38_to_stencil_3_stencil_3_ld45_merged615_22_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_39_to_stencil_3_stencil_3_ld45_merged615_23_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_40_to_stencil_3_stencil_3_ld45_merged615_24_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_41_to_stencil_3_stencil_3_ld45_merged615_25_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_42_to_stencil_3_stencil_3_ld45_merged615_26_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_43_to_stencil_3_stencil_3_ld45_merged615_27_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_44_to_stencil_3_stencil_3_ld45_merged615_28_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_45_to_stencil_3_stencil_3_ld45_merged615_29_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_46_to_stencil_3_stencil_3_ld45_merged615_30_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_stencil_320_merged610_47_to_stencil_3_stencil_3_ld45_merged615_31_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_cache {
  // # of banks: 16
  stencil_3_stencil_320_merged610_32_to_stencil_3_stencil_3_ld45_merged615_16_cache stencil_3_stencil_320_merged610_32_to_stencil_3_stencil_3_ld45_merged615_16;
  stencil_3_stencil_320_merged610_33_to_stencil_3_stencil_3_ld45_merged615_17_cache stencil_3_stencil_320_merged610_33_to_stencil_3_stencil_3_ld45_merged615_17;
  stencil_3_stencil_320_merged610_34_to_stencil_3_stencil_3_ld45_merged615_18_cache stencil_3_stencil_320_merged610_34_to_stencil_3_stencil_3_ld45_merged615_18;
  stencil_3_stencil_320_merged610_35_to_stencil_3_stencil_3_ld45_merged615_19_cache stencil_3_stencil_320_merged610_35_to_stencil_3_stencil_3_ld45_merged615_19;
  stencil_3_stencil_320_merged610_36_to_stencil_3_stencil_3_ld45_merged615_20_cache stencil_3_stencil_320_merged610_36_to_stencil_3_stencil_3_ld45_merged615_20;
  stencil_3_stencil_320_merged610_37_to_stencil_3_stencil_3_ld45_merged615_21_cache stencil_3_stencil_320_merged610_37_to_stencil_3_stencil_3_ld45_merged615_21;
  stencil_3_stencil_320_merged610_38_to_stencil_3_stencil_3_ld45_merged615_22_cache stencil_3_stencil_320_merged610_38_to_stencil_3_stencil_3_ld45_merged615_22;
  stencil_3_stencil_320_merged610_39_to_stencil_3_stencil_3_ld45_merged615_23_cache stencil_3_stencil_320_merged610_39_to_stencil_3_stencil_3_ld45_merged615_23;
  stencil_3_stencil_320_merged610_40_to_stencil_3_stencil_3_ld45_merged615_24_cache stencil_3_stencil_320_merged610_40_to_stencil_3_stencil_3_ld45_merged615_24;
  stencil_3_stencil_320_merged610_41_to_stencil_3_stencil_3_ld45_merged615_25_cache stencil_3_stencil_320_merged610_41_to_stencil_3_stencil_3_ld45_merged615_25;
  stencil_3_stencil_320_merged610_42_to_stencil_3_stencil_3_ld45_merged615_26_cache stencil_3_stencil_320_merged610_42_to_stencil_3_stencil_3_ld45_merged615_26;
  stencil_3_stencil_320_merged610_43_to_stencil_3_stencil_3_ld45_merged615_27_cache stencil_3_stencil_320_merged610_43_to_stencil_3_stencil_3_ld45_merged615_27;
  stencil_3_stencil_320_merged610_44_to_stencil_3_stencil_3_ld45_merged615_28_cache stencil_3_stencil_320_merged610_44_to_stencil_3_stencil_3_ld45_merged615_28;
  stencil_3_stencil_320_merged610_45_to_stencil_3_stencil_3_ld45_merged615_29_cache stencil_3_stencil_320_merged610_45_to_stencil_3_stencil_3_ld45_merged615_29;
  stencil_3_stencil_320_merged610_46_to_stencil_3_stencil_3_ld45_merged615_30_cache stencil_3_stencil_320_merged610_46_to_stencil_3_stencil_3_ld45_merged615_30;
  stencil_3_stencil_320_merged610_47_to_stencil_3_stencil_3_ld45_merged615_31_cache stencil_3_stencil_320_merged610_47_to_stencil_3_stencil_3_ld45_merged615_31;
};



inline void stencil_3_stencil_320_merged610_32_write(hw_uint<32> & stencil_3_stencil_320_merged610_32, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_32_to_stencil_3_stencil_3_ld45_merged615_16.push(stencil_3_stencil_320_merged610_32);
}

inline void stencil_3_stencil_320_merged610_33_write(hw_uint<32> & stencil_3_stencil_320_merged610_33, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_33_to_stencil_3_stencil_3_ld45_merged615_17.push(stencil_3_stencil_320_merged610_33);
}

inline void stencil_3_stencil_320_merged610_34_write(hw_uint<32> & stencil_3_stencil_320_merged610_34, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_34_to_stencil_3_stencil_3_ld45_merged615_18.push(stencil_3_stencil_320_merged610_34);
}

inline void stencil_3_stencil_320_merged610_35_write(hw_uint<32> & stencil_3_stencil_320_merged610_35, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_35_to_stencil_3_stencil_3_ld45_merged615_19.push(stencil_3_stencil_320_merged610_35);
}

inline void stencil_3_stencil_320_merged610_36_write(hw_uint<32> & stencil_3_stencil_320_merged610_36, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_36_to_stencil_3_stencil_3_ld45_merged615_20.push(stencil_3_stencil_320_merged610_36);
}

inline void stencil_3_stencil_320_merged610_37_write(hw_uint<32> & stencil_3_stencil_320_merged610_37, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_37_to_stencil_3_stencil_3_ld45_merged615_21.push(stencil_3_stencil_320_merged610_37);
}

inline void stencil_3_stencil_320_merged610_38_write(hw_uint<32> & stencil_3_stencil_320_merged610_38, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_38_to_stencil_3_stencil_3_ld45_merged615_22.push(stencil_3_stencil_320_merged610_38);
}

inline void stencil_3_stencil_320_merged610_39_write(hw_uint<32> & stencil_3_stencil_320_merged610_39, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_39_to_stencil_3_stencil_3_ld45_merged615_23.push(stencil_3_stencil_320_merged610_39);
}

inline void stencil_3_stencil_320_merged610_40_write(hw_uint<32> & stencil_3_stencil_320_merged610_40, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_40_to_stencil_3_stencil_3_ld45_merged615_24.push(stencil_3_stencil_320_merged610_40);
}

inline void stencil_3_stencil_320_merged610_41_write(hw_uint<32> & stencil_3_stencil_320_merged610_41, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_41_to_stencil_3_stencil_3_ld45_merged615_25.push(stencil_3_stencil_320_merged610_41);
}

inline void stencil_3_stencil_320_merged610_42_write(hw_uint<32> & stencil_3_stencil_320_merged610_42, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_42_to_stencil_3_stencil_3_ld45_merged615_26.push(stencil_3_stencil_320_merged610_42);
}

inline void stencil_3_stencil_320_merged610_43_write(hw_uint<32> & stencil_3_stencil_320_merged610_43, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_43_to_stencil_3_stencil_3_ld45_merged615_27.push(stencil_3_stencil_320_merged610_43);
}

inline void stencil_3_stencil_320_merged610_44_write(hw_uint<32> & stencil_3_stencil_320_merged610_44, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_44_to_stencil_3_stencil_3_ld45_merged615_28.push(stencil_3_stencil_320_merged610_44);
}

inline void stencil_3_stencil_320_merged610_45_write(hw_uint<32> & stencil_3_stencil_320_merged610_45, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_45_to_stencil_3_stencil_3_ld45_merged615_29.push(stencil_3_stencil_320_merged610_45);
}

inline void stencil_3_stencil_320_merged610_46_write(hw_uint<32> & stencil_3_stencil_320_merged610_46, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_46_to_stencil_3_stencil_3_ld45_merged615_30.push(stencil_3_stencil_320_merged610_46);
}

inline void stencil_3_stencil_320_merged610_47_write(hw_uint<32> & stencil_3_stencil_320_merged610_47, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
  stencil_3.stencil_3_stencil_320_merged610_47_to_stencil_3_stencil_3_ld45_merged615_31.push(stencil_3_stencil_320_merged610_47);
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_16_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_16 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[15 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_32 = stencil_3.stencil_3_stencil_320_merged610_32_to_stencil_3_stencil_3_ld45_merged615_16.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_32;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_17_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_17 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[14 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_33 = stencil_3.stencil_3_stencil_320_merged610_33_to_stencil_3_stencil_3_ld45_merged615_17.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_33;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_18_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_18 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[13 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_34 = stencil_3.stencil_3_stencil_320_merged610_34_to_stencil_3_stencil_3_ld45_merged615_18.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_34;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_19_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_19 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[12 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_35 = stencil_3.stencil_3_stencil_320_merged610_35_to_stencil_3_stencil_3_ld45_merged615_19.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_35;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_20_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_20 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[11 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_36 = stencil_3.stencil_3_stencil_320_merged610_36_to_stencil_3_stencil_3_ld45_merged615_20.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_36;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_21_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_21 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[10 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_37 = stencil_3.stencil_3_stencil_320_merged610_37_to_stencil_3_stencil_3_ld45_merged615_21.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_37;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_22_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_22 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[9 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_38 = stencil_3.stencil_3_stencil_320_merged610_38_to_stencil_3_stencil_3_ld45_merged615_22.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_38;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_23_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_23 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[8 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_39 = stencil_3.stencil_3_stencil_320_merged610_39_to_stencil_3_stencil_3_ld45_merged615_23.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_39;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_24_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_24 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[7 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_40 = stencil_3.stencil_3_stencil_320_merged610_40_to_stencil_3_stencil_3_ld45_merged615_24.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_40;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_25_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_25 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[6 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_41 = stencil_3.stencil_3_stencil_320_merged610_41_to_stencil_3_stencil_3_ld45_merged615_25.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_41;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_26_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_26 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[5 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_42 = stencil_3.stencil_3_stencil_320_merged610_42_to_stencil_3_stencil_3_ld45_merged615_26.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_42;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_27_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_27 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[4 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_43 = stencil_3.stencil_3_stencil_320_merged610_43_to_stencil_3_stencil_3_ld45_merged615_27.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_43;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_28_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_28 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[3 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_44 = stencil_3.stencil_3_stencil_320_merged610_44_to_stencil_3_stencil_3_ld45_merged615_28.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_44;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_29_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_29 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[2 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_45 = stencil_3.stencil_3_stencil_320_merged610_45_to_stencil_3_stencil_3_ld45_merged615_29.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_45;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_30_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_30 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[1 + 16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_46 = stencil_3.stencil_3_stencil_320_merged610_46_to_stencil_3_stencil_3_ld45_merged615_30.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_46;
  return 0;
}

inline hw_uint<32>  stencil_3_stencil_3_ld45_merged615_31_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_stencil_3_ld45_merged615_31 read pattern: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> stencil_3[16stencil_3_ld45, stencil_3_ld46] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Read schedule : { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
  // Write schedule: { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
  auto value_stencil_3_stencil_320_merged610_47 = stencil_3.stencil_3_stencil_320_merged610_47_to_stencil_3_stencil_3_ld45_merged615_31.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_320_merged610_47;
  return 0;
}

// # of bundles = 2
// stencil_320_merged610_write
//	stencil_3_stencil_320_merged610_32
//	stencil_3_stencil_320_merged610_33
//	stencil_3_stencil_320_merged610_34
//	stencil_3_stencil_320_merged610_35
//	stencil_3_stencil_320_merged610_36
//	stencil_3_stencil_320_merged610_37
//	stencil_3_stencil_320_merged610_38
//	stencil_3_stencil_320_merged610_39
//	stencil_3_stencil_320_merged610_40
//	stencil_3_stencil_320_merged610_41
//	stencil_3_stencil_320_merged610_42
//	stencil_3_stencil_320_merged610_43
//	stencil_3_stencil_320_merged610_44
//	stencil_3_stencil_320_merged610_45
//	stencil_3_stencil_320_merged610_46
//	stencil_3_stencil_320_merged610_47
inline void stencil_3_stencil_320_merged610_write_bundle_write(hw_uint<512>& stencil_320_merged610_write, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320, int dynamic_address) {
	hw_uint<32>  stencil_3_stencil_320_merged610_32_res = stencil_320_merged610_write.extract<0, 31>();
	stencil_3_stencil_320_merged610_32_write(stencil_3_stencil_320_merged610_32_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_33_res = stencil_320_merged610_write.extract<32, 63>();
	stencil_3_stencil_320_merged610_33_write(stencil_3_stencil_320_merged610_33_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_34_res = stencil_320_merged610_write.extract<64, 95>();
	stencil_3_stencil_320_merged610_34_write(stencil_3_stencil_320_merged610_34_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_35_res = stencil_320_merged610_write.extract<96, 127>();
	stencil_3_stencil_320_merged610_35_write(stencil_3_stencil_320_merged610_35_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_36_res = stencil_320_merged610_write.extract<128, 159>();
	stencil_3_stencil_320_merged610_36_write(stencil_3_stencil_320_merged610_36_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_37_res = stencil_320_merged610_write.extract<160, 191>();
	stencil_3_stencil_320_merged610_37_write(stencil_3_stencil_320_merged610_37_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_38_res = stencil_320_merged610_write.extract<192, 223>();
	stencil_3_stencil_320_merged610_38_write(stencil_3_stencil_320_merged610_38_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_39_res = stencil_320_merged610_write.extract<224, 255>();
	stencil_3_stencil_320_merged610_39_write(stencil_3_stencil_320_merged610_39_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_40_res = stencil_320_merged610_write.extract<256, 287>();
	stencil_3_stencil_320_merged610_40_write(stencil_3_stencil_320_merged610_40_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_41_res = stencil_320_merged610_write.extract<288, 319>();
	stencil_3_stencil_320_merged610_41_write(stencil_3_stencil_320_merged610_41_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_42_res = stencil_320_merged610_write.extract<320, 351>();
	stencil_3_stencil_320_merged610_42_write(stencil_3_stencil_320_merged610_42_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_43_res = stencil_320_merged610_write.extract<352, 383>();
	stencil_3_stencil_320_merged610_43_write(stencil_3_stencil_320_merged610_43_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_44_res = stencil_320_merged610_write.extract<384, 415>();
	stencil_3_stencil_320_merged610_44_write(stencil_3_stencil_320_merged610_44_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_45_res = stencil_320_merged610_write.extract<416, 447>();
	stencil_3_stencil_320_merged610_45_write(stencil_3_stencil_320_merged610_45_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_46_res = stencil_320_merged610_write.extract<448, 479>();
	stencil_3_stencil_320_merged610_46_write(stencil_3_stencil_320_merged610_46_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
	hw_uint<32>  stencil_3_stencil_320_merged610_47_res = stencil_320_merged610_write.extract<480, 511>();
	stencil_3_stencil_320_merged610_47_write(stencil_3_stencil_320_merged610_47_res, stencil_3, root, stencil_319, stencil_320, dynamic_address);
}

// stencil_3_ld45_merged615_read
//	stencil_3_stencil_3_ld45_merged615_16
//	stencil_3_stencil_3_ld45_merged615_17
//	stencil_3_stencil_3_ld45_merged615_18
//	stencil_3_stencil_3_ld45_merged615_19
//	stencil_3_stencil_3_ld45_merged615_20
//	stencil_3_stencil_3_ld45_merged615_21
//	stencil_3_stencil_3_ld45_merged615_22
//	stencil_3_stencil_3_ld45_merged615_23
//	stencil_3_stencil_3_ld45_merged615_24
//	stencil_3_stencil_3_ld45_merged615_25
//	stencil_3_stencil_3_ld45_merged615_26
//	stencil_3_stencil_3_ld45_merged615_27
//	stencil_3_stencil_3_ld45_merged615_28
//	stencil_3_stencil_3_ld45_merged615_29
//	stencil_3_stencil_3_ld45_merged615_30
//	stencil_3_stencil_3_ld45_merged615_31
inline hw_uint<512> stencil_3_stencil_3_ld45_merged615_read_bundle_read(stencil_3_cache& stencil_3, int root, int stencil_3_ld46, int stencil_3_ld45, int dynamic_address) {
  // # of ports in bundle: 16
    // stencil_3_stencil_3_ld45_merged615_16
    // stencil_3_stencil_3_ld45_merged615_17
    // stencil_3_stencil_3_ld45_merged615_18
    // stencil_3_stencil_3_ld45_merged615_19
    // stencil_3_stencil_3_ld45_merged615_20
    // stencil_3_stencil_3_ld45_merged615_21
    // stencil_3_stencil_3_ld45_merged615_22
    // stencil_3_stencil_3_ld45_merged615_23
    // stencil_3_stencil_3_ld45_merged615_24
    // stencil_3_stencil_3_ld45_merged615_25
    // stencil_3_stencil_3_ld45_merged615_26
    // stencil_3_stencil_3_ld45_merged615_27
    // stencil_3_stencil_3_ld45_merged615_28
    // stencil_3_stencil_3_ld45_merged615_29
    // stencil_3_stencil_3_ld45_merged615_30
    // stencil_3_stencil_3_ld45_merged615_31

	hw_uint<512> result;
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_16_res = stencil_3_stencil_3_ld45_merged615_16_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<0, 512>(result, stencil_3_stencil_3_ld45_merged615_16_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_17_res = stencil_3_stencil_3_ld45_merged615_17_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<32, 512>(result, stencil_3_stencil_3_ld45_merged615_17_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_18_res = stencil_3_stencil_3_ld45_merged615_18_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<64, 512>(result, stencil_3_stencil_3_ld45_merged615_18_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_19_res = stencil_3_stencil_3_ld45_merged615_19_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<96, 512>(result, stencil_3_stencil_3_ld45_merged615_19_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_20_res = stencil_3_stencil_3_ld45_merged615_20_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<128, 512>(result, stencil_3_stencil_3_ld45_merged615_20_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_21_res = stencil_3_stencil_3_ld45_merged615_21_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<160, 512>(result, stencil_3_stencil_3_ld45_merged615_21_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_22_res = stencil_3_stencil_3_ld45_merged615_22_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<192, 512>(result, stencil_3_stencil_3_ld45_merged615_22_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_23_res = stencil_3_stencil_3_ld45_merged615_23_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<224, 512>(result, stencil_3_stencil_3_ld45_merged615_23_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_24_res = stencil_3_stencil_3_ld45_merged615_24_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<256, 512>(result, stencil_3_stencil_3_ld45_merged615_24_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_25_res = stencil_3_stencil_3_ld45_merged615_25_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<288, 512>(result, stencil_3_stencil_3_ld45_merged615_25_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_26_res = stencil_3_stencil_3_ld45_merged615_26_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<320, 512>(result, stencil_3_stencil_3_ld45_merged615_26_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_27_res = stencil_3_stencil_3_ld45_merged615_27_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<352, 512>(result, stencil_3_stencil_3_ld45_merged615_27_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_28_res = stencil_3_stencil_3_ld45_merged615_28_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<384, 512>(result, stencil_3_stencil_3_ld45_merged615_28_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_29_res = stencil_3_stencil_3_ld45_merged615_29_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<416, 512>(result, stencil_3_stencil_3_ld45_merged615_29_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_30_res = stencil_3_stencil_3_ld45_merged615_30_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<448, 512>(result, stencil_3_stencil_3_ld45_merged615_30_res);
	hw_uint<32>  stencil_3_stencil_3_ld45_merged615_31_res = stencil_3_stencil_3_ld45_merged615_31_select(stencil_3, root, stencil_3_ld46, stencil_3_ld45, dynamic_address);
	set_at<480, 512>(result, stencil_3_stencil_3_ld45_merged615_31_res);
	return result;
}

// Total re-use buffer capacity: 124416 bits


// Operation logic
inline void stencil_2_to_gp_540_ld61_merged633(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_2_to_gp_540, stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, int root, int stencil_2_to_gp_540_ld62, int stencil_2_to_gp_540_ld61) {
  // Dynamic address computation

	// Consume: stencil_2_to_gp_540
	auto stencil_2_to_gp_540__lp__lp_16_m_stencil_2_to_gp_540_ld61__p__15_rp___p___m_1_rp__c_______lp_stencil_2_to_gp_540_ld62__p___m_1_rp__value = stencil_2_to_gp_540.read();
	auto compute_result = stencil_2_to_gp_540_ld61_cu632(stencil_2_to_gp_540__lp__lp_16_m_stencil_2_to_gp_540_ld61__p__15_rp___p___m_1_rp__c_______lp_stencil_2_to_gp_540_ld62__p___m_1_rp__value);
	// Produce: stencil_2_FIFO_buf60
	stencil_2_FIFO_buf60_stencil_2_to_gp_540_ld61_merged633_write_bundle_write(/* arg names */compute_result, stencil_2_FIFO_buf60, root, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_320_merged610(stencil_2_FIFO_buf60_cache& stencil_2_FIFO_buf60, stencil_3_cache& stencil_3, int root, int stencil_319, int stencil_320) {
  // Dynamic address computation

	// Consume: stencil_2_FIFO_buf60
	auto stencil_2_FIFO_buf60__lp_16_m_stencil_320__p__15_rp___p___m_1_c____stencil_319__p___m_1_value = stencil_2_FIFO_buf60_stencil_320_merged610_read_bundle_read(stencil_2_FIFO_buf60/* source_delay */, root, stencil_319, stencil_320, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_320_cu608(stencil_2_FIFO_buf60__lp_16_m_stencil_320__p__15_rp___p___m_1_c____stencil_319__p___m_1_value);
	// Produce: stencil_3
	stencil_3_stencil_320_merged610_write_bundle_write(/* arg names */compute_result, stencil_3, root, stencil_319, stencil_320, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_3_ld45_merged615(stencil_3_cache& stencil_3, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */stencil_3_to_gp_144, int root, int stencil_3_ld46, int stencil_3_ld45) {
  // Dynamic address computation

	// Consume: stencil_3
	auto stencil_3__lp_16_m_stencil_3_ld45__p__15_rp__c____stencil_3_ld46_value = stencil_3_stencil_3_ld45_merged615_read_bundle_read(stencil_3/* source_delay */, root, stencil_3_ld46, stencil_3_ld45, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_3_ld45_cu614(stencil_3__lp_16_m_stencil_3_ld45__p__15_rp__c____stencil_3_ld46_value);
	// Produce: stencil_3_to_gp_144
	stencil_3_to_gp_144.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_2_to_gp_540_ld62_stencil_319_stencil_3_ld46_(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_2_to_gp_540, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_3_to_gp_144) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_2_to_gp_540_ld62_stencil_319_stencil_3_ld46__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_2_FIFO_buf60_cache stencil_2_FIFO_buf60;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_3_cache stencil_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119; stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120; stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
//   { stencil_3_ld45_merged615[root = 0, stencil_3_ld46, stencil_3_ld45] -> [2 + stencil_3_ld46, 1 + stencil_3_ld45, 2] : 0 <= stencil_3_ld46 <= 1079 and 0 <= stencil_3_ld45 <= 119 }
// Condition for stencil_3_ld45_merged615(((-2 + i2 == 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0) && (-1 + i1 >= 0) && (120 - i1 >= 0)))
//   { stencil_2_to_gp_540_ld61_merged633[root = 0, stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61] -> [stencil_2_to_gp_540_ld62, stencil_2_to_gp_540_ld61, 0] : 0 <= stencil_2_to_gp_540_ld62 <= 1081 and 0 <= stencil_2_to_gp_540_ld61 <= 120 }
// Condition for stencil_2_to_gp_540_ld61_merged633(((i2 == 0) && (i0 >= 0) && (1081 - i0 >= 0) && (i1 >= 0) && (120 - i1 >= 0)))
//   { stencil_320_merged610[root = 0, stencil_319, stencil_320] -> [2 + stencil_319, 1 + stencil_320, 1] : 0 <= stencil_319 <= 1079 and 0 <= stencil_320 <= 119 }
// Condition for stencil_320_merged610(((-1 + i2 == 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0) && (-1 + i1 >= 0) && (120 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 1081; c0 += 1)
  for (int c1 = 0; c1 <= 120; c1 += 1) {
    stencil_2_to_gp_540_ld61_merged633(0, c0, c1);
    if (c0 >= 2 && c1 >= 1) {
      stencil_320_merged610(0, c0 - 2, c1 - 1);
      stencil_3_ld45_merged615(0, c0 - 2, c1 - 1);
    }
  }

  */
	for (int c0 = 0; c0 <= 1081; c0 += 1)
	  for (int c1 = 0; c1 <= 120; c1 += 1) {
	    stencil_2_to_gp_540_ld61_merged633(stencil_2_to_gp_540 /* buf name */, stencil_2_FIFO_buf60, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 1) {
	      stencil_320_merged610(stencil_2_FIFO_buf60 /* buf name */, stencil_3, 0, c0 - 2, c1 - 1);
	      stencil_3_ld45_merged615(stencil_3 /* buf name */, stencil_3_to_gp_144, 0, c0 - 2, c1 - 1);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_2_to_gp_540_ld62_stencil_319_stencil_3_ld46__wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */stencil_2_to_gp_540, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */stencil_3_to_gp_144, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_2_to_gp_540_ld62_stencil_319_stencil_3_ld46_(stencil_2_to_gp_540, stencil_3_to_gp_144);
  }
}
// Driver function
void sc_dyn_7_32(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("sc_dyn_7_32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<512> > in_to_gp_228;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in_to_gp_228.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_3_to_gp_144;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_3_to_gp_144.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_0_to_gp_332;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_0_to_gp_332.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_1_to_gp_436;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_1_to_gp_436.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > stencil_2_to_gp_540;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_2_to_gp_540.values depth=1
#endif //__VIVADO_SYNTH__


  Extracted_in_ld30_pw_math_in_oc01_(in_oc, in_to_gp_228);
  Extracted_in_to_gp_228_ld50_stencil_04_stencil_0_ld34_(in_to_gp_228, stencil_0_to_gp_332);
  Extracted_stencil_0_to_gp_332_ld54_stencil_19_stencil_1_ld38_(stencil_0_to_gp_332, stencil_1_to_gp_436);
  Extracted_stencil_1_to_gp_436_ld58_stencil_214_stencil_2_ld42_(stencil_1_to_gp_436, stencil_2_to_gp_540);
  Extracted_stencil_2_to_gp_540_ld62_stencil_319_stencil_3_ld46_(stencil_2_to_gp_540, stencil_3_to_gp_144);
  Extracted_pw_math_stencil_32425_stencil_3_to_gp_144_ld66_(stencil_3_to_gp_144, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void sc_dyn_7_32_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */in_oc, HWStream<hw_uint<512> >& /* no bundle get_args num ports = 16 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    sc_dyn_7_32(in_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[11 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[10 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[9 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[8 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[7 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[6 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[5 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[4 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[3 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[2 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[1 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-1 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-2 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-3 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123; pw_math_in_oc02_merged598[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[-4 + 16pw_math_in_oc02, -4 + pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 1087 and 0 <= pw_math_in_oc02 <= 123 }
const int pw_math_in_oc02_merged598_read_pipe0_num_transfers = 134912;
  // { pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[15 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[14 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[13 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[12 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[11 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[10 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[9 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[8 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[7 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[6 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[5 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[4 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[3 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[2 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[1 + 16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119; pw_math_stencil_32426_merged613[root = 0, pw_math_stencil_32425, pw_math_stencil_32426] -> out[16pw_math_stencil_32426, pw_math_stencil_32425] : 0 <= pw_math_stencil_32425 <= 1079 and 0 <= pw_math_stencil_32426 <= 119 }
const int pw_math_stencil_32426_merged613_write_pipe0_num_transfers = 129600;


extern "C" {

void sc_dyn_7_32_accel(hw_uint<512>* pw_math_in_oc02_merged598_read_pipe0, hw_uint<512>* pw_math_stencil_32426_merged613_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in_oc02_merged598_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_stencil_32426_merged613_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = pw_math_in_oc02_merged598_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_stencil_32426_merged613_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > pw_math_in_oc02_merged598_read_pipe0_channel;
  static HWStream<hw_uint<512> > pw_math_stencil_32426_merged613_write_pipe0_channel;

  burst_read<512>(pw_math_in_oc02_merged598_read_pipe0, pw_math_in_oc02_merged598_read_pipe0_channel, pw_math_in_oc02_merged598_read_pipe0_num_transfers*size);

  sc_dyn_7_32_wrapper(pw_math_in_oc02_merged598_read_pipe0_channel, pw_math_stencil_32426_merged613_write_pipe0_channel, size);

  burst_write<512>(pw_math_stencil_32426_merged613_write_pipe0, pw_math_stencil_32426_merged613_write_pipe0_channel, pw_math_stencil_32426_merged613_write_pipe0_num_transfers*size);
}

}
extern "C" {

void sc_dyn_7_32_rdai(HWStream<hw_uint<512> >& pw_math_in_oc02_merged598_read_pipe0, HWStream<hw_uint<512> >&  pw_math_stencil_32426_merged613_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in_oc02_merged598_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_stencil_32426_merged613_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  sc_dyn_7_32(pw_math_in_oc02_merged598_read_pipe0, pw_math_stencil_32426_merged613_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

