<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/GCNSchedStrategy.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">GCNSchedStrategy.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="GCNSchedStrategy_8h_source.html">GCNSchedStrategy.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUIGroupLP_8h_source.html">AMDGPUIGroupLP.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
</div>
<p><a href="GCNSchedStrategy_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-scheduler&quot;</td></tr>
<tr class="memdesc:ad78e062f62e0d6e453941fb4ca843e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generally, the reason for having multiple scheduling stages is to account for the kernel-wide effect of register usage on occupancy.  <br /></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aba393b0035b052e3477fc32a72643750" id="r_aba393b0035b052e3477fc32a72643750"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba393b0035b052e3477fc32a72643750">canUsePressureDiffs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="memdesc:aba393b0035b052e3477fc32a72643750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether <code>SU</code> can use the cached DAG pressure diffs to compute the current register pressure.  <br /></td></tr>
<tr class="separator:aba393b0035b052e3477fc32a72643750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa266f17d2f9e519e7639069f34432a77" id="r_aa266f17d2f9e519e7639069f34432a77"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa266f17d2f9e519e7639069f34432a77">getRegisterPressures</a> (<a class="el" href="classbool.html">bool</a> AtTop, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;Pressure, std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;MaxPressure)</td></tr>
<tr class="separator:aa266f17d2f9e519e7639069f34432a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76923341fddafb3d1ed56aef0569ee68" id="r_a76923341fddafb3d1ed56aef0569ee68"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76923341fddafb3d1ed56aef0569ee68">printScheduleModel</a> (std::set&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classunsigned.html">unsigned</a> &gt;, <a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a> &gt; &amp;ReadyCycles)</td></tr>
<tr class="separator:a76923341fddafb3d1ed56aef0569ee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9caea6f361f31119324b93999ad1028c" id="r_a9caea6f361f31119324b93999ad1028c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9caea6f361f31119324b93999ad1028c">hasIGLPInstrs</a> (<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG)</td></tr>
<tr class="separator:a9caea6f361f31119324b93999ad1028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6ae238df4eeb83d36a53d78f3f3e373d" id="r_a6ae238df4eeb83d36a53d78f3f3e373d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ae238df4eeb83d36a53d78f3f3e373d">DisableUnclusterHighRP</a> (&quot;amdgpu-disable-unclustered-high-rp-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable unclustered high register pressure &quot; &quot;<a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> scheduling stage.&quot;), cl::init(false))</td></tr>
<tr class="separator:a6ae238df4eeb83d36a53d78f3f3e373d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f0e3f43e034a5fa4dbeb6b1d4b5855" id="r_a17f0e3f43e034a5fa4dbeb6b1d4b5855"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17f0e3f43e034a5fa4dbeb6b1d4b5855">DisableClusteredLowOccupancy</a> (&quot;amdgpu-disable-clustered-low-occupancy-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable clustered low occupancy &quot; &quot;rescheduling <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> ILP scheduling stage.&quot;), cl::init(false))</td></tr>
<tr class="separator:a17f0e3f43e034a5fa4dbeb6b1d4b5855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af808ad46889f1cea7143a9e6a53c0872" id="r_af808ad46889f1cea7143a9e6a53c0872"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af808ad46889f1cea7143a9e6a53c0872">ScheduleMetricBias</a> (&quot;amdgpu-schedule-metric-bias&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets the bias which adds weight to occupancy vs latency. Set it to &quot; &quot;100 to chase the occupancy only.&quot;), cl::init(10))</td></tr>
<tr class="separator:af808ad46889f1cea7143a9e6a53c0872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598d5d447ded5b784ea021c159a58615" id="r_a598d5d447ded5b784ea021c159a58615"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a598d5d447ded5b784ea021c159a58615">RelaxedOcc</a> (&quot;amdgpu-schedule-relaxed-occupancy&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Relax occupancy targets <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> kernels which are memory &quot; &quot;bound (amdgpu-membound-threshold), or &quot; &quot;Wave Limited (amdgpu-limit-wave-threshold).&quot;), cl::init(false))</td></tr>
<tr class="separator:a598d5d447ded5b784ea021c159a58615"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware. </p>
<p>This pass will apply multiple scheduling stages to the same function. Regions are first recorded in <a class="el" href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160" title="Orders nodes according to selected style.">GCNScheduleDAGMILive::schedule</a>. The actual entry point for the scheduling of those regions is GCNScheduleDAGMILive::runSchedStages. </p>

<p class="definition">Definition in file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-scheduler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generally, the reason for having multiple scheduling stages is to account for the kernel-wide effect of register usage on occupancy. </p>
<p>Usually, only a few scheduling regions will have register pressure high enough to limit occupancy for the kernel, so constraints can be relaxed to improve ILP in other regions. </p>

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">31</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aba393b0035b052e3477fc32a72643750" name="aba393b0035b052e3477fc32a72643750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba393b0035b052e3477fc32a72643750">&#9670;&#160;</a></span>canUsePressureDiffs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canUsePressureDiffs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether <code>SU</code> can use the cached DAG pressure diffs to compute the current register pressure. </p>
<p>This works for the common case, but it has a few exceptions that have been observed through trial and error:</p><ul>
<li>Explicit physical register operands</li>
<li>Subregister definitions</li>
</ul>
<p>In both of those cases, PressureDiff doesn't represent the actual pressure, and querying LiveIntervals through the RegPressureTracker is needed to get an accurate value.</p>
<p>We should eventually only use PressureDiff for maximum performance, but this already allows 80% of SUs to take the fast path without changing scheduling at all. Further changes would either change scheduling, or require a lot more logic to recover an accurate pressure estimate from the PressureDiffs. </p>

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00135">135</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00390">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00378">llvm::SUnit::isInstr()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00685">llvm::MachineInstr::operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00164">llvm::GCNSchedStrategy::initCandidate()</a>.</p>

</div>
</div>
<a id="aa266f17d2f9e519e7639069f34432a77" name="aa266f17d2f9e519e7639069f34432a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa266f17d2f9e519e7639069f34432a77">&#9670;&#160;</a></span>getRegisterPressures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getRegisterPressures </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AtTop</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Pressure</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxPressure</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00151">151</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8cpp_source.html#l01383">llvm::RegPressureTracker::getDownwardPressure()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00390">llvm::SUnit::getInstr()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l01367">llvm::RegPressureTracker::getUpwardPressure()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00164">llvm::GCNSchedStrategy::initCandidate()</a>.</p>

</div>
</div>
<a id="a9caea6f361f31119324b93999ad1028c" name="a9caea6f361f31119324b93999ad1028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9caea6f361f31119324b93999ad1028c">&#9670;&#160;</a></span>hasIGLPInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasIGLPInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01649">1649</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00284">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00287">llvm::ScheduleDAGInstrs::end()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01662">llvm::GCNPostScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="a76923341fddafb3d1ed56aef0569ee68" name="a76923341fddafb3d1ed56aef0569ee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76923341fddafb3d1ed56aef0569ee68">&#9670;&#160;</a></span>printScheduleModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void printScheduleModel </td>
          <td>(</td>
          <td class="paramtype">std::set&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classunsigned.html">unsigned</a> &gt;, <a class="el" href="structEarlierIssuingCycle.html">EarlierIssuingCycle</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>ReadyCycles</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01116">1116</a> of file <a class="el" href="GCNSchedStrategy_8cpp_source.html">GCNSchedStrategy.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01170">llvm::GCNSchedStage::getScheduleMetrics()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01137">llvm::GCNSchedStage::getScheduleMetrics()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a17f0e3f43e034a5fa4dbeb6b1d4b5855" name="a17f0e3f43e034a5fa4dbeb6b1d4b5855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f0e3f43e034a5fa4dbeb6b1d4b5855">&#9670;&#160;</a></span>DisableClusteredLowOccupancy</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableClusteredLowOccupancy(&quot;amdgpu-disable-clustered-low-occupancy-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable clustered low occupancy &quot; &quot;rescheduling <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> ILP scheduling stage.&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-disable-clustered-low-occupancy-reschedule&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable clustered low occupancy &quot; &quot;rescheduling <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> ILP scheduling stage.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00823">llvm::ClusteredLowOccStage::initGCNSchedStage()</a>.</p>

</div>
</div>
<a id="a6ae238df4eeb83d36a53d78f3f3e373d" name="a6ae238df4eeb83d36a53d78f3f3e373d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae238df4eeb83d36a53d78f3f3e373d">&#9670;&#160;</a></span>DisableUnclusterHighRP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableUnclusterHighRP(&quot;amdgpu-disable-unclustered-high-rp-reschedule&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable unclustered high register pressure &quot; &quot;<a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> scheduling stage.&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-disable-unclustered-high-rp-reschedule&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable unclustered high register pressure &quot; &quot;<a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> scheduling stage.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00792">llvm::UnclusteredHighRPStage::initGCNSchedStage()</a>.</p>

</div>
</div>
<a id="a598d5d447ded5b784ea021c159a58615" name="a598d5d447ded5b784ea021c159a58615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a598d5d447ded5b784ea021c159a58615">&#9670;&#160;</a></span>RelaxedOcc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; RelaxedOcc(&quot;amdgpu-schedule-relaxed-occupancy&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Relax occupancy targets <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> kernels which are memory &quot; &quot;bound (amdgpu-membound-threshold), or &quot; &quot;Wave Limited (amdgpu-limit-wave-threshold).&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-schedule-relaxed-occupancy&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Relax occupancy targets <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> kernels which are memory &quot; &quot;bound (amdgpu-membound-threshold), or &quot; &quot;Wave Limited (amdgpu-limit-wave-threshold).&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00570">llvm::GCNScheduleDAGMILive::GCNScheduleDAGMILive()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00067">llvm::GCNSchedStrategy::initialize()</a>.</p>

</div>
</div>
<a id="af808ad46889f1cea7143a9e6a53c0872" name="af808ad46889f1cea7143a9e6a53c0872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af808ad46889f1cea7143a9e6a53c0872">&#9670;&#160;</a></span>ScheduleMetricBias</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; ScheduleMetricBias(&quot;amdgpu-schedule-metric-bias&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the bias which adds weight to occupancy vs latency. Set it to &quot; &quot;100 to chase the occupancy only.&quot;), cl::init(10)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-schedule-metric-bias&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the bias which adds weight to occupancy vs latency. Set it to &quot; &quot;100 to chase the occupancy only.&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(10)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01225">llvm::UnclusteredHighRPStage::shouldRevertScheduling()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:46:53 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
