
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//taskset_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016b0 <.init>:
  4016b0:	stp	x29, x30, [sp, #-16]!
  4016b4:	mov	x29, sp
  4016b8:	bl	401bb0 <ferror@plt+0x60>
  4016bc:	ldp	x29, x30, [sp], #16
  4016c0:	ret

Disassembly of section .plt:

00000000004016d0 <memcpy@plt-0x20>:
  4016d0:	stp	x16, x30, [sp, #-16]!
  4016d4:	adrp	x16, 416000 <ferror@plt+0x144b0>
  4016d8:	ldr	x17, [x16, #4088]
  4016dc:	add	x16, x16, #0xff8
  4016e0:	br	x17
  4016e4:	nop
  4016e8:	nop
  4016ec:	nop

00000000004016f0 <memcpy@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4016f4:	ldr	x17, [x16]
  4016f8:	add	x16, x16, #0x0
  4016fc:	br	x17

0000000000401700 <_exit@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401704:	ldr	x17, [x16, #8]
  401708:	add	x16, x16, #0x8
  40170c:	br	x17

0000000000401710 <strtoul@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401714:	ldr	x17, [x16, #16]
  401718:	add	x16, x16, #0x10
  40171c:	br	x17

0000000000401720 <strlen@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401724:	ldr	x17, [x16, #24]
  401728:	add	x16, x16, #0x18
  40172c:	br	x17

0000000000401730 <__sched_cpufree@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401734:	ldr	x17, [x16, #32]
  401738:	add	x16, x16, #0x20
  40173c:	br	x17

0000000000401740 <fputs@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401744:	ldr	x17, [x16, #40]
  401748:	add	x16, x16, #0x28
  40174c:	br	x17

0000000000401750 <exit@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401754:	ldr	x17, [x16, #48]
  401758:	add	x16, x16, #0x30
  40175c:	br	x17

0000000000401760 <dup@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401764:	ldr	x17, [x16, #56]
  401768:	add	x16, x16, #0x38
  40176c:	br	x17

0000000000401770 <strtod@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401774:	ldr	x17, [x16, #64]
  401778:	add	x16, x16, #0x40
  40177c:	br	x17

0000000000401780 <sprintf@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401784:	ldr	x17, [x16, #72]
  401788:	add	x16, x16, #0x48
  40178c:	br	x17

0000000000401790 <opendir@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401794:	ldr	x17, [x16, #80]
  401798:	add	x16, x16, #0x50
  40179c:	br	x17

00000000004017a0 <__cxa_atexit@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017a4:	ldr	x17, [x16, #88]
  4017a8:	add	x16, x16, #0x58
  4017ac:	br	x17

00000000004017b0 <fputc@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017b4:	ldr	x17, [x16, #96]
  4017b8:	add	x16, x16, #0x60
  4017bc:	br	x17

00000000004017c0 <__ctype_tolower_loc@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017c4:	ldr	x17, [x16, #104]
  4017c8:	add	x16, x16, #0x68
  4017cc:	br	x17

00000000004017d0 <snprintf@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017d4:	ldr	x17, [x16, #112]
  4017d8:	add	x16, x16, #0x70
  4017dc:	br	x17

00000000004017e0 <localeconv@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017e4:	ldr	x17, [x16, #120]
  4017e8:	add	x16, x16, #0x78
  4017ec:	br	x17

00000000004017f0 <fileno@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4017f4:	ldr	x17, [x16, #128]
  4017f8:	add	x16, x16, #0x80
  4017fc:	br	x17

0000000000401800 <fclose@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401804:	ldr	x17, [x16, #136]
  401808:	add	x16, x16, #0x88
  40180c:	br	x17

0000000000401810 <getpid@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401814:	ldr	x17, [x16, #144]
  401818:	add	x16, x16, #0x90
  40181c:	br	x17

0000000000401820 <malloc@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401824:	ldr	x17, [x16, #152]
  401828:	add	x16, x16, #0x98
  40182c:	br	x17

0000000000401830 <open@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401834:	ldr	x17, [x16, #160]
  401838:	add	x16, x16, #0xa0
  40183c:	br	x17

0000000000401840 <__strtol_internal@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401844:	ldr	x17, [x16, #168]
  401848:	add	x16, x16, #0xa8
  40184c:	br	x17

0000000000401850 <strncmp@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401854:	ldr	x17, [x16, #176]
  401858:	add	x16, x16, #0xb0
  40185c:	br	x17

0000000000401860 <bindtextdomain@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401864:	ldr	x17, [x16, #184]
  401868:	add	x16, x16, #0xb8
  40186c:	br	x17

0000000000401870 <__libc_start_main@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401874:	ldr	x17, [x16, #192]
  401878:	add	x16, x16, #0xc0
  40187c:	br	x17

0000000000401880 <fgetc@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401884:	ldr	x17, [x16, #200]
  401888:	add	x16, x16, #0xc8
  40188c:	br	x17

0000000000401890 <memset@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401894:	ldr	x17, [x16, #208]
  401898:	add	x16, x16, #0xd0
  40189c:	br	x17

00000000004018a0 <fdopen@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018a4:	ldr	x17, [x16, #216]
  4018a8:	add	x16, x16, #0xd8
  4018ac:	br	x17

00000000004018b0 <__strtoul_internal@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018b4:	ldr	x17, [x16, #224]
  4018b8:	add	x16, x16, #0xe0
  4018bc:	br	x17

00000000004018c0 <calloc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018c4:	ldr	x17, [x16, #232]
  4018c8:	add	x16, x16, #0xe8
  4018cc:	br	x17

00000000004018d0 <readdir@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018d4:	ldr	x17, [x16, #240]
  4018d8:	add	x16, x16, #0xf0
  4018dc:	br	x17

00000000004018e0 <strdup@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018e4:	ldr	x17, [x16, #248]
  4018e8:	add	x16, x16, #0xf8
  4018ec:	br	x17

00000000004018f0 <closedir@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4018f4:	ldr	x17, [x16, #256]
  4018f8:	add	x16, x16, #0x100
  4018fc:	br	x17

0000000000401900 <close@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401904:	ldr	x17, [x16, #264]
  401908:	add	x16, x16, #0x108
  40190c:	br	x17

0000000000401910 <__sched_cpualloc@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401914:	ldr	x17, [x16, #272]
  401918:	add	x16, x16, #0x110
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401924:	ldr	x17, [x16, #280]
  401928:	add	x16, x16, #0x118
  40192c:	br	x17

0000000000401930 <abort@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401934:	ldr	x17, [x16, #288]
  401938:	add	x16, x16, #0x120
  40193c:	br	x17

0000000000401940 <sched_getaffinity@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401944:	ldr	x17, [x16, #296]
  401948:	add	x16, x16, #0x128
  40194c:	br	x17

0000000000401950 <memcmp@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401954:	ldr	x17, [x16, #304]
  401958:	add	x16, x16, #0x130
  40195c:	br	x17

0000000000401960 <textdomain@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401964:	ldr	x17, [x16, #312]
  401968:	add	x16, x16, #0x138
  40196c:	br	x17

0000000000401970 <getopt_long@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401974:	ldr	x17, [x16, #320]
  401978:	add	x16, x16, #0x140
  40197c:	br	x17

0000000000401980 <execvp@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401984:	ldr	x17, [x16, #328]
  401988:	add	x16, x16, #0x148
  40198c:	br	x17

0000000000401990 <strcmp@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401994:	ldr	x17, [x16, #336]
  401998:	add	x16, x16, #0x150
  40199c:	br	x17

00000000004019a0 <warn@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019a4:	ldr	x17, [x16, #344]
  4019a8:	add	x16, x16, #0x158
  4019ac:	br	x17

00000000004019b0 <__ctype_b_loc@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019b4:	ldr	x17, [x16, #352]
  4019b8:	add	x16, x16, #0x160
  4019bc:	br	x17

00000000004019c0 <strtol@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019c4:	ldr	x17, [x16, #360]
  4019c8:	add	x16, x16, #0x168
  4019cc:	br	x17

00000000004019d0 <sched_setaffinity@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019d4:	ldr	x17, [x16, #368]
  4019d8:	add	x16, x16, #0x170
  4019dc:	br	x17

00000000004019e0 <free@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019e4:	ldr	x17, [x16, #376]
  4019e8:	add	x16, x16, #0x178
  4019ec:	br	x17

00000000004019f0 <nanosleep@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  4019f4:	ldr	x17, [x16, #384]
  4019f8:	add	x16, x16, #0x180
  4019fc:	br	x17

0000000000401a00 <vasprintf@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a04:	ldr	x17, [x16, #392]
  401a08:	add	x16, x16, #0x188
  401a0c:	br	x17

0000000000401a10 <strndup@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a14:	ldr	x17, [x16, #400]
  401a18:	add	x16, x16, #0x190
  401a1c:	br	x17

0000000000401a20 <strspn@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a24:	ldr	x17, [x16, #408]
  401a28:	add	x16, x16, #0x198
  401a2c:	br	x17

0000000000401a30 <strchr@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a34:	ldr	x17, [x16, #416]
  401a38:	add	x16, x16, #0x1a0
  401a3c:	br	x17

0000000000401a40 <fflush@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a44:	ldr	x17, [x16, #424]
  401a48:	add	x16, x16, #0x1a8
  401a4c:	br	x17

0000000000401a50 <dirfd@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a54:	ldr	x17, [x16, #432]
  401a58:	add	x16, x16, #0x1b0
  401a5c:	br	x17

0000000000401a60 <warnx@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a64:	ldr	x17, [x16, #440]
  401a68:	add	x16, x16, #0x1b8
  401a6c:	br	x17

0000000000401a70 <read@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a74:	ldr	x17, [x16, #448]
  401a78:	add	x16, x16, #0x1c0
  401a7c:	br	x17

0000000000401a80 <dcgettext@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a84:	ldr	x17, [x16, #456]
  401a88:	add	x16, x16, #0x1c8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401a94:	ldr	x17, [x16, #464]
  401a98:	add	x16, x16, #0x1d0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401aa4:	ldr	x17, [x16, #472]
  401aa8:	add	x16, x16, #0x1d8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401ab4:	ldr	x17, [x16, #480]
  401ab8:	add	x16, x16, #0x1e0
  401abc:	br	x17

0000000000401ac0 <openat@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401ac4:	ldr	x17, [x16, #488]
  401ac8:	add	x16, x16, #0x1e8
  401acc:	br	x17

0000000000401ad0 <printf@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401ad4:	ldr	x17, [x16, #496]
  401ad8:	add	x16, x16, #0x1f0
  401adc:	br	x17

0000000000401ae0 <__errno_location@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401ae4:	ldr	x17, [x16, #504]
  401ae8:	add	x16, x16, #0x1f8
  401aec:	br	x17

0000000000401af0 <syscall@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401af4:	ldr	x17, [x16, #512]
  401af8:	add	x16, x16, #0x200
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b04:	ldr	x17, [x16, #520]
  401b08:	add	x16, x16, #0x208
  401b0c:	br	x17

0000000000401b10 <fgets@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b14:	ldr	x17, [x16, #528]
  401b18:	add	x16, x16, #0x210
  401b1c:	br	x17

0000000000401b20 <err@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b24:	ldr	x17, [x16, #536]
  401b28:	add	x16, x16, #0x218
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b34:	ldr	x17, [x16, #544]
  401b38:	add	x16, x16, #0x220
  401b3c:	br	x17

0000000000401b40 <__fxstatat@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b44:	ldr	x17, [x16, #552]
  401b48:	add	x16, x16, #0x228
  401b4c:	br	x17

0000000000401b50 <ferror@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x154b0>
  401b54:	ldr	x17, [x16, #560]
  401b58:	add	x16, x16, #0x230
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x1ffc
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x5118
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x5198
  401ba8:	bl	401870 <__libc_start_main@plt>
  401bac:	bl	401930 <abort@plt>
  401bb0:	adrp	x0, 416000 <ferror@plt+0x144b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <ferror@plt+0x70>
  401bbc:	b	401920 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401bc8:	add	x0, x0, #0x250
  401bcc:	adrp	x1, 417000 <ferror@plt+0x154b0>
  401bd0:	add	x1, x1, #0x250
  401bd4:	cmp	x0, x1
  401bd8:	b.eq	401c0c <ferror@plt+0xbc>  // b.none
  401bdc:	stp	x29, x30, [sp, #-32]!
  401be0:	mov	x29, sp
  401be4:	adrp	x0, 405000 <ferror@plt+0x34b0>
  401be8:	ldr	x0, [x0, #456]
  401bec:	str	x0, [sp, #24]
  401bf0:	mov	x1, x0
  401bf4:	cbz	x1, 401c04 <ferror@plt+0xb4>
  401bf8:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401bfc:	add	x0, x0, #0x250
  401c00:	blr	x1
  401c04:	ldp	x29, x30, [sp], #32
  401c08:	ret
  401c0c:	ret
  401c10:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401c14:	add	x0, x0, #0x250
  401c18:	adrp	x1, 417000 <ferror@plt+0x154b0>
  401c1c:	add	x1, x1, #0x250
  401c20:	sub	x0, x0, x1
  401c24:	lsr	x1, x0, #63
  401c28:	add	x0, x1, x0, asr #3
  401c2c:	cmp	xzr, x0, asr #1
  401c30:	b.eq	401c68 <ferror@plt+0x118>  // b.none
  401c34:	stp	x29, x30, [sp, #-32]!
  401c38:	mov	x29, sp
  401c3c:	asr	x1, x0, #1
  401c40:	adrp	x0, 405000 <ferror@plt+0x34b0>
  401c44:	ldr	x0, [x0, #464]
  401c48:	str	x0, [sp, #24]
  401c4c:	mov	x2, x0
  401c50:	cbz	x2, 401c60 <ferror@plt+0x110>
  401c54:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401c58:	add	x0, x0, #0x250
  401c5c:	blr	x2
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	ret
  401c6c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401c70:	ldrb	w0, [x0, #624]
  401c74:	cbnz	w0, 401c98 <ferror@plt+0x148>
  401c78:	stp	x29, x30, [sp, #-16]!
  401c7c:	mov	x29, sp
  401c80:	bl	401bc4 <ferror@plt+0x74>
  401c84:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	strb	w1, [x0, #624]
  401c90:	ldp	x29, x30, [sp], #16
  401c94:	ret
  401c98:	ret
  401c9c:	stp	x29, x30, [sp, #-16]!
  401ca0:	mov	x29, sp
  401ca4:	bl	401c10 <ferror@plt+0xc0>
  401ca8:	ldp	x29, x30, [sp], #16
  401cac:	ret
  401cb0:	stp	x29, x30, [sp, #-32]!
  401cb4:	mov	x29, sp
  401cb8:	stp	x19, x20, [sp, #16]
  401cbc:	mov	w19, w0
  401cc0:	cbz	w1, 401cf0 <ferror@plt+0x1a0>
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401ccc:	add	x1, x1, #0x1d8
  401cd0:	mov	x0, #0x0                   	// #0
  401cd4:	bl	401a80 <dcgettext@plt>
  401cd8:	mov	x20, x0
  401cdc:	cbz	w19, 401d0c <ferror@plt+0x1bc>
  401ce0:	mov	w2, w19
  401ce4:	mov	x1, x20
  401ce8:	mov	w0, #0x1                   	// #1
  401cec:	bl	401b20 <err@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401cf8:	add	x1, x1, #0x1f8
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	bl	401a80 <dcgettext@plt>
  401d04:	mov	x20, x0
  401d08:	b	401cdc <ferror@plt+0x18c>
  401d0c:	bl	401810 <getpid@plt>
  401d10:	mov	w19, w0
  401d14:	b	401ce0 <ferror@plt+0x190>
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	mov	x29, sp
  401d20:	stp	x19, x20, [sp, #16]
  401d24:	str	x21, [sp, #32]
  401d28:	mov	x19, x0
  401d2c:	mov	w21, w1
  401d30:	ldrb	w0, [x0, #40]
  401d34:	tbz	w0, #0, 401db0 <ferror@plt+0x260>
  401d38:	ldr	x3, [x19, #16]
  401d3c:	ldr	x2, [x19, #8]
  401d40:	ldr	x1, [x19, #32]
  401d44:	ldr	x0, [x19, #24]
  401d48:	bl	404494 <ferror@plt+0x2944>
  401d4c:	mov	x20, x0
  401d50:	cbz	w21, 401d94 <ferror@plt+0x244>
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401d5c:	add	x1, x1, #0x218
  401d60:	mov	x0, #0x0                   	// #0
  401d64:	bl	401a80 <dcgettext@plt>
  401d68:	mov	x21, x0
  401d6c:	cbz	x20, 401e04 <ferror@plt+0x2b4>
  401d70:	ldr	w1, [x19]
  401d74:	cbz	w1, 401e24 <ferror@plt+0x2d4>
  401d78:	mov	x2, x20
  401d7c:	mov	x0, x21
  401d80:	bl	401ad0 <printf@plt>
  401d84:	ldp	x19, x20, [sp, #16]
  401d88:	ldr	x21, [sp, #32]
  401d8c:	ldp	x29, x30, [sp], #48
  401d90:	ret
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401d9c:	add	x1, x1, #0x238
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	bl	401a80 <dcgettext@plt>
  401da8:	mov	x21, x0
  401dac:	b	401d6c <ferror@plt+0x21c>
  401db0:	ldr	x3, [x19, #16]
  401db4:	ldr	x2, [x19, #8]
  401db8:	ldr	x1, [x19, #32]
  401dbc:	ldr	x0, [x19, #24]
  401dc0:	bl	404658 <ferror@plt+0x2b08>
  401dc4:	mov	x20, x0
  401dc8:	cbz	w21, 401de8 <ferror@plt+0x298>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401dd4:	add	x1, x1, #0x260
  401dd8:	mov	x0, #0x0                   	// #0
  401ddc:	bl	401a80 <dcgettext@plt>
  401de0:	mov	x21, x0
  401de4:	b	401d6c <ferror@plt+0x21c>
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401df0:	add	x1, x1, #0x280
  401df4:	mov	x0, #0x0                   	// #0
  401df8:	bl	401a80 <dcgettext@plt>
  401dfc:	mov	x21, x0
  401e00:	b	401d6c <ferror@plt+0x21c>
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401e0c:	add	x1, x1, #0x2a8
  401e10:	mov	x0, #0x0                   	// #0
  401e14:	bl	401a80 <dcgettext@plt>
  401e18:	mov	x1, x0
  401e1c:	mov	w0, #0x1                   	// #1
  401e20:	bl	401aa0 <errx@plt>
  401e24:	bl	401810 <getpid@plt>
  401e28:	mov	w1, w0
  401e2c:	b	401d78 <ferror@plt+0x228>
  401e30:	stp	x29, x30, [sp, #-48]!
  401e34:	mov	x29, sp
  401e38:	stp	x19, x20, [sp, #16]
  401e3c:	str	x21, [sp, #32]
  401e40:	mov	x19, x0
  401e44:	mov	x20, x1
  401e48:	mov	x21, x2
  401e4c:	ldr	w0, [x0]
  401e50:	cbnz	w0, 401e6c <ferror@plt+0x31c>
  401e54:	ldrb	w0, [x19, #40]
  401e58:	tbz	w0, #1, 401e98 <ferror@plt+0x348>
  401e5c:	ldp	x19, x20, [sp, #16]
  401e60:	ldr	x21, [sp, #32]
  401e64:	ldp	x29, x30, [sp], #48
  401e68:	ret
  401e6c:	ldr	x2, [x19, #8]
  401e70:	ldr	x1, [x19, #16]
  401e74:	bl	401940 <sched_getaffinity@plt>
  401e78:	tbnz	w0, #31, 401e8c <ferror@plt+0x33c>
  401e7c:	mov	w1, #0x0                   	// #0
  401e80:	mov	x0, x19
  401e84:	bl	401d18 <ferror@plt+0x1c8>
  401e88:	b	401e54 <ferror@plt+0x304>
  401e8c:	mov	w1, #0x1                   	// #1
  401e90:	ldr	w0, [x19]
  401e94:	bl	401cb0 <ferror@plt+0x160>
  401e98:	mov	x2, x21
  401e9c:	mov	x1, x20
  401ea0:	ldr	w0, [x19]
  401ea4:	bl	4019d0 <sched_setaffinity@plt>
  401ea8:	tbnz	w0, #31, 401ed4 <ferror@plt+0x384>
  401eac:	ldr	w0, [x19]
  401eb0:	cbz	w0, 401e5c <ferror@plt+0x30c>
  401eb4:	ldr	x2, [x19, #8]
  401eb8:	ldr	x1, [x19, #16]
  401ebc:	bl	401940 <sched_getaffinity@plt>
  401ec0:	tbnz	w0, #31, 401ee0 <ferror@plt+0x390>
  401ec4:	mov	w1, #0x1                   	// #1
  401ec8:	mov	x0, x19
  401ecc:	bl	401d18 <ferror@plt+0x1c8>
  401ed0:	b	401e5c <ferror@plt+0x30c>
  401ed4:	mov	w1, #0x1                   	// #1
  401ed8:	ldr	w0, [x19]
  401edc:	bl	401cb0 <ferror@plt+0x160>
  401ee0:	mov	w1, #0x0                   	// #0
  401ee4:	ldr	w0, [x19]
  401ee8:	bl	401cb0 <ferror@plt+0x160>
  401eec:	stp	x29, x30, [sp, #-32]!
  401ef0:	mov	x29, sp
  401ef4:	stp	x19, x20, [sp, #16]
  401ef8:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401efc:	ldr	x20, [x0, #608]
  401f00:	bl	401ae0 <__errno_location@plt>
  401f04:	mov	x19, x0
  401f08:	str	wzr, [x0]
  401f0c:	mov	x0, x20
  401f10:	bl	401b50 <ferror@plt>
  401f14:	cbz	w0, 401f5c <ferror@plt+0x40c>
  401f18:	ldr	w0, [x19]
  401f1c:	cmp	w0, #0x9
  401f20:	b.eq	401f2c <ferror@plt+0x3dc>  // b.none
  401f24:	cmp	w0, #0x20
  401f28:	b.ne	401f88 <ferror@plt+0x438>  // b.any
  401f2c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  401f30:	ldr	x20, [x0, #592]
  401f34:	str	wzr, [x19]
  401f38:	mov	x0, x20
  401f3c:	bl	401b50 <ferror@plt>
  401f40:	cbz	w0, 401fc8 <ferror@plt+0x478>
  401f44:	ldr	w0, [x19]
  401f48:	cmp	w0, #0x9
  401f4c:	b.ne	401ff4 <ferror@plt+0x4a4>  // b.any
  401f50:	ldp	x19, x20, [sp, #16]
  401f54:	ldp	x29, x30, [sp], #32
  401f58:	ret
  401f5c:	mov	x0, x20
  401f60:	bl	401a40 <fflush@plt>
  401f64:	cbnz	w0, 401f18 <ferror@plt+0x3c8>
  401f68:	mov	x0, x20
  401f6c:	bl	4017f0 <fileno@plt>
  401f70:	tbnz	w0, #31, 401f18 <ferror@plt+0x3c8>
  401f74:	bl	401760 <dup@plt>
  401f78:	tbnz	w0, #31, 401f18 <ferror@plt+0x3c8>
  401f7c:	bl	401900 <close@plt>
  401f80:	cbz	w0, 401f2c <ferror@plt+0x3dc>
  401f84:	b	401f18 <ferror@plt+0x3c8>
  401f88:	cbz	w0, 401fac <ferror@plt+0x45c>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401f94:	add	x1, x1, #0x2e0
  401f98:	mov	x0, #0x0                   	// #0
  401f9c:	bl	401a80 <dcgettext@plt>
  401fa0:	bl	4019a0 <warn@plt>
  401fa4:	mov	w0, #0x1                   	// #1
  401fa8:	bl	401700 <_exit@plt>
  401fac:	mov	w2, #0x5                   	// #5
  401fb0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  401fb4:	add	x1, x1, #0x2e0
  401fb8:	mov	x0, #0x0                   	// #0
  401fbc:	bl	401a80 <dcgettext@plt>
  401fc0:	bl	401a60 <warnx@plt>
  401fc4:	b	401fa4 <ferror@plt+0x454>
  401fc8:	mov	x0, x20
  401fcc:	bl	401a40 <fflush@plt>
  401fd0:	cbnz	w0, 401f44 <ferror@plt+0x3f4>
  401fd4:	mov	x0, x20
  401fd8:	bl	4017f0 <fileno@plt>
  401fdc:	tbnz	w0, #31, 401f44 <ferror@plt+0x3f4>
  401fe0:	bl	401760 <dup@plt>
  401fe4:	tbnz	w0, #31, 401f44 <ferror@plt+0x3f4>
  401fe8:	bl	401900 <close@plt>
  401fec:	cbz	w0, 401f50 <ferror@plt+0x400>
  401ff0:	b	401f44 <ferror@plt+0x3f4>
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	bl	401700 <_exit@plt>
  401ffc:	stp	x29, x30, [sp, #-160]!
  402000:	mov	x29, sp
  402004:	stp	x19, x20, [sp, #16]
  402008:	stp	x21, x22, [sp, #32]
  40200c:	stp	x23, x24, [sp, #48]
  402010:	stp	x25, x26, [sp, #64]
  402014:	str	x27, [sp, #80]
  402018:	mov	w19, w0
  40201c:	mov	x20, x1
  402020:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402024:	add	x1, x1, #0x4f0
  402028:	mov	w0, #0x6                   	// #6
  40202c:	bl	401b30 <setlocale@plt>
  402030:	adrp	x21, 405000 <ferror@plt+0x34b0>
  402034:	add	x21, x21, #0x308
  402038:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40203c:	add	x1, x1, #0x2f0
  402040:	mov	x0, x21
  402044:	bl	401860 <bindtextdomain@plt>
  402048:	mov	x0, x21
  40204c:	bl	401960 <textdomain@plt>
  402050:	adrp	x0, 401000 <memcpy@plt-0x6f0>
  402054:	add	x0, x0, #0xeec
  402058:	bl	4051a0 <ferror@plt+0x3650>
  40205c:	stp	xzr, xzr, [sp, #96]
  402060:	stp	xzr, xzr, [sp, #112]
  402064:	stp	xzr, xzr, [sp, #128]
  402068:	add	x27, x20, w19, sxtw #3
  40206c:	sub	x27, x27, #0x8
  402070:	mov	w23, #0x0                   	// #0
  402074:	mov	w25, #0x0                   	// #0
  402078:	adrp	x22, 405000 <ferror@plt+0x34b0>
  40207c:	add	x22, x22, #0x7b0
  402080:	adrp	x21, 405000 <ferror@plt+0x34b0>
  402084:	add	x21, x21, #0x6b0
  402088:	adrp	x26, 405000 <ferror@plt+0x34b0>
  40208c:	add	x26, x26, #0x318
  402090:	mov	w24, #0x1                   	// #1
  402094:	b	4020a4 <ferror@plt+0x554>
  402098:	mov	w23, w24
  40209c:	cmp	w0, #0x61
  4020a0:	b.ne	402280 <ferror@plt+0x730>  // b.any
  4020a4:	mov	x4, #0x0                   	// #0
  4020a8:	mov	x3, x22
  4020ac:	mov	x2, x21
  4020b0:	mov	x1, x20
  4020b4:	mov	w0, w19
  4020b8:	bl	401970 <getopt_long@plt>
  4020bc:	cmn	w0, #0x1
  4020c0:	b.eq	4022b8 <ferror@plt+0x768>  // b.none
  4020c4:	cmp	w0, #0x63
  4020c8:	b.eq	402144 <ferror@plt+0x5f4>  // b.none
  4020cc:	cmp	w0, #0x63
  4020d0:	b.gt	40210c <ferror@plt+0x5bc>
  4020d4:	cmp	w0, #0x56
  4020d8:	b.ne	402098 <ferror@plt+0x548>  // b.any
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4020e4:	add	x1, x1, #0x330
  4020e8:	mov	x0, #0x0                   	// #0
  4020ec:	bl	401a80 <dcgettext@plt>
  4020f0:	adrp	x2, 405000 <ferror@plt+0x34b0>
  4020f4:	add	x2, x2, #0x340
  4020f8:	adrp	x1, 417000 <ferror@plt+0x154b0>
  4020fc:	ldr	x1, [x1, #616]
  402100:	bl	401ad0 <printf@plt>
  402104:	mov	w0, #0x0                   	// #0
  402108:	bl	401750 <exit@plt>
  40210c:	cmp	w0, #0x68
  402110:	b.eq	402154 <ferror@plt+0x604>  // b.none
  402114:	cmp	w0, #0x70
  402118:	b.ne	402280 <ferror@plt+0x730>  // b.any
  40211c:	ldr	x25, [x27]
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x1, x26
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	401a80 <dcgettext@plt>
  402130:	mov	x1, x0
  402134:	mov	x0, x25
  402138:	bl	4030e8 <ferror@plt+0x1598>
  40213c:	mov	w25, w0
  402140:	b	4020a4 <ferror@plt+0x554>
  402144:	ldrb	w0, [sp, #136]
  402148:	orr	w0, w0, #0x1
  40214c:	strb	w0, [sp, #136]
  402150:	b	4020a4 <ferror@plt+0x554>
  402154:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402158:	ldr	x19, [x0, #608]
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402164:	add	x1, x1, #0x358
  402168:	mov	x0, #0x0                   	// #0
  40216c:	bl	401a80 <dcgettext@plt>
  402170:	adrp	x21, 417000 <ferror@plt+0x154b0>
  402174:	ldr	x2, [x21, #616]
  402178:	mov	x1, x0
  40217c:	mov	x0, x19
  402180:	bl	401b00 <fprintf@plt>
  402184:	mov	x1, x19
  402188:	mov	w0, #0xa                   	// #10
  40218c:	bl	4017b0 <fputc@plt>
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402198:	add	x1, x1, #0x398
  40219c:	mov	x0, #0x0                   	// #0
  4021a0:	bl	401a80 <dcgettext@plt>
  4021a4:	mov	x1, x19
  4021a8:	bl	401740 <fputs@plt>
  4021ac:	mov	x1, x19
  4021b0:	mov	w0, #0xa                   	// #10
  4021b4:	bl	4017b0 <fputc@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4021c0:	add	x1, x1, #0x3c8
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401a80 <dcgettext@plt>
  4021cc:	mov	x1, x0
  4021d0:	mov	x0, x19
  4021d4:	bl	401b00 <fprintf@plt>
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4021e0:	add	x1, x1, #0x498
  4021e4:	mov	x0, #0x0                   	// #0
  4021e8:	bl	401a80 <dcgettext@plt>
  4021ec:	mov	x20, x0
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4021f8:	add	x1, x1, #0x4b0
  4021fc:	mov	x0, #0x0                   	// #0
  402200:	bl	401a80 <dcgettext@plt>
  402204:	mov	x4, x0
  402208:	adrp	x3, 405000 <ferror@plt+0x34b0>
  40220c:	add	x3, x3, #0x4c0
  402210:	mov	x2, x20
  402214:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402218:	add	x1, x1, #0x4d0
  40221c:	adrp	x0, 405000 <ferror@plt+0x34b0>
  402220:	add	x0, x0, #0x4e0
  402224:	bl	401ad0 <printf@plt>
  402228:	mov	x1, x19
  40222c:	mov	w0, #0xa                   	// #10
  402230:	bl	4017b0 <fputc@plt>
  402234:	mov	w2, #0x5                   	// #5
  402238:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40223c:	add	x1, x1, #0x4f8
  402240:	mov	x0, #0x0                   	// #0
  402244:	bl	401a80 <dcgettext@plt>
  402248:	ldr	x2, [x21, #616]
  40224c:	mov	x1, x0
  402250:	mov	x0, x19
  402254:	bl	401b00 <fprintf@plt>
  402258:	mov	w2, #0x5                   	// #5
  40225c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402260:	add	x1, x1, #0x658
  402264:	mov	x0, #0x0                   	// #0
  402268:	bl	401a80 <dcgettext@plt>
  40226c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402270:	add	x1, x1, #0x678
  402274:	bl	401ad0 <printf@plt>
  402278:	mov	w0, #0x0                   	// #0
  40227c:	bl	401750 <exit@plt>
  402280:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402284:	ldr	x19, [x0, #592]
  402288:	mov	w2, #0x5                   	// #5
  40228c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402290:	add	x1, x1, #0x688
  402294:	mov	x0, #0x0                   	// #0
  402298:	bl	401a80 <dcgettext@plt>
  40229c:	adrp	x1, 417000 <ferror@plt+0x154b0>
  4022a0:	ldr	x2, [x1, #616]
  4022a4:	mov	x1, x0
  4022a8:	mov	x0, x19
  4022ac:	bl	401b00 <fprintf@plt>
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	bl	401750 <exit@plt>
  4022b8:	cbnz	w25, 402320 <ferror@plt+0x7d0>
  4022bc:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4022c0:	ldr	w0, [x0, #600]
  4022c4:	sub	w0, w19, w0
  4022c8:	cmp	w0, #0x1
  4022cc:	b.gt	402338 <ferror@plt+0x7e8>
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4022d8:	add	x1, x1, #0x6b8
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	bl	401a80 <dcgettext@plt>
  4022e4:	bl	401a60 <warnx@plt>
  4022e8:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4022ec:	ldr	x19, [x0, #592]
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4022f8:	add	x1, x1, #0x688
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	bl	401a80 <dcgettext@plt>
  402304:	adrp	x1, 417000 <ferror@plt+0x154b0>
  402308:	ldr	x2, [x1, #616]
  40230c:	mov	x1, x0
  402310:	mov	x0, x19
  402314:	bl	401b00 <fprintf@plt>
  402318:	mov	w0, #0x1                   	// #1
  40231c:	bl	401750 <exit@plt>
  402320:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402324:	ldr	w0, [x0, #600]
  402328:	sub	w0, w19, w0
  40232c:	sub	w0, w0, #0x1
  402330:	cmp	w0, #0x1
  402334:	b.hi	4022d0 <ferror@plt+0x780>  // b.pmore
  402338:	bl	4043b8 <ferror@plt+0x2868>
  40233c:	mov	w22, w0
  402340:	cmp	w0, #0x0
  402344:	b.le	4023fc <ferror@plt+0x8ac>
  402348:	add	x2, sp, #0x90
  40234c:	add	x1, sp, #0x70
  402350:	bl	404348 <ferror@plt+0x27f8>
  402354:	str	x0, [sp, #104]
  402358:	cbz	x0, 40241c <ferror@plt+0x8cc>
  40235c:	ldr	x21, [sp, #144]
  402360:	mov	x0, #0x7                   	// #7
  402364:	mul	x21, x21, x0
  402368:	str	x21, [sp, #128]
  40236c:	mov	x0, x21
  402370:	bl	401820 <malloc@plt>
  402374:	cmp	x0, #0x0
  402378:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  40237c:	b.ne	402438 <ferror@plt+0x8e8>  // b.any
  402380:	str	x0, [sp, #120]
  402384:	mov	x2, #0x0                   	// #0
  402388:	add	x1, sp, #0x98
  40238c:	mov	w0, w22
  402390:	bl	404348 <ferror@plt+0x27f8>
  402394:	mov	x21, x0
  402398:	cbz	x0, 40244c <ferror@plt+0x8fc>
  40239c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4023a0:	ldr	w0, [x0, #600]
  4023a4:	sub	w19, w19, w0
  4023a8:	cmp	w19, #0x1
  4023ac:	b.eq	40246c <ferror@plt+0x91c>  // b.none
  4023b0:	ldrb	w1, [sp, #136]
  4023b4:	tbz	w1, #0, 402494 <ferror@plt+0x944>
  4023b8:	mov	w3, #0x0                   	// #0
  4023bc:	ldr	x2, [sp, #152]
  4023c0:	mov	x1, x21
  4023c4:	ldr	x0, [x20, w0, sxtw #3]
  4023c8:	bl	404940 <ferror@plt+0x2df0>
  4023cc:	cbz	w0, 402478 <ferror@plt+0x928>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4023d8:	add	x1, x1, #0x728
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	bl	401a80 <dcgettext@plt>
  4023e4:	adrp	x1, 417000 <ferror@plt+0x154b0>
  4023e8:	ldrsw	x1, [x1, #600]
  4023ec:	ldr	x2, [x20, x1, lsl #3]
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	bl	401aa0 <errx@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402404:	add	x1, x1, #0x6c8
  402408:	mov	x0, #0x0                   	// #0
  40240c:	bl	401a80 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401aa0 <errx@plt>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402424:	add	x1, x1, #0x6f0
  402428:	bl	401a80 <dcgettext@plt>
  40242c:	mov	x1, x0
  402430:	mov	w0, #0x1                   	// #1
  402434:	bl	401b20 <err@plt>
  402438:	mov	x2, x21
  40243c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402440:	add	x1, x1, #0x708
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401b20 <err@plt>
  40244c:	mov	w2, #0x5                   	// #5
  402450:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402454:	add	x1, x1, #0x6f0
  402458:	mov	x0, #0x0                   	// #0
  40245c:	bl	401a80 <dcgettext@plt>
  402460:	mov	x1, x0
  402464:	mov	w0, #0x1                   	// #1
  402468:	bl	401b20 <err@plt>
  40246c:	ldrb	w0, [sp, #136]
  402470:	orr	w0, w0, #0x2
  402474:	strb	w0, [sp, #136]
  402478:	cmp	w23, #0x0
  40247c:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  402480:	b.eq	402534 <ferror@plt+0x9e4>  // b.none
  402484:	mov	w0, w25
  402488:	bl	404cac <ferror@plt+0x315c>
  40248c:	mov	x19, x0
  402490:	b	4024e4 <ferror@plt+0x994>
  402494:	ldr	x2, [sp, #152]
  402498:	mov	x1, x21
  40249c:	ldr	x0, [x20, w0, sxtw #3]
  4024a0:	bl	404788 <ferror@plt+0x2c38>
  4024a4:	cbz	w0, 402478 <ferror@plt+0x928>
  4024a8:	mov	w2, #0x5                   	// #5
  4024ac:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4024b0:	add	x1, x1, #0x748
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	bl	401a80 <dcgettext@plt>
  4024bc:	adrp	x1, 417000 <ferror@plt+0x154b0>
  4024c0:	ldrsw	x1, [x1, #600]
  4024c4:	ldr	x2, [x20, x1, lsl #3]
  4024c8:	mov	x1, x0
  4024cc:	mov	w0, #0x1                   	// #1
  4024d0:	bl	401aa0 <errx@plt>
  4024d4:	mov	x2, x21
  4024d8:	ldr	x1, [sp, #152]
  4024dc:	add	x0, sp, #0x60
  4024e0:	bl	401e30 <ferror@plt+0x2e0>
  4024e4:	add	x1, sp, #0x60
  4024e8:	mov	x0, x19
  4024ec:	bl	404d50 <ferror@plt+0x3200>
  4024f0:	cbz	w0, 4024d4 <ferror@plt+0x984>
  4024f4:	mov	x0, x19
  4024f8:	bl	404d1c <ferror@plt+0x31cc>
  4024fc:	ldr	x0, [sp, #120]
  402500:	bl	4019e0 <free@plt>
  402504:	ldr	x0, [sp, #104]
  402508:	bl	4043a4 <ferror@plt+0x2854>
  40250c:	mov	x0, x21
  402510:	bl	4043a4 <ferror@plt+0x2854>
  402514:	mov	w0, #0x0                   	// #0
  402518:	ldp	x19, x20, [sp, #16]
  40251c:	ldp	x21, x22, [sp, #32]
  402520:	ldp	x23, x24, [sp, #48]
  402524:	ldp	x25, x26, [sp, #64]
  402528:	ldr	x27, [sp, #80]
  40252c:	ldp	x29, x30, [sp], #160
  402530:	ret
  402534:	str	w25, [sp, #96]
  402538:	mov	x2, x21
  40253c:	ldr	x1, [sp, #152]
  402540:	add	x0, sp, #0x60
  402544:	bl	401e30 <ferror@plt+0x2e0>
  402548:	ldr	x0, [sp, #120]
  40254c:	bl	4019e0 <free@plt>
  402550:	ldr	x0, [sp, #104]
  402554:	bl	4043a4 <ferror@plt+0x2854>
  402558:	mov	x0, x21
  40255c:	bl	4043a4 <ferror@plt+0x2854>
  402560:	cbnz	w25, 402514 <ferror@plt+0x9c4>
  402564:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402568:	ldrsw	x1, [x0, #600]
  40256c:	add	x1, x1, #0x1
  402570:	lsl	x21, x1, #3
  402574:	add	x1, x20, x1, lsl #3
  402578:	ldr	x0, [x20, x21]
  40257c:	bl	401980 <execvp@plt>
  402580:	bl	401ae0 <__errno_location@plt>
  402584:	ldr	w0, [x0]
  402588:	cmp	w0, #0x2
  40258c:	cset	w19, eq  // eq = none
  402590:	add	w19, w19, #0x7e
  402594:	mov	w2, #0x5                   	// #5
  402598:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40259c:	add	x1, x1, #0x768
  4025a0:	mov	x0, #0x0                   	// #0
  4025a4:	bl	401a80 <dcgettext@plt>
  4025a8:	ldr	x2, [x20, x21]
  4025ac:	mov	x1, x0
  4025b0:	mov	w0, w19
  4025b4:	bl	401b20 <err@plt>
  4025b8:	str	xzr, [x1]
  4025bc:	cbnz	x0, 4025c8 <ferror@plt+0xa78>
  4025c0:	b	402620 <ferror@plt+0xad0>
  4025c4:	add	x0, x0, #0x1
  4025c8:	ldrsb	w2, [x0]
  4025cc:	cmp	w2, #0x2f
  4025d0:	b.ne	4025e0 <ferror@plt+0xa90>  // b.any
  4025d4:	ldrsb	w2, [x0, #1]
  4025d8:	cmp	w2, #0x2f
  4025dc:	b.eq	4025c4 <ferror@plt+0xa74>  // b.none
  4025e0:	ldrsb	w2, [x0]
  4025e4:	cbz	w2, 402624 <ferror@plt+0xad4>
  4025e8:	mov	x2, #0x1                   	// #1
  4025ec:	str	x2, [x1]
  4025f0:	add	x3, x0, x2
  4025f4:	ldrsb	w2, [x0, #1]
  4025f8:	cmp	w2, #0x2f
  4025fc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402600:	b.eq	402620 <ferror@plt+0xad0>  // b.none
  402604:	ldr	x2, [x1]
  402608:	add	x2, x2, #0x1
  40260c:	str	x2, [x1]
  402610:	ldrsb	w2, [x3, #1]!
  402614:	cmp	w2, #0x2f
  402618:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40261c:	b.ne	402604 <ferror@plt+0xab4>  // b.any
  402620:	ret
  402624:	mov	x0, #0x0                   	// #0
  402628:	b	402620 <ferror@plt+0xad0>
  40262c:	stp	x29, x30, [sp, #-80]!
  402630:	mov	x29, sp
  402634:	stp	x19, x20, [sp, #16]
  402638:	stp	x21, x22, [sp, #32]
  40263c:	stp	x23, x24, [sp, #48]
  402640:	mov	x24, x1
  402644:	ldrsb	w1, [x0]
  402648:	cbz	w1, 4026c8 <ferror@plt+0xb78>
  40264c:	str	x25, [sp, #64]
  402650:	mov	x19, #0x1                   	// #1
  402654:	mov	w21, #0x0                   	// #0
  402658:	mov	w23, #0x0                   	// #0
  40265c:	mov	w25, #0x1                   	// #1
  402660:	sub	x22, x0, #0x1
  402664:	b	40267c <ferror@plt+0xb2c>
  402668:	mov	w21, w23
  40266c:	mov	w20, w19
  402670:	add	x19, x19, #0x1
  402674:	ldrsb	w1, [x22, x19]
  402678:	cbz	w1, 4026a8 <ferror@plt+0xb58>
  40267c:	sub	w20, w19, #0x1
  402680:	cbnz	w21, 402668 <ferror@plt+0xb18>
  402684:	cmp	w1, #0x5c
  402688:	b.eq	4026a0 <ferror@plt+0xb50>  // b.none
  40268c:	mov	x0, x24
  402690:	bl	401a30 <strchr@plt>
  402694:	cbz	x0, 40266c <ferror@plt+0xb1c>
  402698:	ldr	x25, [sp, #64]
  40269c:	b	4026ac <ferror@plt+0xb5c>
  4026a0:	mov	w21, w25
  4026a4:	b	40266c <ferror@plt+0xb1c>
  4026a8:	ldr	x25, [sp, #64]
  4026ac:	sub	w0, w20, w21
  4026b0:	sxtw	x0, w0
  4026b4:	ldp	x19, x20, [sp, #16]
  4026b8:	ldp	x21, x22, [sp, #32]
  4026bc:	ldp	x23, x24, [sp, #48]
  4026c0:	ldp	x29, x30, [sp], #80
  4026c4:	ret
  4026c8:	mov	w20, #0x0                   	// #0
  4026cc:	mov	w21, #0x0                   	// #0
  4026d0:	b	4026ac <ferror@plt+0xb5c>
  4026d4:	stp	x29, x30, [sp, #-64]!
  4026d8:	mov	x29, sp
  4026dc:	stp	x19, x20, [sp, #16]
  4026e0:	stp	x21, x22, [sp, #32]
  4026e4:	mov	x19, x0
  4026e8:	mov	x22, x1
  4026ec:	mov	w21, w2
  4026f0:	str	xzr, [sp, #56]
  4026f4:	bl	401ae0 <__errno_location@plt>
  4026f8:	str	wzr, [x0]
  4026fc:	cbz	x19, 40270c <ferror@plt+0xbbc>
  402700:	mov	x20, x0
  402704:	ldrsb	w0, [x19]
  402708:	cbnz	w0, 402728 <ferror@plt+0xbd8>
  40270c:	mov	x3, x19
  402710:	mov	x2, x22
  402714:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402718:	add	x1, x1, #0x870
  40271c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402720:	ldr	w0, [x0, #584]
  402724:	bl	401aa0 <errx@plt>
  402728:	mov	w3, #0x0                   	// #0
  40272c:	mov	w2, w21
  402730:	add	x1, sp, #0x38
  402734:	mov	x0, x19
  402738:	bl	4018b0 <__strtoul_internal@plt>
  40273c:	ldr	w1, [x20]
  402740:	cbnz	w1, 40276c <ferror@plt+0xc1c>
  402744:	ldr	x1, [sp, #56]
  402748:	cmp	x1, x19
  40274c:	b.eq	40270c <ferror@plt+0xbbc>  // b.none
  402750:	cbz	x1, 40275c <ferror@plt+0xc0c>
  402754:	ldrsb	w1, [x1]
  402758:	cbnz	w1, 40270c <ferror@plt+0xbbc>
  40275c:	ldp	x19, x20, [sp, #16]
  402760:	ldp	x21, x22, [sp, #32]
  402764:	ldp	x29, x30, [sp], #64
  402768:	ret
  40276c:	cmp	w1, #0x22
  402770:	b.ne	40270c <ferror@plt+0xbbc>  // b.any
  402774:	mov	x3, x19
  402778:	mov	x2, x22
  40277c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402780:	add	x1, x1, #0x870
  402784:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402788:	ldr	w0, [x0, #584]
  40278c:	bl	401b20 <err@plt>
  402790:	stp	x29, x30, [sp, #-32]!
  402794:	mov	x29, sp
  402798:	stp	x19, x20, [sp, #16]
  40279c:	mov	x20, x0
  4027a0:	mov	x19, x1
  4027a4:	bl	4026d4 <ferror@plt+0xb84>
  4027a8:	mov	x1, #0xffffffff            	// #4294967295
  4027ac:	cmp	x0, x1
  4027b0:	b.hi	4027c0 <ferror@plt+0xc70>  // b.pmore
  4027b4:	ldp	x19, x20, [sp, #16]
  4027b8:	ldp	x29, x30, [sp], #32
  4027bc:	ret
  4027c0:	bl	401ae0 <__errno_location@plt>
  4027c4:	mov	w1, #0x22                  	// #34
  4027c8:	str	w1, [x0]
  4027cc:	mov	x3, x20
  4027d0:	mov	x2, x19
  4027d4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4027d8:	add	x1, x1, #0x870
  4027dc:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4027e0:	ldr	w0, [x0, #584]
  4027e4:	bl	401b20 <err@plt>
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	stp	x19, x20, [sp, #16]
  4027f4:	mov	x20, x0
  4027f8:	mov	x19, x1
  4027fc:	bl	402790 <ferror@plt+0xc40>
  402800:	mov	w1, #0xffff                	// #65535
  402804:	cmp	w0, w1
  402808:	b.hi	402818 <ferror@plt+0xcc8>  // b.pmore
  40280c:	ldp	x19, x20, [sp, #16]
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	bl	401ae0 <__errno_location@plt>
  40281c:	mov	w1, #0x22                  	// #34
  402820:	str	w1, [x0]
  402824:	mov	x3, x20
  402828:	mov	x2, x19
  40282c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402830:	add	x1, x1, #0x870
  402834:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402838:	ldr	w0, [x0, #584]
  40283c:	bl	401b20 <err@plt>
  402840:	adrp	x1, 417000 <ferror@plt+0x154b0>
  402844:	str	w0, [x1, #584]
  402848:	ret
  40284c:	stp	x29, x30, [sp, #-128]!
  402850:	mov	x29, sp
  402854:	stp	x19, x20, [sp, #16]
  402858:	str	xzr, [x1]
  40285c:	cbz	x0, 402c6c <ferror@plt+0x111c>
  402860:	stp	x21, x22, [sp, #32]
  402864:	mov	x19, x0
  402868:	mov	x21, x1
  40286c:	mov	x22, x2
  402870:	ldrsb	w0, [x0]
  402874:	cbz	w0, 402c74 <ferror@plt+0x1124>
  402878:	stp	x23, x24, [sp, #48]
  40287c:	bl	4019b0 <__ctype_b_loc@plt>
  402880:	mov	x24, x0
  402884:	ldr	x4, [x0]
  402888:	mov	x1, x19
  40288c:	ldrsb	w2, [x1]
  402890:	and	x0, x2, #0xff
  402894:	ldrh	w3, [x4, x0, lsl #1]
  402898:	tbz	w3, #13, 4028a4 <ferror@plt+0xd54>
  40289c:	add	x1, x1, #0x1
  4028a0:	b	40288c <ferror@plt+0xd3c>
  4028a4:	cmp	w2, #0x2d
  4028a8:	b.eq	402c98 <ferror@plt+0x1148>  // b.none
  4028ac:	stp	x25, x26, [sp, #64]
  4028b0:	bl	401ae0 <__errno_location@plt>
  4028b4:	mov	x25, x0
  4028b8:	str	wzr, [x0]
  4028bc:	str	xzr, [sp, #120]
  4028c0:	mov	w3, #0x0                   	// #0
  4028c4:	mov	w2, #0x0                   	// #0
  4028c8:	add	x1, sp, #0x78
  4028cc:	mov	x0, x19
  4028d0:	bl	4018b0 <__strtoul_internal@plt>
  4028d4:	mov	x26, x0
  4028d8:	ldr	x20, [sp, #120]
  4028dc:	cmp	x20, x19
  4028e0:	b.eq	40291c <ferror@plt+0xdcc>  // b.none
  4028e4:	ldr	w0, [x25]
  4028e8:	cbz	w0, 4028f8 <ferror@plt+0xda8>
  4028ec:	sub	x1, x26, #0x1
  4028f0:	cmn	x1, #0x3
  4028f4:	b.hi	402938 <ferror@plt+0xde8>  // b.pmore
  4028f8:	cbz	x20, 402c38 <ferror@plt+0x10e8>
  4028fc:	ldrsb	w0, [x20]
  402900:	cbz	w0, 402c40 <ferror@plt+0x10f0>
  402904:	stp	x27, x28, [sp, #80]
  402908:	mov	w19, #0x0                   	// #0
  40290c:	mov	x27, #0x0                   	// #0
  402910:	add	x0, sp, #0x78
  402914:	str	x0, [sp, #104]
  402918:	b	402a24 <ferror@plt+0xed4>
  40291c:	ldr	w0, [x25]
  402920:	mov	w20, #0xffffffea            	// #-22
  402924:	cbnz	w0, 402938 <ferror@plt+0xde8>
  402928:	ldp	x21, x22, [sp, #32]
  40292c:	ldp	x23, x24, [sp, #48]
  402930:	ldp	x25, x26, [sp, #64]
  402934:	b	402c7c <ferror@plt+0x112c>
  402938:	neg	w20, w0
  40293c:	b	402c48 <ferror@plt+0x10f8>
  402940:	ldrsb	w0, [x20, #2]
  402944:	and	w0, w0, #0xffffffdf
  402948:	cmp	w0, #0x42
  40294c:	b.ne	402a44 <ferror@plt+0xef4>  // b.any
  402950:	ldrsb	w0, [x20, #3]
  402954:	cbnz	w0, 402a44 <ferror@plt+0xef4>
  402958:	mov	w23, #0x400                 	// #1024
  40295c:	b	402968 <ferror@plt+0xe18>
  402960:	cbnz	w0, 402a44 <ferror@plt+0xef4>
  402964:	mov	w23, #0x400                 	// #1024
  402968:	ldrsb	w20, [x20]
  40296c:	mov	w1, w20
  402970:	adrp	x0, 405000 <ferror@plt+0x34b0>
  402974:	add	x0, x0, #0x880
  402978:	bl	401a30 <strchr@plt>
  40297c:	cbz	x0, 402b20 <ferror@plt+0xfd0>
  402980:	adrp	x2, 405000 <ferror@plt+0x34b0>
  402984:	add	x2, x2, #0x880
  402988:	sub	x0, x0, x2
  40298c:	add	w2, w0, #0x1
  402990:	cbz	w2, 402d38 <ferror@plt+0x11e8>
  402994:	sxtw	x3, w23
  402998:	umulh	x0, x26, x3
  40299c:	cbnz	x0, 402b68 <ferror@plt+0x1018>
  4029a0:	sub	w1, w2, #0x2
  4029a4:	mul	x26, x26, x3
  4029a8:	cmn	w1, #0x1
  4029ac:	b.eq	402b48 <ferror@plt+0xff8>  // b.none
  4029b0:	umulh	x0, x26, x3
  4029b4:	sub	w1, w1, #0x1
  4029b8:	cbz	x0, 4029a4 <ferror@plt+0xe54>
  4029bc:	mov	w20, #0xffffffde            	// #-34
  4029c0:	b	402b4c <ferror@plt+0xffc>
  4029c4:	ldrsb	w0, [x20]
  4029c8:	cbz	w0, 402cd8 <ferror@plt+0x1188>
  4029cc:	mov	x2, x23
  4029d0:	mov	x1, x20
  4029d4:	mov	x0, x28
  4029d8:	bl	401850 <strncmp@plt>
  4029dc:	cbnz	w0, 402cf0 <ferror@plt+0x11a0>
  4029e0:	add	x1, x20, x23
  4029e4:	ldrsb	w0, [x20, x23]
  4029e8:	cmp	w0, #0x30
  4029ec:	b.ne	402a7c <ferror@plt+0xf2c>  // b.any
  4029f0:	mov	x20, x1
  4029f4:	add	w2, w19, #0x1
  4029f8:	sub	w19, w20, w1
  4029fc:	add	w19, w19, w2
  402a00:	ldrsb	w0, [x20, #1]!
  402a04:	cmp	w0, #0x30
  402a08:	b.eq	4029f8 <ferror@plt+0xea8>  // b.none
  402a0c:	sxtb	x0, w0
  402a10:	ldr	x1, [x24]
  402a14:	ldrh	w0, [x1, x0, lsl #1]
  402a18:	tbnz	w0, #11, 402a84 <ferror@plt+0xf34>
  402a1c:	str	x20, [sp, #120]
  402a20:	ldr	x20, [sp, #120]
  402a24:	ldrsb	w0, [x20, #1]
  402a28:	cmp	w0, #0x69
  402a2c:	b.eq	402940 <ferror@plt+0xdf0>  // b.none
  402a30:	and	w1, w0, #0xffffffdf
  402a34:	cmp	w1, #0x42
  402a38:	b.ne	402960 <ferror@plt+0xe10>  // b.any
  402a3c:	ldrsb	w0, [x20, #2]
  402a40:	cbz	w0, 402b18 <ferror@plt+0xfc8>
  402a44:	bl	4017e0 <localeconv@plt>
  402a48:	cbz	x0, 402ca8 <ferror@plt+0x1158>
  402a4c:	ldr	x28, [x0]
  402a50:	cbz	x28, 402cc0 <ferror@plt+0x1170>
  402a54:	mov	x0, x28
  402a58:	bl	401720 <strlen@plt>
  402a5c:	mov	x23, x0
  402a60:	cbz	x27, 4029c4 <ferror@plt+0xe74>
  402a64:	mov	w20, #0xffffffea            	// #-22
  402a68:	ldp	x21, x22, [sp, #32]
  402a6c:	ldp	x23, x24, [sp, #48]
  402a70:	ldp	x25, x26, [sp, #64]
  402a74:	ldp	x27, x28, [sp, #80]
  402a78:	b	402c7c <ferror@plt+0x112c>
  402a7c:	mov	x20, x1
  402a80:	b	402a0c <ferror@plt+0xebc>
  402a84:	str	wzr, [x25]
  402a88:	str	xzr, [sp, #120]
  402a8c:	mov	w3, #0x0                   	// #0
  402a90:	mov	w2, #0x0                   	// #0
  402a94:	ldr	x1, [sp, #104]
  402a98:	mov	x0, x20
  402a9c:	bl	4018b0 <__strtoul_internal@plt>
  402aa0:	mov	x27, x0
  402aa4:	ldr	x0, [sp, #120]
  402aa8:	cmp	x0, x20
  402aac:	b.eq	402aec <ferror@plt+0xf9c>  // b.none
  402ab0:	ldr	w1, [x25]
  402ab4:	cbz	w1, 402ac4 <ferror@plt+0xf74>
  402ab8:	sub	x2, x27, #0x1
  402abc:	cmn	x2, #0x3
  402ac0:	b.hi	402b0c <ferror@plt+0xfbc>  // b.pmore
  402ac4:	cbz	x27, 402a20 <ferror@plt+0xed0>
  402ac8:	cbz	x0, 402d08 <ferror@plt+0x11b8>
  402acc:	ldrsb	w0, [x0]
  402ad0:	cbnz	w0, 402a20 <ferror@plt+0xed0>
  402ad4:	mov	w20, #0xffffffea            	// #-22
  402ad8:	ldp	x21, x22, [sp, #32]
  402adc:	ldp	x23, x24, [sp, #48]
  402ae0:	ldp	x25, x26, [sp, #64]
  402ae4:	ldp	x27, x28, [sp, #80]
  402ae8:	b	402c7c <ferror@plt+0x112c>
  402aec:	ldr	w1, [x25]
  402af0:	mov	w20, #0xffffffea            	// #-22
  402af4:	cbnz	w1, 402b0c <ferror@plt+0xfbc>
  402af8:	ldp	x21, x22, [sp, #32]
  402afc:	ldp	x23, x24, [sp, #48]
  402b00:	ldp	x25, x26, [sp, #64]
  402b04:	ldp	x27, x28, [sp, #80]
  402b08:	b	402c7c <ferror@plt+0x112c>
  402b0c:	neg	w20, w1
  402b10:	ldp	x27, x28, [sp, #80]
  402b14:	b	402c48 <ferror@plt+0x10f8>
  402b18:	mov	w23, #0x3e8                 	// #1000
  402b1c:	b	402968 <ferror@plt+0xe18>
  402b20:	mov	w1, w20
  402b24:	adrp	x0, 405000 <ferror@plt+0x34b0>
  402b28:	add	x0, x0, #0x890
  402b2c:	bl	401a30 <strchr@plt>
  402b30:	cbz	x0, 402d20 <ferror@plt+0x11d0>
  402b34:	adrp	x2, 405000 <ferror@plt+0x34b0>
  402b38:	add	x2, x2, #0x890
  402b3c:	sub	x0, x0, x2
  402b40:	add	w2, w0, #0x1
  402b44:	b	402990 <ferror@plt+0xe40>
  402b48:	mov	w20, #0x0                   	// #0
  402b4c:	cbz	x22, 402b54 <ferror@plt+0x1004>
  402b50:	str	w2, [x22]
  402b54:	cmp	x27, #0x0
  402b58:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402b5c:	b.ne	402b70 <ferror@plt+0x1020>  // b.any
  402b60:	ldp	x27, x28, [sp, #80]
  402b64:	b	402c44 <ferror@plt+0x10f4>
  402b68:	mov	w20, #0xffffffde            	// #-34
  402b6c:	b	402b4c <ferror@plt+0xffc>
  402b70:	sxtw	x23, w23
  402b74:	sub	w0, w2, #0x2
  402b78:	mov	x4, #0x1                   	// #1
  402b7c:	mul	x4, x4, x23
  402b80:	cmn	w0, #0x1
  402b84:	b.eq	402b94 <ferror@plt+0x1044>  // b.none
  402b88:	umulh	x1, x4, x23
  402b8c:	sub	w0, w0, #0x1
  402b90:	cbz	x1, 402b7c <ferror@plt+0x102c>
  402b94:	cmp	x27, #0xa
  402b98:	b.ls	402be4 <ferror@plt+0x1094>  // b.plast
  402b9c:	mov	x0, #0xa                   	// #10
  402ba0:	add	x0, x0, x0, lsl #2
  402ba4:	lsl	x1, x0, #1
  402ba8:	mov	x0, x1
  402bac:	cmp	x27, x1
  402bb0:	b.hi	402ba0 <ferror@plt+0x1050>  // b.pmore
  402bb4:	cmp	w19, #0x0
  402bb8:	b.le	402bd4 <ferror@plt+0x1084>
  402bbc:	mov	w1, #0x0                   	// #0
  402bc0:	add	x0, x0, x0, lsl #2
  402bc4:	lsl	x0, x0, #1
  402bc8:	add	w1, w1, #0x1
  402bcc:	cmp	w19, w1
  402bd0:	b.ne	402bc0 <ferror@plt+0x1070>  // b.any
  402bd4:	mov	x2, #0x1                   	// #1
  402bd8:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402bdc:	movk	x6, #0xcccd
  402be0:	b	402bf4 <ferror@plt+0x10a4>
  402be4:	mov	x0, #0xa                   	// #10
  402be8:	b	402bb4 <ferror@plt+0x1064>
  402bec:	cmp	x5, #0x9
  402bf0:	b.ls	402c30 <ferror@plt+0x10e0>  // b.plast
  402bf4:	umulh	x3, x27, x6
  402bf8:	lsr	x1, x3, #3
  402bfc:	add	x1, x1, x1, lsl #2
  402c00:	sub	x1, x27, x1, lsl #1
  402c04:	mov	x5, x27
  402c08:	lsr	x27, x3, #3
  402c0c:	mov	x3, x2
  402c10:	add	x2, x2, x2, lsl #2
  402c14:	lsl	x2, x2, #1
  402c18:	cbz	w1, 402bec <ferror@plt+0x109c>
  402c1c:	udiv	x3, x0, x3
  402c20:	udiv	x1, x3, x1
  402c24:	udiv	x1, x4, x1
  402c28:	add	x26, x26, x1
  402c2c:	b	402bec <ferror@plt+0x109c>
  402c30:	ldp	x27, x28, [sp, #80]
  402c34:	b	402c44 <ferror@plt+0x10f4>
  402c38:	mov	w20, #0x0                   	// #0
  402c3c:	b	402c44 <ferror@plt+0x10f4>
  402c40:	mov	w20, #0x0                   	// #0
  402c44:	str	x26, [x21]
  402c48:	tbnz	w20, #31, 402c5c <ferror@plt+0x110c>
  402c4c:	ldp	x21, x22, [sp, #32]
  402c50:	ldp	x23, x24, [sp, #48]
  402c54:	ldp	x25, x26, [sp, #64]
  402c58:	b	402c88 <ferror@plt+0x1138>
  402c5c:	ldp	x21, x22, [sp, #32]
  402c60:	ldp	x23, x24, [sp, #48]
  402c64:	ldp	x25, x26, [sp, #64]
  402c68:	b	402c7c <ferror@plt+0x112c>
  402c6c:	mov	w20, #0xffffffea            	// #-22
  402c70:	b	402c7c <ferror@plt+0x112c>
  402c74:	mov	w20, #0xffffffea            	// #-22
  402c78:	ldp	x21, x22, [sp, #32]
  402c7c:	bl	401ae0 <__errno_location@plt>
  402c80:	neg	w1, w20
  402c84:	str	w1, [x0]
  402c88:	mov	w0, w20
  402c8c:	ldp	x19, x20, [sp, #16]
  402c90:	ldp	x29, x30, [sp], #128
  402c94:	ret
  402c98:	mov	w20, #0xffffffea            	// #-22
  402c9c:	ldp	x21, x22, [sp, #32]
  402ca0:	ldp	x23, x24, [sp, #48]
  402ca4:	b	402c7c <ferror@plt+0x112c>
  402ca8:	mov	w20, #0xffffffea            	// #-22
  402cac:	ldp	x21, x22, [sp, #32]
  402cb0:	ldp	x23, x24, [sp, #48]
  402cb4:	ldp	x25, x26, [sp, #64]
  402cb8:	ldp	x27, x28, [sp, #80]
  402cbc:	b	402c7c <ferror@plt+0x112c>
  402cc0:	mov	w20, #0xffffffea            	// #-22
  402cc4:	ldp	x21, x22, [sp, #32]
  402cc8:	ldp	x23, x24, [sp, #48]
  402ccc:	ldp	x25, x26, [sp, #64]
  402cd0:	ldp	x27, x28, [sp, #80]
  402cd4:	b	402c7c <ferror@plt+0x112c>
  402cd8:	mov	w20, #0xffffffea            	// #-22
  402cdc:	ldp	x21, x22, [sp, #32]
  402ce0:	ldp	x23, x24, [sp, #48]
  402ce4:	ldp	x25, x26, [sp, #64]
  402ce8:	ldp	x27, x28, [sp, #80]
  402cec:	b	402c7c <ferror@plt+0x112c>
  402cf0:	mov	w20, #0xffffffea            	// #-22
  402cf4:	ldp	x21, x22, [sp, #32]
  402cf8:	ldp	x23, x24, [sp, #48]
  402cfc:	ldp	x25, x26, [sp, #64]
  402d00:	ldp	x27, x28, [sp, #80]
  402d04:	b	402c7c <ferror@plt+0x112c>
  402d08:	mov	w20, #0xffffffea            	// #-22
  402d0c:	ldp	x21, x22, [sp, #32]
  402d10:	ldp	x23, x24, [sp, #48]
  402d14:	ldp	x25, x26, [sp, #64]
  402d18:	ldp	x27, x28, [sp, #80]
  402d1c:	b	402c7c <ferror@plt+0x112c>
  402d20:	mov	w20, #0xffffffea            	// #-22
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldp	x23, x24, [sp, #48]
  402d2c:	ldp	x25, x26, [sp, #64]
  402d30:	ldp	x27, x28, [sp, #80]
  402d34:	b	402c7c <ferror@plt+0x112c>
  402d38:	mov	w20, w2
  402d3c:	cbnz	x22, 402b50 <ferror@plt+0x1000>
  402d40:	ldp	x27, x28, [sp, #80]
  402d44:	b	402c44 <ferror@plt+0x10f4>
  402d48:	stp	x29, x30, [sp, #-16]!
  402d4c:	mov	x29, sp
  402d50:	mov	x2, #0x0                   	// #0
  402d54:	bl	40284c <ferror@plt+0xcfc>
  402d58:	ldp	x29, x30, [sp], #16
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-48]!
  402d64:	mov	x29, sp
  402d68:	stp	x19, x20, [sp, #16]
  402d6c:	stp	x21, x22, [sp, #32]
  402d70:	mov	x21, x0
  402d74:	mov	x22, x1
  402d78:	mov	x20, x0
  402d7c:	cbnz	x0, 402d90 <ferror@plt+0x1240>
  402d80:	cbnz	x1, 402db0 <ferror@plt+0x1260>
  402d84:	mov	w0, #0x0                   	// #0
  402d88:	b	402dd0 <ferror@plt+0x1280>
  402d8c:	add	x20, x20, #0x1
  402d90:	ldrsb	w19, [x20]
  402d94:	cbz	w19, 402dac <ferror@plt+0x125c>
  402d98:	bl	4019b0 <__ctype_b_loc@plt>
  402d9c:	and	x19, x19, #0xff
  402da0:	ldr	x2, [x0]
  402da4:	ldrh	w2, [x2, x19, lsl #1]
  402da8:	tbnz	w2, #11, 402d8c <ferror@plt+0x123c>
  402dac:	cbz	x22, 402db4 <ferror@plt+0x1264>
  402db0:	str	x20, [x22]
  402db4:	cmp	x20, #0x0
  402db8:	mov	w0, #0x0                   	// #0
  402dbc:	ccmp	x21, x20, #0x2, ne  // ne = any
  402dc0:	b.cs	402dd0 <ferror@plt+0x1280>  // b.hs, b.nlast
  402dc4:	ldrsb	w0, [x20]
  402dc8:	cmp	w0, #0x0
  402dcc:	cset	w0, eq  // eq = none
  402dd0:	ldp	x19, x20, [sp, #16]
  402dd4:	ldp	x21, x22, [sp, #32]
  402dd8:	ldp	x29, x30, [sp], #48
  402ddc:	ret
  402de0:	stp	x29, x30, [sp, #-48]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	stp	x21, x22, [sp, #32]
  402df0:	mov	x21, x0
  402df4:	mov	x22, x1
  402df8:	mov	x20, x0
  402dfc:	cbnz	x0, 402e10 <ferror@plt+0x12c0>
  402e00:	cbnz	x1, 402e30 <ferror@plt+0x12e0>
  402e04:	mov	w0, #0x0                   	// #0
  402e08:	b	402e50 <ferror@plt+0x1300>
  402e0c:	add	x20, x20, #0x1
  402e10:	ldrsb	w19, [x20]
  402e14:	cbz	w19, 402e2c <ferror@plt+0x12dc>
  402e18:	bl	4019b0 <__ctype_b_loc@plt>
  402e1c:	and	x19, x19, #0xff
  402e20:	ldr	x2, [x0]
  402e24:	ldrh	w2, [x2, x19, lsl #1]
  402e28:	tbnz	w2, #12, 402e0c <ferror@plt+0x12bc>
  402e2c:	cbz	x22, 402e34 <ferror@plt+0x12e4>
  402e30:	str	x20, [x22]
  402e34:	cmp	x20, #0x0
  402e38:	mov	w0, #0x0                   	// #0
  402e3c:	ccmp	x21, x20, #0x2, ne  // ne = any
  402e40:	b.cs	402e50 <ferror@plt+0x1300>  // b.hs, b.nlast
  402e44:	ldrsb	w0, [x20]
  402e48:	cmp	w0, #0x0
  402e4c:	cset	w0, eq  // eq = none
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	ldp	x29, x30, [sp], #48
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-128]!
  402e64:	mov	x29, sp
  402e68:	stp	x19, x20, [sp, #16]
  402e6c:	stp	x21, x22, [sp, #32]
  402e70:	mov	x20, x0
  402e74:	mov	x22, x1
  402e78:	str	x2, [sp, #80]
  402e7c:	str	x3, [sp, #88]
  402e80:	str	x4, [sp, #96]
  402e84:	str	x5, [sp, #104]
  402e88:	str	x6, [sp, #112]
  402e8c:	str	x7, [sp, #120]
  402e90:	add	x0, sp, #0x80
  402e94:	str	x0, [sp, #48]
  402e98:	str	x0, [sp, #56]
  402e9c:	add	x0, sp, #0x50
  402ea0:	str	x0, [sp, #64]
  402ea4:	mov	w0, #0xffffffd0            	// #-48
  402ea8:	str	w0, [sp, #72]
  402eac:	str	wzr, [sp, #76]
  402eb0:	add	x21, sp, #0x80
  402eb4:	b	402f54 <ferror@plt+0x1404>
  402eb8:	add	w0, w3, #0x8
  402ebc:	str	w0, [sp, #72]
  402ec0:	cmp	w0, #0x0
  402ec4:	b.le	402ed8 <ferror@plt+0x1388>
  402ec8:	add	x0, x2, #0xf
  402ecc:	and	x0, x0, #0xfffffffffffffff8
  402ed0:	str	x0, [sp, #48]
  402ed4:	b	402f6c <ferror@plt+0x141c>
  402ed8:	ldr	x1, [x21, w3, sxtw]
  402edc:	cbz	x1, 402f74 <ferror@plt+0x1424>
  402ee0:	cbz	w0, 402f24 <ferror@plt+0x13d4>
  402ee4:	add	w3, w3, #0x10
  402ee8:	str	w3, [sp, #72]
  402eec:	cmp	w3, #0x0
  402ef0:	b.le	402f04 <ferror@plt+0x13b4>
  402ef4:	add	x0, x2, #0xf
  402ef8:	and	x0, x0, #0xfffffffffffffff8
  402efc:	str	x0, [sp, #48]
  402f00:	b	402f30 <ferror@plt+0x13e0>
  402f04:	add	x2, x21, w0, sxtw
  402f08:	b	402f30 <ferror@plt+0x13e0>
  402f0c:	mov	w0, #0x1                   	// #1
  402f10:	ldp	x19, x20, [sp, #16]
  402f14:	ldp	x21, x22, [sp, #32]
  402f18:	ldp	x29, x30, [sp], #128
  402f1c:	ret
  402f20:	ldr	x2, [sp, #48]
  402f24:	add	x0, x2, #0xf
  402f28:	and	x0, x0, #0xfffffffffffffff8
  402f2c:	str	x0, [sp, #48]
  402f30:	ldr	x19, [x2]
  402f34:	cbz	x19, 402f74 <ferror@plt+0x1424>
  402f38:	mov	x0, x20
  402f3c:	bl	401990 <strcmp@plt>
  402f40:	cbz	w0, 402f0c <ferror@plt+0x13bc>
  402f44:	mov	x1, x19
  402f48:	mov	x0, x20
  402f4c:	bl	401990 <strcmp@plt>
  402f50:	cbz	w0, 402f10 <ferror@plt+0x13c0>
  402f54:	ldr	w3, [sp, #72]
  402f58:	ldr	x2, [sp, #48]
  402f5c:	tbnz	w3, #31, 402eb8 <ferror@plt+0x1368>
  402f60:	add	x0, x2, #0xf
  402f64:	and	x0, x0, #0xfffffffffffffff8
  402f68:	str	x0, [sp, #48]
  402f6c:	ldr	x1, [x2]
  402f70:	cbnz	x1, 402f20 <ferror@plt+0x13d0>
  402f74:	mov	x3, x20
  402f78:	mov	x2, x22
  402f7c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  402f80:	add	x1, x1, #0x870
  402f84:	adrp	x0, 417000 <ferror@plt+0x154b0>
  402f88:	ldr	w0, [x0, #584]
  402f8c:	bl	401aa0 <errx@plt>
  402f90:	cbz	x1, 402fc8 <ferror@plt+0x1478>
  402f94:	add	x3, x0, x1
  402f98:	sxtb	w2, w2
  402f9c:	ldrsb	w1, [x0]
  402fa0:	cbz	w1, 402fc0 <ferror@plt+0x1470>
  402fa4:	cmp	w2, w1
  402fa8:	b.eq	402fc4 <ferror@plt+0x1474>  // b.none
  402fac:	add	x0, x0, #0x1
  402fb0:	cmp	x3, x0
  402fb4:	b.ne	402f9c <ferror@plt+0x144c>  // b.any
  402fb8:	mov	x0, #0x0                   	// #0
  402fbc:	b	402fc4 <ferror@plt+0x1474>
  402fc0:	mov	x0, #0x0                   	// #0
  402fc4:	ret
  402fc8:	mov	x0, #0x0                   	// #0
  402fcc:	b	402fc4 <ferror@plt+0x1474>
  402fd0:	stp	x29, x30, [sp, #-16]!
  402fd4:	mov	x29, sp
  402fd8:	mov	w2, #0xa                   	// #10
  402fdc:	bl	4027e8 <ferror@plt+0xc98>
  402fe0:	ldp	x29, x30, [sp], #16
  402fe4:	ret
  402fe8:	stp	x29, x30, [sp, #-16]!
  402fec:	mov	x29, sp
  402ff0:	mov	w2, #0x10                  	// #16
  402ff4:	bl	4027e8 <ferror@plt+0xc98>
  402ff8:	ldp	x29, x30, [sp], #16
  402ffc:	ret
  403000:	stp	x29, x30, [sp, #-16]!
  403004:	mov	x29, sp
  403008:	mov	w2, #0xa                   	// #10
  40300c:	bl	402790 <ferror@plt+0xc40>
  403010:	ldp	x29, x30, [sp], #16
  403014:	ret
  403018:	stp	x29, x30, [sp, #-16]!
  40301c:	mov	x29, sp
  403020:	mov	w2, #0x10                  	// #16
  403024:	bl	402790 <ferror@plt+0xc40>
  403028:	ldp	x29, x30, [sp], #16
  40302c:	ret
  403030:	stp	x29, x30, [sp, #-64]!
  403034:	mov	x29, sp
  403038:	stp	x19, x20, [sp, #16]
  40303c:	str	x21, [sp, #32]
  403040:	mov	x19, x0
  403044:	mov	x21, x1
  403048:	str	xzr, [sp, #56]
  40304c:	bl	401ae0 <__errno_location@plt>
  403050:	str	wzr, [x0]
  403054:	cbz	x19, 403064 <ferror@plt+0x1514>
  403058:	mov	x20, x0
  40305c:	ldrsb	w0, [x19]
  403060:	cbnz	w0, 403080 <ferror@plt+0x1530>
  403064:	mov	x3, x19
  403068:	mov	x2, x21
  40306c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403070:	add	x1, x1, #0x870
  403074:	adrp	x0, 417000 <ferror@plt+0x154b0>
  403078:	ldr	w0, [x0, #584]
  40307c:	bl	401aa0 <errx@plt>
  403080:	mov	w3, #0x0                   	// #0
  403084:	mov	w2, #0xa                   	// #10
  403088:	add	x1, sp, #0x38
  40308c:	mov	x0, x19
  403090:	bl	401840 <__strtol_internal@plt>
  403094:	ldr	w1, [x20]
  403098:	cbnz	w1, 4030c4 <ferror@plt+0x1574>
  40309c:	ldr	x1, [sp, #56]
  4030a0:	cmp	x1, x19
  4030a4:	b.eq	403064 <ferror@plt+0x1514>  // b.none
  4030a8:	cbz	x1, 4030b4 <ferror@plt+0x1564>
  4030ac:	ldrsb	w1, [x1]
  4030b0:	cbnz	w1, 403064 <ferror@plt+0x1514>
  4030b4:	ldp	x19, x20, [sp, #16]
  4030b8:	ldr	x21, [sp, #32]
  4030bc:	ldp	x29, x30, [sp], #64
  4030c0:	ret
  4030c4:	cmp	w1, #0x22
  4030c8:	b.ne	403064 <ferror@plt+0x1514>  // b.any
  4030cc:	mov	x3, x19
  4030d0:	mov	x2, x21
  4030d4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4030d8:	add	x1, x1, #0x870
  4030dc:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4030e0:	ldr	w0, [x0, #584]
  4030e4:	bl	401b20 <err@plt>
  4030e8:	stp	x29, x30, [sp, #-32]!
  4030ec:	mov	x29, sp
  4030f0:	stp	x19, x20, [sp, #16]
  4030f4:	mov	x20, x0
  4030f8:	mov	x19, x1
  4030fc:	bl	403030 <ferror@plt+0x14e0>
  403100:	mov	x2, #0x80000000            	// #2147483648
  403104:	add	x2, x0, x2
  403108:	mov	x1, #0xffffffff            	// #4294967295
  40310c:	cmp	x2, x1
  403110:	b.hi	403120 <ferror@plt+0x15d0>  // b.pmore
  403114:	ldp	x19, x20, [sp, #16]
  403118:	ldp	x29, x30, [sp], #32
  40311c:	ret
  403120:	bl	401ae0 <__errno_location@plt>
  403124:	mov	w1, #0x22                  	// #34
  403128:	str	w1, [x0]
  40312c:	mov	x3, x20
  403130:	mov	x2, x19
  403134:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403138:	add	x1, x1, #0x870
  40313c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  403140:	ldr	w0, [x0, #584]
  403144:	bl	401b20 <err@plt>
  403148:	stp	x29, x30, [sp, #-32]!
  40314c:	mov	x29, sp
  403150:	stp	x19, x20, [sp, #16]
  403154:	mov	x20, x0
  403158:	mov	x19, x1
  40315c:	bl	4030e8 <ferror@plt+0x1598>
  403160:	add	w2, w0, #0x8, lsl #12
  403164:	mov	w1, #0xffff                	// #65535
  403168:	cmp	w2, w1
  40316c:	b.hi	40317c <ferror@plt+0x162c>  // b.pmore
  403170:	ldp	x19, x20, [sp, #16]
  403174:	ldp	x29, x30, [sp], #32
  403178:	ret
  40317c:	bl	401ae0 <__errno_location@plt>
  403180:	mov	w1, #0x22                  	// #34
  403184:	str	w1, [x0]
  403188:	mov	x3, x20
  40318c:	mov	x2, x19
  403190:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403194:	add	x1, x1, #0x870
  403198:	adrp	x0, 417000 <ferror@plt+0x154b0>
  40319c:	ldr	w0, [x0, #584]
  4031a0:	bl	401b20 <err@plt>
  4031a4:	stp	x29, x30, [sp, #-16]!
  4031a8:	mov	x29, sp
  4031ac:	mov	w2, #0xa                   	// #10
  4031b0:	bl	4026d4 <ferror@plt+0xb84>
  4031b4:	ldp	x29, x30, [sp], #16
  4031b8:	ret
  4031bc:	stp	x29, x30, [sp, #-16]!
  4031c0:	mov	x29, sp
  4031c4:	mov	w2, #0x10                  	// #16
  4031c8:	bl	4026d4 <ferror@plt+0xb84>
  4031cc:	ldp	x29, x30, [sp], #16
  4031d0:	ret
  4031d4:	stp	x29, x30, [sp, #-64]!
  4031d8:	mov	x29, sp
  4031dc:	stp	x19, x20, [sp, #16]
  4031e0:	str	x21, [sp, #32]
  4031e4:	mov	x19, x0
  4031e8:	mov	x21, x1
  4031ec:	str	xzr, [sp, #56]
  4031f0:	bl	401ae0 <__errno_location@plt>
  4031f4:	str	wzr, [x0]
  4031f8:	cbz	x19, 403208 <ferror@plt+0x16b8>
  4031fc:	mov	x20, x0
  403200:	ldrsb	w0, [x19]
  403204:	cbnz	w0, 403224 <ferror@plt+0x16d4>
  403208:	mov	x3, x19
  40320c:	mov	x2, x21
  403210:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403214:	add	x1, x1, #0x870
  403218:	adrp	x0, 417000 <ferror@plt+0x154b0>
  40321c:	ldr	w0, [x0, #584]
  403220:	bl	401aa0 <errx@plt>
  403224:	add	x1, sp, #0x38
  403228:	mov	x0, x19
  40322c:	bl	401770 <strtod@plt>
  403230:	ldr	w0, [x20]
  403234:	cbnz	w0, 403260 <ferror@plt+0x1710>
  403238:	ldr	x0, [sp, #56]
  40323c:	cmp	x0, x19
  403240:	b.eq	403208 <ferror@plt+0x16b8>  // b.none
  403244:	cbz	x0, 403250 <ferror@plt+0x1700>
  403248:	ldrsb	w0, [x0]
  40324c:	cbnz	w0, 403208 <ferror@plt+0x16b8>
  403250:	ldp	x19, x20, [sp, #16]
  403254:	ldr	x21, [sp, #32]
  403258:	ldp	x29, x30, [sp], #64
  40325c:	ret
  403260:	cmp	w0, #0x22
  403264:	b.ne	403208 <ferror@plt+0x16b8>  // b.any
  403268:	mov	x3, x19
  40326c:	mov	x2, x21
  403270:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403274:	add	x1, x1, #0x870
  403278:	adrp	x0, 417000 <ferror@plt+0x154b0>
  40327c:	ldr	w0, [x0, #584]
  403280:	bl	401b20 <err@plt>
  403284:	stp	x29, x30, [sp, #-64]!
  403288:	mov	x29, sp
  40328c:	stp	x19, x20, [sp, #16]
  403290:	str	x21, [sp, #32]
  403294:	mov	x19, x0
  403298:	mov	x21, x1
  40329c:	str	xzr, [sp, #56]
  4032a0:	bl	401ae0 <__errno_location@plt>
  4032a4:	str	wzr, [x0]
  4032a8:	cbz	x19, 4032b8 <ferror@plt+0x1768>
  4032ac:	mov	x20, x0
  4032b0:	ldrsb	w0, [x19]
  4032b4:	cbnz	w0, 4032d4 <ferror@plt+0x1784>
  4032b8:	mov	x3, x19
  4032bc:	mov	x2, x21
  4032c0:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4032c4:	add	x1, x1, #0x870
  4032c8:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4032cc:	ldr	w0, [x0, #584]
  4032d0:	bl	401aa0 <errx@plt>
  4032d4:	mov	w2, #0xa                   	// #10
  4032d8:	add	x1, sp, #0x38
  4032dc:	mov	x0, x19
  4032e0:	bl	4019c0 <strtol@plt>
  4032e4:	ldr	w1, [x20]
  4032e8:	cbnz	w1, 403314 <ferror@plt+0x17c4>
  4032ec:	ldr	x1, [sp, #56]
  4032f0:	cmp	x1, x19
  4032f4:	b.eq	4032b8 <ferror@plt+0x1768>  // b.none
  4032f8:	cbz	x1, 403304 <ferror@plt+0x17b4>
  4032fc:	ldrsb	w1, [x1]
  403300:	cbnz	w1, 4032b8 <ferror@plt+0x1768>
  403304:	ldp	x19, x20, [sp, #16]
  403308:	ldr	x21, [sp, #32]
  40330c:	ldp	x29, x30, [sp], #64
  403310:	ret
  403314:	cmp	w1, #0x22
  403318:	b.ne	4032b8 <ferror@plt+0x1768>  // b.any
  40331c:	mov	x3, x19
  403320:	mov	x2, x21
  403324:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403328:	add	x1, x1, #0x870
  40332c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  403330:	ldr	w0, [x0, #584]
  403334:	bl	401b20 <err@plt>
  403338:	stp	x29, x30, [sp, #-64]!
  40333c:	mov	x29, sp
  403340:	stp	x19, x20, [sp, #16]
  403344:	str	x21, [sp, #32]
  403348:	mov	x19, x0
  40334c:	mov	x21, x1
  403350:	str	xzr, [sp, #56]
  403354:	bl	401ae0 <__errno_location@plt>
  403358:	str	wzr, [x0]
  40335c:	cbz	x19, 40336c <ferror@plt+0x181c>
  403360:	mov	x20, x0
  403364:	ldrsb	w0, [x19]
  403368:	cbnz	w0, 403388 <ferror@plt+0x1838>
  40336c:	mov	x3, x19
  403370:	mov	x2, x21
  403374:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403378:	add	x1, x1, #0x870
  40337c:	adrp	x0, 417000 <ferror@plt+0x154b0>
  403380:	ldr	w0, [x0, #584]
  403384:	bl	401aa0 <errx@plt>
  403388:	mov	w2, #0xa                   	// #10
  40338c:	add	x1, sp, #0x38
  403390:	mov	x0, x19
  403394:	bl	401710 <strtoul@plt>
  403398:	ldr	w1, [x20]
  40339c:	cbnz	w1, 4033c8 <ferror@plt+0x1878>
  4033a0:	ldr	x1, [sp, #56]
  4033a4:	cmp	x1, x19
  4033a8:	b.eq	40336c <ferror@plt+0x181c>  // b.none
  4033ac:	cbz	x1, 4033b8 <ferror@plt+0x1868>
  4033b0:	ldrsb	w1, [x1]
  4033b4:	cbnz	w1, 40336c <ferror@plt+0x181c>
  4033b8:	ldp	x19, x20, [sp, #16]
  4033bc:	ldr	x21, [sp, #32]
  4033c0:	ldp	x29, x30, [sp], #64
  4033c4:	ret
  4033c8:	cmp	w1, #0x22
  4033cc:	b.ne	40336c <ferror@plt+0x181c>  // b.any
  4033d0:	mov	x3, x19
  4033d4:	mov	x2, x21
  4033d8:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4033dc:	add	x1, x1, #0x870
  4033e0:	adrp	x0, 417000 <ferror@plt+0x154b0>
  4033e4:	ldr	w0, [x0, #584]
  4033e8:	bl	401b20 <err@plt>
  4033ec:	stp	x29, x30, [sp, #-48]!
  4033f0:	mov	x29, sp
  4033f4:	stp	x19, x20, [sp, #16]
  4033f8:	mov	x20, x0
  4033fc:	mov	x19, x1
  403400:	add	x1, sp, #0x28
  403404:	bl	402d48 <ferror@plt+0x11f8>
  403408:	cbz	w0, 403434 <ferror@plt+0x18e4>
  40340c:	bl	401ae0 <__errno_location@plt>
  403410:	ldr	w0, [x0]
  403414:	cbz	w0, 403444 <ferror@plt+0x18f4>
  403418:	mov	x3, x20
  40341c:	mov	x2, x19
  403420:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403424:	add	x1, x1, #0x870
  403428:	adrp	x0, 417000 <ferror@plt+0x154b0>
  40342c:	ldr	w0, [x0, #584]
  403430:	bl	401b20 <err@plt>
  403434:	ldr	x0, [sp, #40]
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldp	x29, x30, [sp], #48
  403440:	ret
  403444:	mov	x3, x20
  403448:	mov	x2, x19
  40344c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  403450:	add	x1, x1, #0x870
  403454:	adrp	x0, 417000 <ferror@plt+0x154b0>
  403458:	ldr	w0, [x0, #584]
  40345c:	bl	401aa0 <errx@plt>
  403460:	stp	x29, x30, [sp, #-32]!
  403464:	mov	x29, sp
  403468:	str	x19, [sp, #16]
  40346c:	mov	x19, x1
  403470:	mov	x1, x2
  403474:	bl	4031d4 <ferror@plt+0x1684>
  403478:	fcvtzs	d1, d0
  40347c:	str	d1, [x19]
  403480:	scvtf	d1, d1
  403484:	fsub	d0, d0, d1
  403488:	mov	x0, #0x848000000000        	// #145685290680320
  40348c:	movk	x0, #0x412e, lsl #48
  403490:	fmov	d1, x0
  403494:	fmul	d0, d0, d1
  403498:	fcvtzs	d0, d0
  40349c:	str	d0, [x19, #8]
  4034a0:	ldr	x19, [sp, #16]
  4034a4:	ldp	x29, x30, [sp], #32
  4034a8:	ret
  4034ac:	mov	w2, w0
  4034b0:	mov	x0, x1
  4034b4:	and	w1, w2, #0xf000
  4034b8:	cmp	w1, #0x4, lsl #12
  4034bc:	b.eq	403504 <ferror@plt+0x19b4>  // b.none
  4034c0:	cmp	w1, #0xa, lsl #12
  4034c4:	b.eq	403630 <ferror@plt+0x1ae0>  // b.none
  4034c8:	cmp	w1, #0x2, lsl #12
  4034cc:	b.eq	403640 <ferror@plt+0x1af0>  // b.none
  4034d0:	cmp	w1, #0x6, lsl #12
  4034d4:	b.eq	403650 <ferror@plt+0x1b00>  // b.none
  4034d8:	cmp	w1, #0xc, lsl #12
  4034dc:	b.eq	403660 <ferror@plt+0x1b10>  // b.none
  4034e0:	cmp	w1, #0x1, lsl #12
  4034e4:	b.eq	403670 <ferror@plt+0x1b20>  // b.none
  4034e8:	mov	w3, #0x0                   	// #0
  4034ec:	cmp	w1, #0x8, lsl #12
  4034f0:	b.ne	403510 <ferror@plt+0x19c0>  // b.any
  4034f4:	mov	w1, #0x2d                  	// #45
  4034f8:	strb	w1, [x0]
  4034fc:	mov	w3, #0x1                   	// #1
  403500:	b	403510 <ferror@plt+0x19c0>
  403504:	mov	w1, #0x64                  	// #100
  403508:	strb	w1, [x0]
  40350c:	mov	w3, #0x1                   	// #1
  403510:	tst	x2, #0x100
  403514:	mov	w1, #0x72                  	// #114
  403518:	mov	w4, #0x2d                  	// #45
  40351c:	csel	w1, w1, w4, ne  // ne = any
  403520:	add	w4, w3, #0x1
  403524:	and	x5, x3, #0xffff
  403528:	strb	w1, [x0, x5]
  40352c:	tst	x2, #0x80
  403530:	mov	w5, #0x77                  	// #119
  403534:	mov	w1, #0x2d                  	// #45
  403538:	csel	w5, w5, w1, ne  // ne = any
  40353c:	add	w1, w3, #0x2
  403540:	and	w1, w1, #0xffff
  403544:	and	x4, x4, #0x3
  403548:	strb	w5, [x0, x4]
  40354c:	tbz	w2, #11, 403680 <ferror@plt+0x1b30>
  403550:	tst	x2, #0x40
  403554:	mov	w5, #0x73                  	// #115
  403558:	mov	w4, #0x53                  	// #83
  40355c:	csel	w5, w5, w4, ne  // ne = any
  403560:	add	w4, w3, #0x3
  403564:	and	x1, x1, #0xffff
  403568:	strb	w5, [x0, x1]
  40356c:	tst	x2, #0x20
  403570:	mov	w5, #0x72                  	// #114
  403574:	mov	w1, #0x2d                  	// #45
  403578:	csel	w5, w5, w1, ne  // ne = any
  40357c:	add	w1, w3, #0x4
  403580:	and	x4, x4, #0x7
  403584:	strb	w5, [x0, x4]
  403588:	tst	x2, #0x10
  40358c:	mov	w5, #0x77                  	// #119
  403590:	mov	w4, #0x2d                  	// #45
  403594:	csel	w5, w5, w4, ne  // ne = any
  403598:	add	w4, w3, #0x5
  40359c:	and	w4, w4, #0xffff
  4035a0:	and	x1, x1, #0xf
  4035a4:	strb	w5, [x0, x1]
  4035a8:	tbz	w2, #10, 403694 <ferror@plt+0x1b44>
  4035ac:	tst	x2, #0x8
  4035b0:	mov	w5, #0x73                  	// #115
  4035b4:	mov	w1, #0x53                  	// #83
  4035b8:	csel	w5, w5, w1, ne  // ne = any
  4035bc:	add	w1, w3, #0x6
  4035c0:	and	x4, x4, #0xffff
  4035c4:	strb	w5, [x0, x4]
  4035c8:	tst	x2, #0x4
  4035cc:	mov	w5, #0x72                  	// #114
  4035d0:	mov	w4, #0x2d                  	// #45
  4035d4:	csel	w5, w5, w4, ne  // ne = any
  4035d8:	add	w4, w3, #0x7
  4035dc:	and	x1, x1, #0xf
  4035e0:	strb	w5, [x0, x1]
  4035e4:	tst	x2, #0x2
  4035e8:	mov	w5, #0x77                  	// #119
  4035ec:	mov	w1, #0x2d                  	// #45
  4035f0:	csel	w5, w5, w1, ne  // ne = any
  4035f4:	add	w1, w3, #0x8
  4035f8:	and	w1, w1, #0xffff
  4035fc:	and	x4, x4, #0xf
  403600:	strb	w5, [x0, x4]
  403604:	tbz	w2, #9, 4036a8 <ferror@plt+0x1b58>
  403608:	tst	x2, #0x1
  40360c:	mov	w2, #0x74                  	// #116
  403610:	mov	w4, #0x54                  	// #84
  403614:	csel	w2, w2, w4, ne  // ne = any
  403618:	and	x1, x1, #0xffff
  40361c:	strb	w2, [x0, x1]
  403620:	add	w3, w3, #0x9
  403624:	and	x3, x3, #0xffff
  403628:	strb	wzr, [x0, x3]
  40362c:	ret
  403630:	mov	w1, #0x6c                  	// #108
  403634:	strb	w1, [x0]
  403638:	mov	w3, #0x1                   	// #1
  40363c:	b	403510 <ferror@plt+0x19c0>
  403640:	mov	w1, #0x63                  	// #99
  403644:	strb	w1, [x0]
  403648:	mov	w3, #0x1                   	// #1
  40364c:	b	403510 <ferror@plt+0x19c0>
  403650:	mov	w1, #0x62                  	// #98
  403654:	strb	w1, [x0]
  403658:	mov	w3, #0x1                   	// #1
  40365c:	b	403510 <ferror@plt+0x19c0>
  403660:	mov	w1, #0x73                  	// #115
  403664:	strb	w1, [x0]
  403668:	mov	w3, #0x1                   	// #1
  40366c:	b	403510 <ferror@plt+0x19c0>
  403670:	mov	w1, #0x70                  	// #112
  403674:	strb	w1, [x0]
  403678:	mov	w3, #0x1                   	// #1
  40367c:	b	403510 <ferror@plt+0x19c0>
  403680:	tst	x2, #0x40
  403684:	mov	w5, #0x78                  	// #120
  403688:	mov	w4, #0x2d                  	// #45
  40368c:	csel	w5, w5, w4, ne  // ne = any
  403690:	b	403560 <ferror@plt+0x1a10>
  403694:	tst	x2, #0x8
  403698:	mov	w5, #0x78                  	// #120
  40369c:	mov	w1, #0x2d                  	// #45
  4036a0:	csel	w5, w5, w1, ne  // ne = any
  4036a4:	b	4035bc <ferror@plt+0x1a6c>
  4036a8:	tst	x2, #0x1
  4036ac:	mov	w2, #0x78                  	// #120
  4036b0:	mov	w4, #0x2d                  	// #45
  4036b4:	csel	w2, w2, w4, ne  // ne = any
  4036b8:	b	403618 <ferror@plt+0x1ac8>
  4036bc:	stp	x29, x30, [sp, #-80]!
  4036c0:	mov	x29, sp
  4036c4:	stp	x19, x20, [sp, #16]
  4036c8:	add	x5, sp, #0x28
  4036cc:	tbz	w0, #1, 4036dc <ferror@plt+0x1b8c>
  4036d0:	mov	w2, #0x20                  	// #32
  4036d4:	strb	w2, [sp, #40]
  4036d8:	add	x5, sp, #0x29
  4036dc:	cmp	x1, #0x3ff
  4036e0:	b.ls	403870 <ferror@plt+0x1d20>  // b.plast
  4036e4:	mov	x2, #0xfffff               	// #1048575
  4036e8:	cmp	x1, x2
  4036ec:	b.ls	403788 <ferror@plt+0x1c38>  // b.plast
  4036f0:	mov	x2, #0x3fffffff            	// #1073741823
  4036f4:	cmp	x1, x2
  4036f8:	b.ls	403790 <ferror@plt+0x1c40>  // b.plast
  4036fc:	mov	x2, #0xffffffffff          	// #1099511627775
  403700:	cmp	x1, x2
  403704:	b.ls	403798 <ferror@plt+0x1c48>  // b.plast
  403708:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  40370c:	cmp	x1, x2
  403710:	b.ls	4037a0 <ferror@plt+0x1c50>  // b.plast
  403714:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403718:	cmp	x1, x2
  40371c:	mov	w19, #0x3c                  	// #60
  403720:	mov	w2, #0x46                  	// #70
  403724:	csel	w19, w19, w2, ls  // ls = plast
  403728:	sub	w4, w19, #0xa
  40372c:	mov	w3, #0x6667                	// #26215
  403730:	movk	w3, #0x6666, lsl #16
  403734:	smull	x3, w4, w3
  403738:	asr	x3, x3, #34
  40373c:	sub	w3, w3, w4, asr #31
  403740:	adrp	x2, 405000 <ferror@plt+0x34b0>
  403744:	add	x2, x2, #0x8a8
  403748:	ldrsb	w3, [x2, w3, sxtw]
  40374c:	lsr	x20, x1, x4
  403750:	mov	x2, #0xffffffffffffffff    	// #-1
  403754:	lsl	x2, x2, x4
  403758:	bic	x1, x1, x2
  40375c:	strb	w3, [x5]
  403760:	and	w2, w0, #0x1
  403764:	cmp	w3, #0x42
  403768:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40376c:	b.eq	403884 <ferror@plt+0x1d34>  // b.none
  403770:	mov	w2, #0x69                  	// #105
  403774:	strb	w2, [x5, #1]
  403778:	add	x2, x5, #0x3
  40377c:	mov	w3, #0x42                  	// #66
  403780:	strb	w3, [x5, #2]
  403784:	b	403888 <ferror@plt+0x1d38>
  403788:	mov	w19, #0x14                  	// #20
  40378c:	b	403728 <ferror@plt+0x1bd8>
  403790:	mov	w19, #0x1e                  	// #30
  403794:	b	403728 <ferror@plt+0x1bd8>
  403798:	mov	w19, #0x28                  	// #40
  40379c:	b	403728 <ferror@plt+0x1bd8>
  4037a0:	mov	w19, #0x32                  	// #50
  4037a4:	b	403728 <ferror@plt+0x1bd8>
  4037a8:	sub	w19, w19, #0x14
  4037ac:	lsr	x19, x1, x19
  4037b0:	add	x19, x19, #0x32
  4037b4:	lsr	x19, x19, #2
  4037b8:	mov	x0, #0xf5c3                	// #62915
  4037bc:	movk	x0, #0x5c28, lsl #16
  4037c0:	movk	x0, #0xc28f, lsl #32
  4037c4:	movk	x0, #0x28f5, lsl #48
  4037c8:	umulh	x19, x19, x0
  4037cc:	lsr	x19, x19, #2
  4037d0:	cmp	x19, #0xa
  4037d4:	b.eq	403824 <ferror@plt+0x1cd4>  // b.none
  4037d8:	cbz	x19, 403828 <ferror@plt+0x1cd8>
  4037dc:	bl	4017e0 <localeconv@plt>
  4037e0:	cbz	x0, 403858 <ferror@plt+0x1d08>
  4037e4:	ldr	x4, [x0]
  4037e8:	cbz	x4, 403864 <ferror@plt+0x1d14>
  4037ec:	ldrsb	w1, [x4]
  4037f0:	adrp	x0, 405000 <ferror@plt+0x34b0>
  4037f4:	add	x0, x0, #0x8a0
  4037f8:	cmp	w1, #0x0
  4037fc:	csel	x4, x0, x4, eq  // eq = none
  403800:	add	x6, sp, #0x28
  403804:	mov	x5, x19
  403808:	mov	w3, w20
  40380c:	adrp	x2, 405000 <ferror@plt+0x34b0>
  403810:	add	x2, x2, #0x8b0
  403814:	mov	x1, #0x20                  	// #32
  403818:	add	x0, sp, #0x30
  40381c:	bl	4017d0 <snprintf@plt>
  403820:	b	403844 <ferror@plt+0x1cf4>
  403824:	add	w20, w20, #0x1
  403828:	add	x4, sp, #0x28
  40382c:	mov	w3, w20
  403830:	adrp	x2, 405000 <ferror@plt+0x34b0>
  403834:	add	x2, x2, #0x8c0
  403838:	mov	x1, #0x20                  	// #32
  40383c:	add	x0, sp, #0x30
  403840:	bl	4017d0 <snprintf@plt>
  403844:	add	x0, sp, #0x30
  403848:	bl	4018e0 <strdup@plt>
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x29, x30, [sp], #80
  403854:	ret
  403858:	adrp	x4, 405000 <ferror@plt+0x34b0>
  40385c:	add	x4, x4, #0x8a0
  403860:	b	403800 <ferror@plt+0x1cb0>
  403864:	adrp	x4, 405000 <ferror@plt+0x34b0>
  403868:	add	x4, x4, #0x8a0
  40386c:	b	403800 <ferror@plt+0x1cb0>
  403870:	mov	w20, w1
  403874:	mov	w1, #0x42                  	// #66
  403878:	strb	w1, [x5]
  40387c:	mov	w19, #0xa                   	// #10
  403880:	mov	x1, #0x0                   	// #0
  403884:	add	x2, x5, #0x1
  403888:	strb	wzr, [x2]
  40388c:	cbz	x1, 403828 <ferror@plt+0x1cd8>
  403890:	tbz	w0, #2, 4037a8 <ferror@plt+0x1c58>
  403894:	sub	w19, w19, #0x14
  403898:	lsr	x19, x1, x19
  40389c:	add	x19, x19, #0x5
  4038a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4038a4:	movk	x0, #0xcccd
  4038a8:	umulh	x19, x19, x0
  4038ac:	lsr	x19, x19, #3
  4038b0:	umulh	x0, x19, x0
  4038b4:	lsr	x0, x0, #3
  4038b8:	add	x0, x0, x0, lsl #2
  4038bc:	cmp	x19, x0, lsl #1
  4038c0:	b.ne	4037d8 <ferror@plt+0x1c88>  // b.any
  4038c4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4038c8:	movk	x0, #0xcccd
  4038cc:	umulh	x19, x19, x0
  4038d0:	lsr	x19, x19, #3
  4038d4:	b	4037d8 <ferror@plt+0x1c88>
  4038d8:	cbz	x0, 4039b8 <ferror@plt+0x1e68>
  4038dc:	stp	x29, x30, [sp, #-64]!
  4038e0:	mov	x29, sp
  4038e4:	stp	x19, x20, [sp, #16]
  4038e8:	stp	x21, x22, [sp, #32]
  4038ec:	stp	x23, x24, [sp, #48]
  4038f0:	mov	x19, x0
  4038f4:	mov	x24, x1
  4038f8:	mov	x22, x2
  4038fc:	mov	x23, x3
  403900:	ldrsb	w4, [x0]
  403904:	cbz	w4, 4039c0 <ferror@plt+0x1e70>
  403908:	cmp	x1, #0x0
  40390c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403910:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403914:	b.eq	4039c8 <ferror@plt+0x1e78>  // b.none
  403918:	mov	x21, #0x0                   	// #0
  40391c:	mov	x0, #0x0                   	// #0
  403920:	b	403978 <ferror@plt+0x1e28>
  403924:	ldrsb	w1, [x19, #1]
  403928:	mov	x20, x19
  40392c:	cbnz	w1, 403934 <ferror@plt+0x1de4>
  403930:	add	x20, x19, #0x1
  403934:	cmp	x0, #0x0
  403938:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40393c:	b.eq	403970 <ferror@plt+0x1e20>  // b.none
  403940:	cmp	x0, x20
  403944:	b.cs	4039d8 <ferror@plt+0x1e88>  // b.hs, b.nlast
  403948:	sub	x1, x20, x0
  40394c:	blr	x23
  403950:	cmn	w0, #0x1
  403954:	b.eq	4039a4 <ferror@plt+0x1e54>  // b.none
  403958:	add	x1, x21, #0x1
  40395c:	str	w0, [x24, x21, lsl #2]
  403960:	ldrsb	w0, [x20]
  403964:	cbz	w0, 40399c <ferror@plt+0x1e4c>
  403968:	mov	x21, x1
  40396c:	mov	x0, #0x0                   	// #0
  403970:	ldrsb	w4, [x19, #1]!
  403974:	cbz	w4, 4039a0 <ferror@plt+0x1e50>
  403978:	cmp	x22, x21
  40397c:	b.ls	4039d0 <ferror@plt+0x1e80>  // b.plast
  403980:	cmp	x0, #0x0
  403984:	csel	x0, x0, x19, ne  // ne = any
  403988:	cmp	w4, #0x2c
  40398c:	b.eq	403924 <ferror@plt+0x1dd4>  // b.none
  403990:	ldrsb	w1, [x19, #1]
  403994:	cbz	w1, 403930 <ferror@plt+0x1de0>
  403998:	b	403970 <ferror@plt+0x1e20>
  40399c:	mov	x21, x1
  4039a0:	mov	w0, w21
  4039a4:	ldp	x19, x20, [sp, #16]
  4039a8:	ldp	x21, x22, [sp, #32]
  4039ac:	ldp	x23, x24, [sp, #48]
  4039b0:	ldp	x29, x30, [sp], #64
  4039b4:	ret
  4039b8:	mov	w0, #0xffffffff            	// #-1
  4039bc:	ret
  4039c0:	mov	w0, #0xffffffff            	// #-1
  4039c4:	b	4039a4 <ferror@plt+0x1e54>
  4039c8:	mov	w0, #0xffffffff            	// #-1
  4039cc:	b	4039a4 <ferror@plt+0x1e54>
  4039d0:	mov	w0, #0xfffffffe            	// #-2
  4039d4:	b	4039a4 <ferror@plt+0x1e54>
  4039d8:	mov	w0, #0xffffffff            	// #-1
  4039dc:	b	4039a4 <ferror@plt+0x1e54>
  4039e0:	cbz	x0, 403a58 <ferror@plt+0x1f08>
  4039e4:	stp	x29, x30, [sp, #-32]!
  4039e8:	mov	x29, sp
  4039ec:	str	x19, [sp, #16]
  4039f0:	mov	x19, x3
  4039f4:	mov	x3, x4
  4039f8:	ldrsb	w4, [x0]
  4039fc:	cmp	x19, #0x0
  403a00:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403a04:	b.eq	403a60 <ferror@plt+0x1f10>  // b.none
  403a08:	ldr	x5, [x19]
  403a0c:	cmp	x5, x2
  403a10:	b.hi	403a68 <ferror@plt+0x1f18>  // b.pmore
  403a14:	cmp	w4, #0x2b
  403a18:	b.eq	403a50 <ferror@plt+0x1f00>  // b.none
  403a1c:	str	xzr, [x19]
  403a20:	ldr	x4, [x19]
  403a24:	sub	x2, x2, x4
  403a28:	add	x1, x1, x4, lsl #2
  403a2c:	bl	4038d8 <ferror@plt+0x1d88>
  403a30:	cmp	w0, #0x0
  403a34:	b.le	403a44 <ferror@plt+0x1ef4>
  403a38:	ldr	x1, [x19]
  403a3c:	add	x1, x1, w0, sxtw
  403a40:	str	x1, [x19]
  403a44:	ldr	x19, [sp, #16]
  403a48:	ldp	x29, x30, [sp], #32
  403a4c:	ret
  403a50:	add	x0, x0, #0x1
  403a54:	b	403a20 <ferror@plt+0x1ed0>
  403a58:	mov	w0, #0xffffffff            	// #-1
  403a5c:	ret
  403a60:	mov	w0, #0xffffffff            	// #-1
  403a64:	b	403a44 <ferror@plt+0x1ef4>
  403a68:	mov	w0, #0xffffffff            	// #-1
  403a6c:	b	403a44 <ferror@plt+0x1ef4>
  403a70:	cmp	x2, #0x0
  403a74:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403a78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a7c:	b.eq	403b58 <ferror@plt+0x2008>  // b.none
  403a80:	stp	x29, x30, [sp, #-64]!
  403a84:	mov	x29, sp
  403a88:	stp	x19, x20, [sp, #16]
  403a8c:	stp	x21, x22, [sp, #32]
  403a90:	str	x23, [sp, #48]
  403a94:	mov	x19, x0
  403a98:	mov	x21, x1
  403a9c:	mov	x22, x2
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	mov	w23, #0x1                   	// #1
  403aa8:	b	403b1c <ferror@plt+0x1fcc>
  403aac:	ldrsb	w1, [x19, #1]
  403ab0:	mov	x20, x19
  403ab4:	cbnz	w1, 403abc <ferror@plt+0x1f6c>
  403ab8:	add	x20, x19, #0x1
  403abc:	cmp	x0, #0x0
  403ac0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403ac4:	b.eq	403b18 <ferror@plt+0x1fc8>  // b.none
  403ac8:	cmp	x0, x20
  403acc:	b.cs	403b60 <ferror@plt+0x2010>  // b.hs, b.nlast
  403ad0:	sub	x1, x20, x0
  403ad4:	blr	x22
  403ad8:	tbnz	w0, #31, 403b44 <ferror@plt+0x1ff4>
  403adc:	add	w1, w0, #0x7
  403ae0:	cmp	w0, #0x0
  403ae4:	csel	w1, w1, w0, lt  // lt = tstop
  403ae8:	asr	w1, w1, #3
  403aec:	negs	w3, w0
  403af0:	and	w0, w0, #0x7
  403af4:	and	w3, w3, #0x7
  403af8:	csneg	w0, w0, w3, mi  // mi = first
  403afc:	lsl	w3, w23, w0
  403b00:	ldrb	w0, [x21, w1, sxtw]
  403b04:	orr	w3, w3, w0
  403b08:	strb	w3, [x21, w1, sxtw]
  403b0c:	ldrsb	w0, [x20]
  403b10:	cbz	w0, 403b68 <ferror@plt+0x2018>
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	add	x19, x19, #0x1
  403b1c:	ldrsb	w1, [x19]
  403b20:	cbz	w1, 403b40 <ferror@plt+0x1ff0>
  403b24:	cmp	x0, #0x0
  403b28:	csel	x0, x0, x19, ne  // ne = any
  403b2c:	cmp	w1, #0x2c
  403b30:	b.eq	403aac <ferror@plt+0x1f5c>  // b.none
  403b34:	ldrsb	w1, [x19, #1]
  403b38:	cbz	w1, 403ab8 <ferror@plt+0x1f68>
  403b3c:	b	403b18 <ferror@plt+0x1fc8>
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	ldp	x19, x20, [sp, #16]
  403b48:	ldp	x21, x22, [sp, #32]
  403b4c:	ldr	x23, [sp, #48]
  403b50:	ldp	x29, x30, [sp], #64
  403b54:	ret
  403b58:	mov	w0, #0xffffffea            	// #-22
  403b5c:	ret
  403b60:	mov	w0, #0xffffffff            	// #-1
  403b64:	b	403b44 <ferror@plt+0x1ff4>
  403b68:	mov	w0, #0x0                   	// #0
  403b6c:	b	403b44 <ferror@plt+0x1ff4>
  403b70:	cmp	x2, #0x0
  403b74:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403b78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403b7c:	b.eq	403c28 <ferror@plt+0x20d8>  // b.none
  403b80:	stp	x29, x30, [sp, #-48]!
  403b84:	mov	x29, sp
  403b88:	stp	x19, x20, [sp, #16]
  403b8c:	stp	x21, x22, [sp, #32]
  403b90:	mov	x19, x0
  403b94:	mov	x21, x1
  403b98:	mov	x22, x2
  403b9c:	mov	x0, #0x0                   	// #0
  403ba0:	b	403bf0 <ferror@plt+0x20a0>
  403ba4:	ldrsb	w1, [x19, #1]
  403ba8:	mov	x20, x19
  403bac:	cbnz	w1, 403bb4 <ferror@plt+0x2064>
  403bb0:	add	x20, x19, #0x1
  403bb4:	cmp	x0, #0x0
  403bb8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403bbc:	b.eq	403bec <ferror@plt+0x209c>  // b.none
  403bc0:	cmp	x0, x20
  403bc4:	b.cs	403c30 <ferror@plt+0x20e0>  // b.hs, b.nlast
  403bc8:	sub	x1, x20, x0
  403bcc:	blr	x22
  403bd0:	tbnz	x0, #63, 403c18 <ferror@plt+0x20c8>
  403bd4:	ldr	x3, [x21]
  403bd8:	orr	x0, x3, x0
  403bdc:	str	x0, [x21]
  403be0:	ldrsb	w0, [x20]
  403be4:	cbz	w0, 403c38 <ferror@plt+0x20e8>
  403be8:	mov	x0, #0x0                   	// #0
  403bec:	add	x19, x19, #0x1
  403bf0:	ldrsb	w3, [x19]
  403bf4:	cbz	w3, 403c14 <ferror@plt+0x20c4>
  403bf8:	cmp	x0, #0x0
  403bfc:	csel	x0, x0, x19, ne  // ne = any
  403c00:	cmp	w3, #0x2c
  403c04:	b.eq	403ba4 <ferror@plt+0x2054>  // b.none
  403c08:	ldrsb	w1, [x19, #1]
  403c0c:	cbz	w1, 403bb0 <ferror@plt+0x2060>
  403c10:	b	403bec <ferror@plt+0x209c>
  403c14:	mov	w0, #0x0                   	// #0
  403c18:	ldp	x19, x20, [sp, #16]
  403c1c:	ldp	x21, x22, [sp, #32]
  403c20:	ldp	x29, x30, [sp], #48
  403c24:	ret
  403c28:	mov	w0, #0xffffffea            	// #-22
  403c2c:	ret
  403c30:	mov	w0, #0xffffffff            	// #-1
  403c34:	b	403c18 <ferror@plt+0x20c8>
  403c38:	mov	w0, #0x0                   	// #0
  403c3c:	b	403c18 <ferror@plt+0x20c8>
  403c40:	stp	x29, x30, [sp, #-80]!
  403c44:	mov	x29, sp
  403c48:	str	xzr, [sp, #72]
  403c4c:	cbz	x0, 403d98 <ferror@plt+0x2248>
  403c50:	stp	x19, x20, [sp, #16]
  403c54:	stp	x21, x22, [sp, #32]
  403c58:	str	x23, [sp, #48]
  403c5c:	mov	x19, x0
  403c60:	mov	x23, x1
  403c64:	mov	x20, x2
  403c68:	mov	w21, w3
  403c6c:	str	w3, [x1]
  403c70:	str	w3, [x2]
  403c74:	bl	401ae0 <__errno_location@plt>
  403c78:	mov	x22, x0
  403c7c:	str	wzr, [x0]
  403c80:	ldrsb	w0, [x19]
  403c84:	cmp	w0, #0x3a
  403c88:	b.eq	403ce4 <ferror@plt+0x2194>  // b.none
  403c8c:	mov	w2, #0xa                   	// #10
  403c90:	add	x1, sp, #0x48
  403c94:	mov	x0, x19
  403c98:	bl	4019c0 <strtol@plt>
  403c9c:	str	w0, [x23]
  403ca0:	str	w0, [x20]
  403ca4:	ldr	w0, [x22]
  403ca8:	cbnz	w0, 403dc8 <ferror@plt+0x2278>
  403cac:	ldr	x1, [sp, #72]
  403cb0:	cmp	x1, #0x0
  403cb4:	ccmp	x1, x19, #0x4, ne  // ne = any
  403cb8:	b.eq	403ddc <ferror@plt+0x228c>  // b.none
  403cbc:	ldrsb	w2, [x1]
  403cc0:	cmp	w2, #0x3a
  403cc4:	b.eq	403d2c <ferror@plt+0x21dc>  // b.none
  403cc8:	cmp	w2, #0x2d
  403ccc:	b.eq	403d48 <ferror@plt+0x21f8>  // b.none
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	ldp	x21, x22, [sp, #32]
  403cd8:	ldr	x23, [sp, #48]
  403cdc:	ldp	x29, x30, [sp], #80
  403ce0:	ret
  403ce4:	add	x19, x19, #0x1
  403ce8:	mov	w2, #0xa                   	// #10
  403cec:	add	x1, sp, #0x48
  403cf0:	mov	x0, x19
  403cf4:	bl	4019c0 <strtol@plt>
  403cf8:	str	w0, [x20]
  403cfc:	ldr	w0, [x22]
  403d00:	cbnz	w0, 403da0 <ferror@plt+0x2250>
  403d04:	ldr	x0, [sp, #72]
  403d08:	cbz	x0, 403db4 <ferror@plt+0x2264>
  403d0c:	ldrsb	w1, [x0]
  403d10:	cmp	w1, #0x0
  403d14:	ccmp	x0, x19, #0x4, eq  // eq = none
  403d18:	csetm	w0, eq  // eq = none
  403d1c:	ldp	x19, x20, [sp, #16]
  403d20:	ldp	x21, x22, [sp, #32]
  403d24:	ldr	x23, [sp, #48]
  403d28:	b	403cdc <ferror@plt+0x218c>
  403d2c:	ldrsb	w2, [x1, #1]
  403d30:	cbnz	w2, 403d48 <ferror@plt+0x21f8>
  403d34:	str	w21, [x20]
  403d38:	ldp	x19, x20, [sp, #16]
  403d3c:	ldp	x21, x22, [sp, #32]
  403d40:	ldr	x23, [sp, #48]
  403d44:	b	403cdc <ferror@plt+0x218c>
  403d48:	add	x19, x1, #0x1
  403d4c:	str	xzr, [sp, #72]
  403d50:	str	wzr, [x22]
  403d54:	mov	w2, #0xa                   	// #10
  403d58:	add	x1, sp, #0x48
  403d5c:	mov	x0, x19
  403d60:	bl	4019c0 <strtol@plt>
  403d64:	str	w0, [x20]
  403d68:	ldr	w0, [x22]
  403d6c:	cbnz	w0, 403df0 <ferror@plt+0x22a0>
  403d70:	ldr	x0, [sp, #72]
  403d74:	cbz	x0, 403e04 <ferror@plt+0x22b4>
  403d78:	ldrsb	w1, [x0]
  403d7c:	cmp	w1, #0x0
  403d80:	ccmp	x0, x19, #0x4, eq  // eq = none
  403d84:	csetm	w0, eq  // eq = none
  403d88:	ldp	x19, x20, [sp, #16]
  403d8c:	ldp	x21, x22, [sp, #32]
  403d90:	ldr	x23, [sp, #48]
  403d94:	b	403cdc <ferror@plt+0x218c>
  403d98:	mov	w0, #0x0                   	// #0
  403d9c:	b	403cdc <ferror@plt+0x218c>
  403da0:	mov	w0, #0xffffffff            	// #-1
  403da4:	ldp	x19, x20, [sp, #16]
  403da8:	ldp	x21, x22, [sp, #32]
  403dac:	ldr	x23, [sp, #48]
  403db0:	b	403cdc <ferror@plt+0x218c>
  403db4:	mov	w0, #0xffffffff            	// #-1
  403db8:	ldp	x19, x20, [sp, #16]
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldr	x23, [sp, #48]
  403dc4:	b	403cdc <ferror@plt+0x218c>
  403dc8:	mov	w0, #0xffffffff            	// #-1
  403dcc:	ldp	x19, x20, [sp, #16]
  403dd0:	ldp	x21, x22, [sp, #32]
  403dd4:	ldr	x23, [sp, #48]
  403dd8:	b	403cdc <ferror@plt+0x218c>
  403ddc:	mov	w0, #0xffffffff            	// #-1
  403de0:	ldp	x19, x20, [sp, #16]
  403de4:	ldp	x21, x22, [sp, #32]
  403de8:	ldr	x23, [sp, #48]
  403dec:	b	403cdc <ferror@plt+0x218c>
  403df0:	mov	w0, #0xffffffff            	// #-1
  403df4:	ldp	x19, x20, [sp, #16]
  403df8:	ldp	x21, x22, [sp, #32]
  403dfc:	ldr	x23, [sp, #48]
  403e00:	b	403cdc <ferror@plt+0x218c>
  403e04:	mov	w0, #0xffffffff            	// #-1
  403e08:	ldp	x19, x20, [sp, #16]
  403e0c:	ldp	x21, x22, [sp, #32]
  403e10:	ldr	x23, [sp, #48]
  403e14:	b	403cdc <ferror@plt+0x218c>
  403e18:	cmp	x0, #0x0
  403e1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e20:	b.eq	403ee8 <ferror@plt+0x2398>  // b.none
  403e24:	stp	x29, x30, [sp, #-80]!
  403e28:	mov	x29, sp
  403e2c:	stp	x19, x20, [sp, #16]
  403e30:	stp	x21, x22, [sp, #32]
  403e34:	stp	x23, x24, [sp, #48]
  403e38:	mov	x20, x1
  403e3c:	add	x24, sp, #0x40
  403e40:	add	x23, sp, #0x48
  403e44:	b	403e74 <ferror@plt+0x2324>
  403e48:	cmp	x19, #0x0
  403e4c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403e50:	ccmp	x21, x22, #0x0, ne  // ne = any
  403e54:	b.ne	403ed0 <ferror@plt+0x2380>  // b.any
  403e58:	mov	x2, x21
  403e5c:	mov	x1, x20
  403e60:	mov	x0, x19
  403e64:	bl	401850 <strncmp@plt>
  403e68:	cbnz	w0, 403ed0 <ferror@plt+0x2380>
  403e6c:	add	x0, x19, x21
  403e70:	add	x20, x20, x22
  403e74:	mov	x1, x24
  403e78:	bl	4025b8 <ferror@plt+0xa68>
  403e7c:	mov	x19, x0
  403e80:	mov	x1, x23
  403e84:	mov	x0, x20
  403e88:	bl	4025b8 <ferror@plt+0xa68>
  403e8c:	mov	x20, x0
  403e90:	ldr	x21, [sp, #64]
  403e94:	ldr	x22, [sp, #72]
  403e98:	adds	x0, x21, x22
  403e9c:	b.eq	403ec8 <ferror@plt+0x2378>  // b.none
  403ea0:	cmp	x0, #0x1
  403ea4:	b.ne	403e48 <ferror@plt+0x22f8>  // b.any
  403ea8:	cbz	x19, 403eb8 <ferror@plt+0x2368>
  403eac:	ldrsb	w0, [x19]
  403eb0:	cmp	w0, #0x2f
  403eb4:	b.eq	403ec8 <ferror@plt+0x2378>  // b.none
  403eb8:	cbz	x20, 403ed0 <ferror@plt+0x2380>
  403ebc:	ldrsb	w0, [x20]
  403ec0:	cmp	w0, #0x2f
  403ec4:	b.ne	403e48 <ferror@plt+0x22f8>  // b.any
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	b	403ed4 <ferror@plt+0x2384>
  403ed0:	mov	w0, #0x0                   	// #0
  403ed4:	ldp	x19, x20, [sp, #16]
  403ed8:	ldp	x21, x22, [sp, #32]
  403edc:	ldp	x23, x24, [sp, #48]
  403ee0:	ldp	x29, x30, [sp], #80
  403ee4:	ret
  403ee8:	mov	w0, #0x0                   	// #0
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-64]!
  403ef4:	mov	x29, sp
  403ef8:	stp	x19, x20, [sp, #16]
  403efc:	mov	x19, x0
  403f00:	orr	x0, x0, x1
  403f04:	cbz	x0, 403f88 <ferror@plt+0x2438>
  403f08:	stp	x21, x22, [sp, #32]
  403f0c:	mov	x21, x1
  403f10:	mov	x22, x2
  403f14:	cbz	x19, 403f9c <ferror@plt+0x244c>
  403f18:	cbz	x1, 403fb4 <ferror@plt+0x2464>
  403f1c:	stp	x23, x24, [sp, #48]
  403f20:	mov	x0, x19
  403f24:	bl	401720 <strlen@plt>
  403f28:	mov	x23, x0
  403f2c:	mvn	x0, x0
  403f30:	mov	x20, #0x0                   	// #0
  403f34:	cmp	x0, x22
  403f38:	b.cc	403fc8 <ferror@plt+0x2478>  // b.lo, b.ul, b.last
  403f3c:	add	x24, x23, x22
  403f40:	add	x0, x24, #0x1
  403f44:	bl	401820 <malloc@plt>
  403f48:	mov	x20, x0
  403f4c:	cbz	x0, 403fd4 <ferror@plt+0x2484>
  403f50:	mov	x2, x23
  403f54:	mov	x1, x19
  403f58:	bl	4016f0 <memcpy@plt>
  403f5c:	mov	x2, x22
  403f60:	mov	x1, x21
  403f64:	add	x0, x20, x23
  403f68:	bl	4016f0 <memcpy@plt>
  403f6c:	strb	wzr, [x20, x24]
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldp	x23, x24, [sp, #48]
  403f78:	mov	x0, x20
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldp	x29, x30, [sp], #64
  403f84:	ret
  403f88:	adrp	x0, 405000 <ferror@plt+0x34b0>
  403f8c:	add	x0, x0, #0x4f0
  403f90:	bl	4018e0 <strdup@plt>
  403f94:	mov	x20, x0
  403f98:	b	403f78 <ferror@plt+0x2428>
  403f9c:	mov	x1, x2
  403fa0:	mov	x0, x21
  403fa4:	bl	401a10 <strndup@plt>
  403fa8:	mov	x20, x0
  403fac:	ldp	x21, x22, [sp, #32]
  403fb0:	b	403f78 <ferror@plt+0x2428>
  403fb4:	mov	x0, x19
  403fb8:	bl	4018e0 <strdup@plt>
  403fbc:	mov	x20, x0
  403fc0:	ldp	x21, x22, [sp, #32]
  403fc4:	b	403f78 <ferror@plt+0x2428>
  403fc8:	ldp	x21, x22, [sp, #32]
  403fcc:	ldp	x23, x24, [sp, #48]
  403fd0:	b	403f78 <ferror@plt+0x2428>
  403fd4:	ldp	x21, x22, [sp, #32]
  403fd8:	ldp	x23, x24, [sp, #48]
  403fdc:	b	403f78 <ferror@plt+0x2428>
  403fe0:	stp	x29, x30, [sp, #-32]!
  403fe4:	mov	x29, sp
  403fe8:	stp	x19, x20, [sp, #16]
  403fec:	mov	x20, x0
  403ff0:	mov	x19, x1
  403ff4:	mov	x2, #0x0                   	// #0
  403ff8:	cbz	x1, 404008 <ferror@plt+0x24b8>
  403ffc:	mov	x0, x1
  404000:	bl	401720 <strlen@plt>
  404004:	mov	x2, x0
  404008:	mov	x1, x19
  40400c:	mov	x0, x20
  404010:	bl	403ef0 <ferror@plt+0x23a0>
  404014:	ldp	x19, x20, [sp, #16]
  404018:	ldp	x29, x30, [sp], #32
  40401c:	ret
  404020:	stp	x29, x30, [sp, #-288]!
  404024:	mov	x29, sp
  404028:	str	x19, [sp, #16]
  40402c:	mov	x19, x0
  404030:	str	x2, [sp, #240]
  404034:	str	x3, [sp, #248]
  404038:	str	x4, [sp, #256]
  40403c:	str	x5, [sp, #264]
  404040:	str	x6, [sp, #272]
  404044:	str	x7, [sp, #280]
  404048:	str	q0, [sp, #112]
  40404c:	str	q1, [sp, #128]
  404050:	str	q2, [sp, #144]
  404054:	str	q3, [sp, #160]
  404058:	str	q4, [sp, #176]
  40405c:	str	q5, [sp, #192]
  404060:	str	q6, [sp, #208]
  404064:	str	q7, [sp, #224]
  404068:	add	x0, sp, #0x120
  40406c:	str	x0, [sp, #80]
  404070:	str	x0, [sp, #88]
  404074:	add	x0, sp, #0xf0
  404078:	str	x0, [sp, #96]
  40407c:	mov	w0, #0xffffffd0            	// #-48
  404080:	str	w0, [sp, #104]
  404084:	mov	w0, #0xffffff80            	// #-128
  404088:	str	w0, [sp, #108]
  40408c:	ldp	x2, x3, [sp, #80]
  404090:	stp	x2, x3, [sp, #32]
  404094:	ldp	x2, x3, [sp, #96]
  404098:	stp	x2, x3, [sp, #48]
  40409c:	add	x2, sp, #0x20
  4040a0:	add	x0, sp, #0x48
  4040a4:	bl	401a00 <vasprintf@plt>
  4040a8:	tbnz	w0, #31, 4040d8 <ferror@plt+0x2588>
  4040ac:	sxtw	x2, w0
  4040b0:	ldr	x1, [sp, #72]
  4040b4:	mov	x0, x19
  4040b8:	bl	403ef0 <ferror@plt+0x23a0>
  4040bc:	mov	x19, x0
  4040c0:	ldr	x0, [sp, #72]
  4040c4:	bl	4019e0 <free@plt>
  4040c8:	mov	x0, x19
  4040cc:	ldr	x19, [sp, #16]
  4040d0:	ldp	x29, x30, [sp], #288
  4040d4:	ret
  4040d8:	mov	x19, #0x0                   	// #0
  4040dc:	b	4040c8 <ferror@plt+0x2578>
  4040e0:	stp	x29, x30, [sp, #-80]!
  4040e4:	mov	x29, sp
  4040e8:	stp	x19, x20, [sp, #16]
  4040ec:	stp	x21, x22, [sp, #32]
  4040f0:	mov	x19, x0
  4040f4:	ldr	x21, [x0]
  4040f8:	ldrsb	w0, [x21]
  4040fc:	cbz	w0, 404230 <ferror@plt+0x26e0>
  404100:	stp	x23, x24, [sp, #48]
  404104:	mov	x24, x1
  404108:	mov	x22, x2
  40410c:	mov	w23, w3
  404110:	mov	x1, x2
  404114:	mov	x0, x21
  404118:	bl	401a20 <strspn@plt>
  40411c:	add	x20, x21, x0
  404120:	ldrsb	w21, [x21, x0]
  404124:	cbz	w21, 40419c <ferror@plt+0x264c>
  404128:	cbz	w23, 404200 <ferror@plt+0x26b0>
  40412c:	mov	w1, w21
  404130:	adrp	x0, 405000 <ferror@plt+0x34b0>
  404134:	add	x0, x0, #0x8c8
  404138:	bl	401a30 <strchr@plt>
  40413c:	cbz	x0, 4041bc <ferror@plt+0x266c>
  404140:	strb	w21, [sp, #72]
  404144:	strb	wzr, [sp, #73]
  404148:	add	x23, x20, #0x1
  40414c:	add	x1, sp, #0x48
  404150:	mov	x0, x23
  404154:	bl	40262c <ferror@plt+0xadc>
  404158:	str	x0, [x24]
  40415c:	add	x1, x20, x0
  404160:	ldrsb	w1, [x1, #1]
  404164:	cmp	w1, #0x0
  404168:	ccmp	w21, w1, #0x0, ne  // ne = any
  40416c:	b.ne	4041ac <ferror@plt+0x265c>  // b.any
  404170:	add	x0, x0, #0x2
  404174:	add	x21, x20, x0
  404178:	ldrsb	w1, [x20, x0]
  40417c:	cbz	w1, 40418c <ferror@plt+0x263c>
  404180:	mov	x0, x22
  404184:	bl	401a30 <strchr@plt>
  404188:	cbz	x0, 4041ac <ferror@plt+0x265c>
  40418c:	str	x21, [x19]
  404190:	mov	x20, x23
  404194:	ldp	x23, x24, [sp, #48]
  404198:	b	40421c <ferror@plt+0x26cc>
  40419c:	str	x20, [x19]
  4041a0:	mov	x20, #0x0                   	// #0
  4041a4:	ldp	x23, x24, [sp, #48]
  4041a8:	b	40421c <ferror@plt+0x26cc>
  4041ac:	str	x20, [x19]
  4041b0:	mov	x20, #0x0                   	// #0
  4041b4:	ldp	x23, x24, [sp, #48]
  4041b8:	b	40421c <ferror@plt+0x26cc>
  4041bc:	mov	x1, x22
  4041c0:	mov	x0, x20
  4041c4:	bl	40262c <ferror@plt+0xadc>
  4041c8:	str	x0, [x24]
  4041cc:	add	x21, x20, x0
  4041d0:	ldrsb	w1, [x20, x0]
  4041d4:	cbz	w1, 4041e4 <ferror@plt+0x2694>
  4041d8:	mov	x0, x22
  4041dc:	bl	401a30 <strchr@plt>
  4041e0:	cbz	x0, 4041f0 <ferror@plt+0x26a0>
  4041e4:	str	x21, [x19]
  4041e8:	ldp	x23, x24, [sp, #48]
  4041ec:	b	40421c <ferror@plt+0x26cc>
  4041f0:	str	x20, [x19]
  4041f4:	mov	x20, x0
  4041f8:	ldp	x23, x24, [sp, #48]
  4041fc:	b	40421c <ferror@plt+0x26cc>
  404200:	mov	x1, x22
  404204:	mov	x0, x20
  404208:	bl	401ab0 <strcspn@plt>
  40420c:	str	x0, [x24]
  404210:	add	x0, x20, x0
  404214:	str	x0, [x19]
  404218:	ldp	x23, x24, [sp, #48]
  40421c:	mov	x0, x20
  404220:	ldp	x19, x20, [sp, #16]
  404224:	ldp	x21, x22, [sp, #32]
  404228:	ldp	x29, x30, [sp], #80
  40422c:	ret
  404230:	mov	x20, #0x0                   	// #0
  404234:	b	40421c <ferror@plt+0x26cc>
  404238:	stp	x29, x30, [sp, #-32]!
  40423c:	mov	x29, sp
  404240:	str	x19, [sp, #16]
  404244:	mov	x19, x0
  404248:	mov	x0, x19
  40424c:	bl	401880 <fgetc@plt>
  404250:	cmn	w0, #0x1
  404254:	b.eq	404268 <ferror@plt+0x2718>  // b.none
  404258:	cmp	w0, #0xa
  40425c:	b.ne	404248 <ferror@plt+0x26f8>  // b.any
  404260:	mov	w0, #0x0                   	// #0
  404264:	b	40426c <ferror@plt+0x271c>
  404268:	mov	w0, #0x1                   	// #1
  40426c:	ldr	x19, [sp, #16]
  404270:	ldp	x29, x30, [sp], #32
  404274:	ret
  404278:	stp	x29, x30, [sp, #-64]!
  40427c:	mov	x29, sp
  404280:	stp	x19, x20, [sp, #16]
  404284:	stp	x21, x22, [sp, #32]
  404288:	str	x23, [sp, #48]
  40428c:	mov	x19, x0
  404290:	mov	x22, x1
  404294:	mov	x23, x2
  404298:	bl	401ae0 <__errno_location@plt>
  40429c:	str	wzr, [x0]
  4042a0:	cbz	x19, 40430c <ferror@plt+0x27bc>
  4042a4:	mov	x20, x0
  4042a8:	ldrsb	w21, [x19]
  4042ac:	cbz	w21, 404314 <ferror@plt+0x27c4>
  4042b0:	bl	4019b0 <__ctype_b_loc@plt>
  4042b4:	sxtb	x21, w21
  4042b8:	ldr	x0, [x0]
  4042bc:	ldrh	w0, [x0, x21, lsl #1]
  4042c0:	tbz	w0, #11, 40431c <ferror@plt+0x27cc>
  4042c4:	mov	w2, #0xa                   	// #10
  4042c8:	mov	x1, x22
  4042cc:	mov	x0, x19
  4042d0:	bl	401710 <strtoul@plt>
  4042d4:	str	w0, [x23]
  4042d8:	ldr	w0, [x20]
  4042dc:	cbnz	w0, 404304 <ferror@plt+0x27b4>
  4042e0:	ldr	x1, [x22]
  4042e4:	cmp	x1, x19
  4042e8:	mov	w1, #0xffffffea            	// #-22
  4042ec:	csel	w0, w0, w1, ne  // ne = any
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x21, x22, [sp, #32]
  4042f8:	ldr	x23, [sp, #48]
  4042fc:	ldp	x29, x30, [sp], #64
  404300:	ret
  404304:	neg	w0, w0
  404308:	b	4042f0 <ferror@plt+0x27a0>
  40430c:	mov	w0, #0xffffffea            	// #-22
  404310:	b	4042f0 <ferror@plt+0x27a0>
  404314:	mov	w0, #0xffffffea            	// #-22
  404318:	b	4042f0 <ferror@plt+0x27a0>
  40431c:	mov	w0, #0xffffffea            	// #-22
  404320:	b	4042f0 <ferror@plt+0x27a0>
  404324:	cbz	x0, 404344 <ferror@plt+0x27f4>
  404328:	stp	x29, x30, [sp, #-16]!
  40432c:	mov	x29, sp
  404330:	bl	401a30 <strchr@plt>
  404334:	cbz	x0, 40433c <ferror@plt+0x27ec>
  404338:	add	x0, x0, #0x1
  40433c:	ldp	x29, x30, [sp], #16
  404340:	ret
  404344:	ret
  404348:	stp	x29, x30, [sp, #-48]!
  40434c:	mov	x29, sp
  404350:	stp	x19, x20, [sp, #16]
  404354:	str	x21, [sp, #32]
  404358:	mov	x21, x1
  40435c:	mov	x20, x2
  404360:	sxtw	x19, w0
  404364:	mov	x0, x19
  404368:	bl	401910 <__sched_cpualloc@plt>
  40436c:	cbz	x0, 404394 <ferror@plt+0x2844>
  404370:	cbz	x21, 404384 <ferror@plt+0x2834>
  404374:	add	x1, x19, #0x3f
  404378:	lsr	x1, x1, #6
  40437c:	lsl	x1, x1, #3
  404380:	str	x1, [x21]
  404384:	cbz	x20, 404394 <ferror@plt+0x2844>
  404388:	add	x19, x19, #0x3f
  40438c:	and	x19, x19, #0xffffffffffffffc0
  404390:	str	x19, [x20]
  404394:	ldp	x19, x20, [sp, #16]
  404398:	ldr	x21, [sp, #32]
  40439c:	ldp	x29, x30, [sp], #48
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-16]!
  4043a8:	mov	x29, sp
  4043ac:	bl	401730 <__sched_cpufree@plt>
  4043b0:	ldp	x29, x30, [sp], #16
  4043b4:	ret
  4043b8:	stp	x29, x30, [sp, #-80]!
  4043bc:	mov	x29, sp
  4043c0:	mov	x2, #0x0                   	// #0
  4043c4:	add	x1, sp, #0x48
  4043c8:	mov	w0, #0x800                 	// #2048
  4043cc:	bl	404348 <ferror@plt+0x27f8>
  4043d0:	cbz	x0, 40448c <ferror@plt+0x293c>
  4043d4:	stp	x19, x20, [sp, #16]
  4043d8:	stp	x21, x22, [sp, #32]
  4043dc:	stp	x23, x24, [sp, #48]
  4043e0:	mov	x19, x0
  4043e4:	mov	w20, #0x800                 	// #2048
  4043e8:	mov	x21, #0x7b                  	// #123
  4043ec:	mov	w22, #0xfffff               	// #1048575
  4043f0:	add	x23, sp, #0x48
  4043f4:	ldr	x2, [sp, #72]
  4043f8:	mov	w1, #0x0                   	// #0
  4043fc:	mov	x0, x19
  404400:	bl	401890 <memset@plt>
  404404:	mov	x3, x19
  404408:	ldr	x2, [sp, #72]
  40440c:	mov	w1, #0x0                   	// #0
  404410:	mov	x0, x21
  404414:	bl	401af0 <syscall@plt>
  404418:	mov	w24, w0
  40441c:	tbz	w0, #31, 40446c <ferror@plt+0x291c>
  404420:	bl	401ae0 <__errno_location@plt>
  404424:	ldr	w1, [x0]
  404428:	cmp	w1, #0x16
  40442c:	ccmp	w20, w22, #0x0, eq  // eq = none
  404430:	b.gt	40446c <ferror@plt+0x291c>
  404434:	mov	x0, x19
  404438:	bl	4043a4 <ferror@plt+0x2854>
  40443c:	lsl	w20, w20, #1
  404440:	mov	x2, #0x0                   	// #0
  404444:	mov	x1, x23
  404448:	mov	w0, w20
  40444c:	bl	404348 <ferror@plt+0x27f8>
  404450:	mov	x19, x0
  404454:	cbnz	x0, 4043f4 <ferror@plt+0x28a4>
  404458:	mov	w0, #0xffffffff            	// #-1
  40445c:	ldp	x19, x20, [sp, #16]
  404460:	ldp	x21, x22, [sp, #32]
  404464:	ldp	x23, x24, [sp, #48]
  404468:	b	404484 <ferror@plt+0x2934>
  40446c:	mov	x0, x19
  404470:	bl	4043a4 <ferror@plt+0x2854>
  404474:	lsl	w0, w24, #3
  404478:	ldp	x19, x20, [sp, #16]
  40447c:	ldp	x21, x22, [sp, #32]
  404480:	ldp	x23, x24, [sp, #48]
  404484:	ldp	x29, x30, [sp], #80
  404488:	ret
  40448c:	mov	w0, #0xffffffff            	// #-1
  404490:	b	404484 <ferror@plt+0x2934>
  404494:	stp	x29, x30, [sp, #-112]!
  404498:	mov	x29, sp
  40449c:	stp	x25, x26, [sp, #64]
  4044a0:	str	x0, [sp, #104]
  4044a4:	cmp	xzr, x3, lsl #3
  4044a8:	b.eq	40461c <ferror@plt+0x2acc>  // b.none
  4044ac:	stp	x19, x20, [sp, #16]
  4044b0:	stp	x21, x22, [sp, #32]
  4044b4:	stp	x23, x24, [sp, #48]
  4044b8:	stp	x27, x28, [sp, #80]
  4044bc:	mov	x24, x1
  4044c0:	mov	x23, x2
  4044c4:	mov	x20, x3
  4044c8:	lsl	x21, x3, #3
  4044cc:	mov	x25, x0
  4044d0:	mov	w1, #0x0                   	// #0
  4044d4:	mov	x19, #0x0                   	// #0
  4044d8:	mov	w28, #0x1                   	// #1
  4044dc:	adrp	x27, 405000 <ferror@plt+0x34b0>
  4044e0:	add	x27, x27, #0x8d0
  4044e4:	adrp	x26, 405000 <ferror@plt+0x34b0>
  4044e8:	add	x26, x26, #0x8e8
  4044ec:	b	404544 <ferror@plt+0x29f4>
  4044f0:	cbz	x3, 4045b8 <ferror@plt+0x2a68>
  4044f4:	cmp	x3, #0x1
  4044f8:	b.eq	4045d0 <ferror@plt+0x2a80>  // b.none
  4044fc:	add	x22, x3, x19
  404500:	mov	x4, x22
  404504:	mov	x3, x19
  404508:	mov	x2, x26
  40450c:	mov	x1, x24
  404510:	mov	x0, x25
  404514:	bl	4017d0 <snprintf@plt>
  404518:	mov	x19, x22
  40451c:	tbnz	w0, #31, 404628 <ferror@plt+0x2ad8>
  404520:	sxtw	x1, w0
  404524:	cmp	x24, w0, sxtw
  404528:	b.ls	404640 <ferror@plt+0x2af0>  // b.plast
  40452c:	add	x25, x25, x1
  404530:	sub	x24, x24, x1
  404534:	mov	w1, w28
  404538:	add	x19, x19, #0x1
  40453c:	cmp	x21, x19
  404540:	b.ls	4045f4 <ferror@plt+0x2aa4>  // b.plast
  404544:	cmp	x20, x19, lsr #3
  404548:	b.ls	404538 <ferror@plt+0x29e8>  // b.plast
  40454c:	mov	x2, x23
  404550:	lsr	x0, x19, #6
  404554:	ldr	x0, [x23, x0, lsl #3]
  404558:	lsr	x0, x0, x19
  40455c:	tbz	w0, #0, 404538 <ferror@plt+0x29e8>
  404560:	add	x22, x19, #0x1
  404564:	cmp	x21, x22
  404568:	b.ls	4045b8 <ferror@plt+0x2a68>  // b.plast
  40456c:	cmp	x20, x22, lsr #3
  404570:	b.ls	4045b8 <ferror@plt+0x2a68>  // b.plast
  404574:	lsr	x0, x22, #6
  404578:	ldr	x0, [x23, x0, lsl #3]
  40457c:	lsr	x0, x0, x22
  404580:	tbz	w0, #0, 4045b8 <ferror@plt+0x2a68>
  404584:	add	x0, x19, #0x2
  404588:	mvn	x4, x19
  40458c:	add	x3, x4, x0
  404590:	cmp	x0, x21
  404594:	b.eq	4044f0 <ferror@plt+0x29a0>  // b.none
  404598:	cmp	x20, x0, lsr #3
  40459c:	b.ls	4044f0 <ferror@plt+0x29a0>  // b.plast
  4045a0:	lsr	x1, x0, #6
  4045a4:	ldr	x1, [x2, x1, lsl #3]
  4045a8:	lsr	x1, x1, x0
  4045ac:	add	x0, x0, #0x1
  4045b0:	tbnz	w1, #0, 40458c <ferror@plt+0x2a3c>
  4045b4:	b	4044f0 <ferror@plt+0x29a0>
  4045b8:	mov	x3, x19
  4045bc:	mov	x2, x27
  4045c0:	mov	x1, x24
  4045c4:	mov	x0, x25
  4045c8:	bl	4017d0 <snprintf@plt>
  4045cc:	b	40451c <ferror@plt+0x29cc>
  4045d0:	mov	x4, x22
  4045d4:	mov	x3, x19
  4045d8:	adrp	x2, 405000 <ferror@plt+0x34b0>
  4045dc:	add	x2, x2, #0x8d8
  4045e0:	mov	x1, x24
  4045e4:	mov	x0, x25
  4045e8:	bl	4017d0 <snprintf@plt>
  4045ec:	mov	x19, x22
  4045f0:	b	40451c <ferror@plt+0x29cc>
  4045f4:	ldp	x19, x20, [sp, #16]
  4045f8:	ldp	x21, x22, [sp, #32]
  4045fc:	ldp	x23, x24, [sp, #48]
  404600:	ldp	x27, x28, [sp, #80]
  404604:	sub	x25, x25, w1, sxtw
  404608:	strb	wzr, [x25]
  40460c:	ldr	x0, [sp, #104]
  404610:	ldp	x25, x26, [sp, #64]
  404614:	ldp	x29, x30, [sp], #112
  404618:	ret
  40461c:	ldr	x25, [sp, #104]
  404620:	mov	w1, #0x0                   	// #0
  404624:	b	404604 <ferror@plt+0x2ab4>
  404628:	mov	x0, #0x0                   	// #0
  40462c:	ldp	x19, x20, [sp, #16]
  404630:	ldp	x21, x22, [sp, #32]
  404634:	ldp	x23, x24, [sp, #48]
  404638:	ldp	x27, x28, [sp, #80]
  40463c:	b	404610 <ferror@plt+0x2ac0>
  404640:	mov	x0, #0x0                   	// #0
  404644:	ldp	x19, x20, [sp, #16]
  404648:	ldp	x21, x22, [sp, #32]
  40464c:	ldp	x23, x24, [sp, #48]
  404650:	ldp	x27, x28, [sp, #80]
  404654:	b	404610 <ferror@plt+0x2ac0>
  404658:	mov	x10, x0
  40465c:	lsl	w6, w3, #3
  404660:	subs	w6, w6, #0x4
  404664:	b.mi	404690 <ferror@plt+0x2b40>  // b.first
  404668:	mov	x12, x1
  40466c:	cbz	x1, 404690 <ferror@plt+0x2b40>
  404670:	sxtw	x4, w6
  404674:	mov	x5, x0
  404678:	mov	x0, #0x0                   	// #0
  40467c:	mov	w11, #0x0                   	// #0
  404680:	b	4046d0 <ferror@plt+0x2b80>
  404684:	strb	wzr, [x5]
  404688:	cbz	x0, 404698 <ferror@plt+0x2b48>
  40468c:	ret
  404690:	strb	wzr, [x10]
  404694:	mov	x5, x10
  404698:	sub	x0, x5, #0x1
  40469c:	b	40468c <ferror@plt+0x2b3c>
  4046a0:	cmp	x0, #0x0
  4046a4:	mov	w8, w1
  4046a8:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4046ac:	csel	x0, x5, x0, ne  // ne = any
  4046b0:	add	w7, w8, #0x30
  4046b4:	strb	w7, [x5], #1
  4046b8:	subs	w6, w6, #0x4
  4046bc:	b.mi	404684 <ferror@plt+0x2b34>  // b.first
  4046c0:	sub	x4, x4, #0x4
  4046c4:	sub	x1, x5, x10
  4046c8:	cmp	x1, x12
  4046cc:	b.eq	404684 <ferror@plt+0x2b34>  // b.none
  4046d0:	mov	w1, w11
  4046d4:	cmp	x3, x4, lsr #3
  4046d8:	b.ls	4046ec <ferror@plt+0x2b9c>  // b.plast
  4046dc:	lsr	x1, x4, #6
  4046e0:	ldr	x1, [x2, x1, lsl #3]
  4046e4:	lsr	x1, x1, x4
  4046e8:	and	w1, w1, #0x1
  4046ec:	add	x7, x4, #0x1
  4046f0:	cmp	x3, x7, lsr #3
  4046f4:	b.ls	404718 <ferror@plt+0x2bc8>  // b.plast
  4046f8:	lsr	x7, x7, #6
  4046fc:	add	w8, w4, #0x1
  404700:	ldr	x7, [x2, x7, lsl #3]
  404704:	lsr	x8, x7, x8
  404708:	orr	w7, w1, #0x2
  40470c:	sxtb	w7, w7
  404710:	tst	x8, #0x1
  404714:	csel	w1, w7, w1, ne  // ne = any
  404718:	add	x7, x4, #0x2
  40471c:	cmp	x3, x7, lsr #3
  404720:	b.ls	404744 <ferror@plt+0x2bf4>  // b.plast
  404724:	lsr	x7, x7, #6
  404728:	add	w8, w4, #0x2
  40472c:	ldr	x7, [x2, x7, lsl #3]
  404730:	lsr	x8, x7, x8
  404734:	orr	w7, w1, #0x4
  404738:	sxtb	w7, w7
  40473c:	tst	x8, #0x1
  404740:	csel	w1, w7, w1, ne  // ne = any
  404744:	add	x7, x4, #0x3
  404748:	cmp	x3, x7, lsr #3
  40474c:	b.ls	4046a0 <ferror@plt+0x2b50>  // b.plast
  404750:	lsr	x7, x7, #6
  404754:	add	w9, w4, #0x3
  404758:	ldr	x8, [x2, x7, lsl #3]
  40475c:	lsr	x7, x8, x9
  404760:	tbz	w7, #0, 4046a0 <ferror@plt+0x2b50>
  404764:	orr	w1, w1, #0x8
  404768:	sxtb	w1, w1
  40476c:	cmp	x0, #0x0
  404770:	csel	x0, x0, x5, ne  // ne = any
  404774:	mov	w8, w1
  404778:	add	w7, w1, #0x57
  40477c:	cmp	w1, #0x9
  404780:	b.hi	4046b4 <ferror@plt+0x2b64>  // b.pmore
  404784:	b	4046b0 <ferror@plt+0x2b60>
  404788:	stp	x29, x30, [sp, #-80]!
  40478c:	mov	x29, sp
  404790:	stp	x19, x20, [sp, #16]
  404794:	stp	x21, x22, [sp, #32]
  404798:	stp	x23, x24, [sp, #48]
  40479c:	mov	x24, x0
  4047a0:	mov	x22, x1
  4047a4:	mov	x23, x2
  4047a8:	bl	401720 <strlen@plt>
  4047ac:	sxtw	x20, w0
  4047b0:	sub	x20, x20, #0x1
  4047b4:	add	x20, x24, x20
  4047b8:	cmp	w0, #0x1
  4047bc:	b.le	4047e0 <ferror@plt+0x2c90>
  4047c0:	mov	x2, #0x2                   	// #2
  4047c4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  4047c8:	add	x1, x1, #0x8f8
  4047cc:	mov	x0, x24
  4047d0:	bl	401950 <memcmp@plt>
  4047d4:	add	x1, x24, #0x2
  4047d8:	cmp	w0, #0x0
  4047dc:	csel	x24, x1, x24, eq  // eq = none
  4047e0:	mov	x2, x23
  4047e4:	mov	w1, #0x0                   	// #0
  4047e8:	mov	x0, x22
  4047ec:	bl	401890 <memset@plt>
  4047f0:	cmp	x24, x20
  4047f4:	b.hi	40492c <ferror@plt+0x2ddc>  // b.pmore
  4047f8:	str	x25, [sp, #64]
  4047fc:	mov	x21, #0x0                   	// #0
  404800:	mov	x25, #0x1                   	// #1
  404804:	b	404834 <ferror@plt+0x2ce4>
  404808:	mov	w3, w0
  40480c:	sxtb	w0, w0
  404810:	cmn	w0, #0x1
  404814:	b.ne	404874 <ferror@plt+0x2d24>  // b.any
  404818:	mov	w0, #0xffffffff            	// #-1
  40481c:	ldr	x25, [sp, #64]
  404820:	b	404918 <ferror@plt+0x2dc8>
  404824:	sub	x20, x20, #0x1
  404828:	add	x21, x21, #0x4
  40482c:	cmp	x24, x20
  404830:	b.hi	404910 <ferror@plt+0x2dc0>  // b.pmore
  404834:	ldrsb	w0, [x20]
  404838:	cmp	w0, #0x2c
  40483c:	cset	x0, eq  // eq = none
  404840:	sub	x20, x20, x0
  404844:	ldrsb	w19, [x20]
  404848:	sub	w0, w19, #0x30
  40484c:	cmp	w0, #0x9
  404850:	b.ls	404808 <ferror@plt+0x2cb8>  // b.plast
  404854:	bl	4017c0 <__ctype_tolower_loc@plt>
  404858:	sxtb	x3, w19
  40485c:	ldr	x0, [x0]
  404860:	ldr	w3, [x0, x3, lsl #2]
  404864:	sub	w0, w3, #0x61
  404868:	cmp	w0, #0x5
  40486c:	b.hi	404934 <ferror@plt+0x2de4>  // b.pmore
  404870:	sub	w3, w3, #0x57
  404874:	tbz	w3, #0, 404894 <ferror@plt+0x2d44>
  404878:	cmp	x23, x21, lsr #3
  40487c:	b.ls	404894 <ferror@plt+0x2d44>  // b.plast
  404880:	lsr	x2, x21, #6
  404884:	lsl	x0, x25, x21
  404888:	ldr	x1, [x22, x2, lsl #3]
  40488c:	orr	x0, x1, x0
  404890:	str	x0, [x22, x2, lsl #3]
  404894:	tbz	w3, #1, 4048bc <ferror@plt+0x2d6c>
  404898:	add	w1, w21, #0x1
  40489c:	sxtw	x0, w1
  4048a0:	cmp	x23, x0, lsr #3
  4048a4:	b.ls	4048bc <ferror@plt+0x2d6c>  // b.plast
  4048a8:	lsr	x0, x0, #6
  4048ac:	lsl	x1, x25, x1
  4048b0:	ldr	x2, [x22, x0, lsl #3]
  4048b4:	orr	x1, x2, x1
  4048b8:	str	x1, [x22, x0, lsl #3]
  4048bc:	tbz	w3, #2, 4048e4 <ferror@plt+0x2d94>
  4048c0:	add	w1, w21, #0x2
  4048c4:	sxtw	x0, w1
  4048c8:	cmp	x23, x0, lsr #3
  4048cc:	b.ls	4048e4 <ferror@plt+0x2d94>  // b.plast
  4048d0:	lsr	x0, x0, #6
  4048d4:	lsl	x1, x25, x1
  4048d8:	ldr	x2, [x22, x0, lsl #3]
  4048dc:	orr	x1, x2, x1
  4048e0:	str	x1, [x22, x0, lsl #3]
  4048e4:	tbz	w3, #3, 404824 <ferror@plt+0x2cd4>
  4048e8:	add	w1, w21, #0x3
  4048ec:	sxtw	x0, w1
  4048f0:	cmp	x23, x0, lsr #3
  4048f4:	b.ls	404824 <ferror@plt+0x2cd4>  // b.plast
  4048f8:	lsr	x0, x0, #6
  4048fc:	lsl	x1, x25, x1
  404900:	ldr	x2, [x22, x0, lsl #3]
  404904:	orr	x1, x2, x1
  404908:	str	x1, [x22, x0, lsl #3]
  40490c:	b	404824 <ferror@plt+0x2cd4>
  404910:	mov	w0, #0x0                   	// #0
  404914:	ldr	x25, [sp, #64]
  404918:	ldp	x19, x20, [sp, #16]
  40491c:	ldp	x21, x22, [sp, #32]
  404920:	ldp	x23, x24, [sp, #48]
  404924:	ldp	x29, x30, [sp], #80
  404928:	ret
  40492c:	mov	w0, #0x0                   	// #0
  404930:	b	404918 <ferror@plt+0x2dc8>
  404934:	mov	w0, #0xffffffff            	// #-1
  404938:	ldr	x25, [sp, #64]
  40493c:	b	404918 <ferror@plt+0x2dc8>
  404940:	stp	x29, x30, [sp, #-160]!
  404944:	mov	x29, sp
  404948:	stp	x19, x20, [sp, #16]
  40494c:	stp	x21, x22, [sp, #32]
  404950:	stp	x23, x24, [sp, #48]
  404954:	stp	x25, x26, [sp, #64]
  404958:	stp	x27, x28, [sp, #80]
  40495c:	mov	x19, x0
  404960:	mov	x21, x1
  404964:	mov	x20, x2
  404968:	mov	w22, w3
  40496c:	lsl	x23, x2, #3
  404970:	str	xzr, [sp, #152]
  404974:	mov	w1, #0x0                   	// #0
  404978:	mov	x0, x21
  40497c:	bl	401890 <memset@plt>
  404980:	mov	w26, #0x2c                  	// #44
  404984:	add	x0, sp, #0x8c
  404988:	str	x0, [sp, #104]
  40498c:	add	x27, sp, #0x98
  404990:	add	x0, sp, #0x90
  404994:	str	x0, [sp, #112]
  404998:	add	x0, sp, #0x94
  40499c:	str	x0, [sp, #120]
  4049a0:	b	404a80 <ferror@plt+0x2f30>
  4049a4:	ldr	x2, [sp, #112]
  4049a8:	mov	x1, x27
  4049ac:	mov	x0, x24
  4049b0:	bl	404278 <ferror@plt+0x2728>
  4049b4:	cbnz	w0, 404b0c <ferror@plt+0x2fbc>
  4049b8:	ldr	x0, [sp, #152]
  4049bc:	cbz	x0, 4049e0 <ferror@plt+0x2e90>
  4049c0:	ldrsb	w1, [x0]
  4049c4:	cbz	w1, 4049e0 <ferror@plt+0x2e90>
  4049c8:	mov	w1, #0x3a                  	// #58
  4049cc:	bl	404324 <ferror@plt+0x27d4>
  4049d0:	cbz	x0, 4049e0 <ferror@plt+0x2e90>
  4049d4:	cmp	w28, #0x0
  4049d8:	ccmp	x25, x0, #0x2, eq  // eq = none
  4049dc:	b.hi	4049f8 <ferror@plt+0x2ea8>  // b.pmore
  4049e0:	ldr	w19, [sp, #140]
  4049e4:	ldr	w3, [sp, #144]
  4049e8:	cmp	w19, w3
  4049ec:	b.ls	404af8 <ferror@plt+0x2fa8>  // b.plast
  4049f0:	mov	w0, #0x1                   	// #1
  4049f4:	b	404a60 <ferror@plt+0x2f10>
  4049f8:	ldr	x2, [sp, #120]
  4049fc:	mov	x1, x27
  404a00:	bl	404278 <ferror@plt+0x2728>
  404a04:	cbnz	w0, 404b14 <ferror@plt+0x2fc4>
  404a08:	ldr	w0, [sp, #148]
  404a0c:	cbnz	w0, 4049e0 <ferror@plt+0x2e90>
  404a10:	mov	w0, #0x1                   	// #1
  404a14:	b	404a60 <ferror@plt+0x2f10>
  404a18:	mov	w3, w19
  404a1c:	b	404af8 <ferror@plt+0x2fa8>
  404a20:	mov	w0, w19
  404a24:	lsr	w1, w19, #3
  404a28:	cmp	x1, x20
  404a2c:	b.cs	404a44 <ferror@plt+0x2ef4>  // b.hs, b.nlast
  404a30:	lsr	x0, x0, #6
  404a34:	lsl	x1, x5, x19
  404a38:	ldr	x2, [x21, x0, lsl #3]
  404a3c:	orr	x1, x2, x1
  404a40:	str	x1, [x21, x0, lsl #3]
  404a44:	add	w19, w19, w4
  404a48:	cmp	w19, w3
  404a4c:	b.hi	404a7c <ferror@plt+0x2f2c>  // b.pmore
  404a50:	cbz	w22, 404a20 <ferror@plt+0x2ed0>
  404a54:	cmp	x23, w19, uxtw
  404a58:	b.hi	404a20 <ferror@plt+0x2ed0>  // b.pmore
  404a5c:	mov	w0, #0x2                   	// #2
  404a60:	ldp	x19, x20, [sp, #16]
  404a64:	ldp	x21, x22, [sp, #32]
  404a68:	ldp	x23, x24, [sp, #48]
  404a6c:	ldp	x25, x26, [sp, #64]
  404a70:	ldp	x27, x28, [sp, #80]
  404a74:	ldp	x29, x30, [sp], #160
  404a78:	ret
  404a7c:	ldr	x19, [sp, #96]
  404a80:	mov	w1, w26
  404a84:	mov	x0, x19
  404a88:	bl	404324 <ferror@plt+0x27d4>
  404a8c:	str	x0, [sp, #96]
  404a90:	cbz	x19, 404b1c <ferror@plt+0x2fcc>
  404a94:	ldr	x2, [sp, #104]
  404a98:	mov	x1, x27
  404a9c:	mov	x0, x19
  404aa0:	bl	404278 <ferror@plt+0x2728>
  404aa4:	cbnz	w0, 404b04 <ferror@plt+0x2fb4>
  404aa8:	ldr	w19, [sp, #140]
  404aac:	str	w19, [sp, #144]
  404ab0:	mov	w0, #0x1                   	// #1
  404ab4:	str	w0, [sp, #148]
  404ab8:	ldr	x25, [sp, #152]
  404abc:	mov	w1, #0x2d                  	// #45
  404ac0:	mov	x0, x25
  404ac4:	bl	404324 <ferror@plt+0x27d4>
  404ac8:	mov	x24, x0
  404acc:	cbz	x0, 404a18 <ferror@plt+0x2ec8>
  404ad0:	mov	w1, w26
  404ad4:	mov	x0, x25
  404ad8:	bl	404324 <ferror@plt+0x27d4>
  404adc:	mov	x25, x0
  404ae0:	cmp	x0, #0x0
  404ae4:	cset	w28, eq  // eq = none
  404ae8:	cmp	w28, #0x0
  404aec:	mov	w3, w19
  404af0:	ccmp	x24, x0, #0x0, eq  // eq = none
  404af4:	b.cc	4049a4 <ferror@plt+0x2e54>  // b.lo, b.ul, b.last
  404af8:	ldr	w4, [sp, #148]
  404afc:	mov	x5, #0x1                   	// #1
  404b00:	b	404a50 <ferror@plt+0x2f00>
  404b04:	mov	w0, #0x1                   	// #1
  404b08:	b	404a60 <ferror@plt+0x2f10>
  404b0c:	mov	w0, #0x1                   	// #1
  404b10:	b	404a60 <ferror@plt+0x2f10>
  404b14:	mov	w0, #0x1                   	// #1
  404b18:	b	404a60 <ferror@plt+0x2f10>
  404b1c:	ldr	x1, [sp, #152]
  404b20:	mov	w0, #0x0                   	// #0
  404b24:	cbz	x1, 404a60 <ferror@plt+0x2f10>
  404b28:	ldrsb	w0, [x1]
  404b2c:	cmp	w0, #0x0
  404b30:	cset	w0, ne  // ne = any
  404b34:	b	404a60 <ferror@plt+0x2f10>
  404b38:	mov	x12, #0x2060                	// #8288
  404b3c:	sub	sp, sp, x12
  404b40:	stp	x29, x30, [sp]
  404b44:	mov	x29, sp
  404b48:	stp	x19, x20, [sp, #16]
  404b4c:	add	x19, sp, #0x60
  404b50:	mov	x4, x1
  404b54:	mov	w3, w0
  404b58:	adrp	x2, 405000 <ferror@plt+0x34b0>
  404b5c:	add	x2, x2, #0x900
  404b60:	mov	x1, #0x2000                	// #8192
  404b64:	mov	x0, x19
  404b68:	bl	4017d0 <snprintf@plt>
  404b6c:	mov	w1, #0x0                   	// #0
  404b70:	mov	x0, x19
  404b74:	bl	401830 <open@plt>
  404b78:	mov	x19, #0x0                   	// #0
  404b7c:	tbnz	w0, #31, 404c8c <ferror@plt+0x313c>
  404b80:	stp	x21, x22, [sp, #32]
  404b84:	stp	x23, x24, [sp, #48]
  404b88:	str	x25, [sp, #64]
  404b8c:	mov	w21, w0
  404b90:	add	x20, sp, #0x60
  404b94:	mov	x19, #0x2000                	// #8192
  404b98:	mov	x2, x19
  404b9c:	mov	w1, #0x0                   	// #0
  404ba0:	mov	x0, x20
  404ba4:	bl	401890 <memset@plt>
  404ba8:	mov	x22, #0x0                   	// #0
  404bac:	mov	w23, #0x0                   	// #0
  404bb0:	mov	x25, #0xb280                	// #45696
  404bb4:	movk	x25, #0xee6, lsl #16
  404bb8:	add	x24, sp, #0x50
  404bbc:	b	404c1c <ferror@plt+0x30cc>
  404bc0:	tbz	x0, #63, 404be0 <ferror@plt+0x3090>
  404bc4:	bl	401ae0 <__errno_location@plt>
  404bc8:	ldr	w0, [x0]
  404bcc:	cmp	w0, #0xb
  404bd0:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404bd4:	b.ne	404be0 <ferror@plt+0x3090>  // b.any
  404bd8:	cmp	w23, #0x4
  404bdc:	b.le	404c00 <ferror@plt+0x30b0>
  404be0:	mov	x19, #0x0                   	// #0
  404be4:	cbz	x22, 404c78 <ferror@plt+0x3128>
  404be8:	cmp	x22, #0x0
  404bec:	b.le	404ca4 <ferror@plt+0x3154>
  404bf0:	add	x1, sp, #0x60
  404bf4:	add	x3, x22, x1
  404bf8:	mov	w0, #0x20                  	// #32
  404bfc:	b	404c54 <ferror@plt+0x3104>
  404c00:	add	w23, w23, #0x1
  404c04:	str	xzr, [sp, #80]
  404c08:	str	x25, [sp, #88]
  404c0c:	mov	x1, #0x0                   	// #0
  404c10:	mov	x0, x24
  404c14:	bl	4019f0 <nanosleep@plt>
  404c18:	cbz	x19, 404be8 <ferror@plt+0x3098>
  404c1c:	mov	x2, x19
  404c20:	mov	x1, x20
  404c24:	mov	w0, w21
  404c28:	bl	401a70 <read@plt>
  404c2c:	cmp	x0, #0x0
  404c30:	b.le	404bc0 <ferror@plt+0x3070>
  404c34:	sub	x19, x19, x0
  404c38:	add	x20, x20, x0
  404c3c:	add	x22, x22, x0
  404c40:	mov	w23, #0x0                   	// #0
  404c44:	b	404c18 <ferror@plt+0x30c8>
  404c48:	add	x1, x1, #0x1
  404c4c:	cmp	x1, x3
  404c50:	b.eq	404c64 <ferror@plt+0x3114>  // b.none
  404c54:	ldrsb	w2, [x1]
  404c58:	cbnz	w2, 404c48 <ferror@plt+0x30f8>
  404c5c:	strb	w0, [x1]
  404c60:	b	404c48 <ferror@plt+0x30f8>
  404c64:	add	x0, sp, #0x5f
  404c68:	strb	wzr, [x0, x22]
  404c6c:	add	x0, sp, #0x60
  404c70:	bl	4018e0 <strdup@plt>
  404c74:	mov	x19, x0
  404c78:	mov	w0, w21
  404c7c:	bl	401900 <close@plt>
  404c80:	ldp	x21, x22, [sp, #32]
  404c84:	ldp	x23, x24, [sp, #48]
  404c88:	ldr	x25, [sp, #64]
  404c8c:	mov	x0, x19
  404c90:	ldp	x19, x20, [sp, #16]
  404c94:	ldp	x29, x30, [sp]
  404c98:	mov	x12, #0x2060                	// #8288
  404c9c:	add	sp, sp, x12
  404ca0:	ret
  404ca4:	mov	x19, #0x0                   	// #0
  404ca8:	b	404c78 <ferror@plt+0x3128>
  404cac:	mov	x12, #0x1020                	// #4128
  404cb0:	sub	sp, sp, x12
  404cb4:	stp	x29, x30, [sp]
  404cb8:	mov	x29, sp
  404cbc:	str	x19, [sp, #16]
  404cc0:	mov	w2, w0
  404cc4:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404cc8:	add	x1, x1, #0x910
  404ccc:	add	x0, sp, #0x20
  404cd0:	bl	401780 <sprintf@plt>
  404cd4:	mov	x0, #0x8                   	// #8
  404cd8:	bl	401820 <malloc@plt>
  404cdc:	mov	x19, x0
  404ce0:	cbz	x0, 404d0c <ferror@plt+0x31bc>
  404ce4:	add	x0, sp, #0x20
  404ce8:	bl	401790 <opendir@plt>
  404cec:	str	x0, [x19]
  404cf0:	cbz	x0, 404d0c <ferror@plt+0x31bc>
  404cf4:	mov	x0, x19
  404cf8:	ldr	x19, [sp, #16]
  404cfc:	ldp	x29, x30, [sp]
  404d00:	mov	x12, #0x1020                	// #4128
  404d04:	add	sp, sp, x12
  404d08:	ret
  404d0c:	mov	x0, x19
  404d10:	bl	4019e0 <free@plt>
  404d14:	mov	x19, #0x0                   	// #0
  404d18:	b	404cf4 <ferror@plt+0x31a4>
  404d1c:	stp	x29, x30, [sp, #-32]!
  404d20:	mov	x29, sp
  404d24:	str	x19, [sp, #16]
  404d28:	mov	x19, x0
  404d2c:	cbz	x0, 404d3c <ferror@plt+0x31ec>
  404d30:	ldr	x0, [x0]
  404d34:	cbz	x0, 404d3c <ferror@plt+0x31ec>
  404d38:	bl	4018f0 <closedir@plt>
  404d3c:	mov	x0, x19
  404d40:	bl	4019e0 <free@plt>
  404d44:	ldr	x19, [sp, #16]
  404d48:	ldp	x29, x30, [sp], #32
  404d4c:	ret
  404d50:	cmp	x0, #0x0
  404d54:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d58:	b.eq	404e30 <ferror@plt+0x32e0>  // b.none
  404d5c:	stp	x29, x30, [sp, #-80]!
  404d60:	mov	x29, sp
  404d64:	stp	x19, x20, [sp, #16]
  404d68:	stp	x21, x22, [sp, #32]
  404d6c:	stp	x23, x24, [sp, #48]
  404d70:	mov	x21, x0
  404d74:	mov	x20, x1
  404d78:	str	wzr, [x1]
  404d7c:	bl	401ae0 <__errno_location@plt>
  404d80:	mov	x22, x0
  404d84:	str	wzr, [x0]
  404d88:	add	x24, sp, #0x48
  404d8c:	mov	w23, #0xa                   	// #10
  404d90:	b	404dc0 <ferror@plt+0x3270>
  404d94:	ldr	w1, [x22]
  404d98:	mov	w0, #0x1                   	// #1
  404d9c:	cmp	w1, #0x0
  404da0:	cneg	w0, w0, ne  // ne = any
  404da4:	ldp	x19, x20, [sp, #16]
  404da8:	ldp	x21, x22, [sp, #32]
  404dac:	ldp	x23, x24, [sp, #48]
  404db0:	ldp	x29, x30, [sp], #80
  404db4:	ret
  404db8:	ldr	w0, [x20]
  404dbc:	cbnz	w0, 404e28 <ferror@plt+0x32d8>
  404dc0:	ldr	x0, [x21]
  404dc4:	bl	4018d0 <readdir@plt>
  404dc8:	mov	x19, x0
  404dcc:	cbz	x0, 404d94 <ferror@plt+0x3244>
  404dd0:	bl	4019b0 <__ctype_b_loc@plt>
  404dd4:	ldrb	w1, [x19, #19]
  404dd8:	ldr	x2, [x0]
  404ddc:	ldrh	w2, [x2, x1, lsl #1]
  404de0:	tbz	w2, #11, 404db8 <ferror@plt+0x3268>
  404de4:	str	wzr, [x22]
  404de8:	add	x19, x19, #0x13
  404dec:	mov	w2, w23
  404df0:	mov	x1, x24
  404df4:	mov	x0, x19
  404df8:	bl	4019c0 <strtol@plt>
  404dfc:	str	w0, [x20]
  404e00:	ldr	w0, [x22]
  404e04:	cbnz	w0, 404e38 <ferror@plt+0x32e8>
  404e08:	ldr	x0, [sp, #72]
  404e0c:	cmp	x19, x0
  404e10:	b.eq	404e40 <ferror@plt+0x32f0>  // b.none
  404e14:	cbz	x0, 404db8 <ferror@plt+0x3268>
  404e18:	ldrsb	w0, [x0]
  404e1c:	cbz	w0, 404db8 <ferror@plt+0x3268>
  404e20:	mov	w0, #0xffffffff            	// #-1
  404e24:	b	404da4 <ferror@plt+0x3254>
  404e28:	mov	w0, #0x0                   	// #0
  404e2c:	b	404da4 <ferror@plt+0x3254>
  404e30:	mov	w0, #0xffffffea            	// #-22
  404e34:	ret
  404e38:	mov	w0, #0xffffffff            	// #-1
  404e3c:	b	404da4 <ferror@plt+0x3254>
  404e40:	mov	w0, #0xffffffff            	// #-1
  404e44:	b	404da4 <ferror@plt+0x3254>
  404e48:	stp	x29, x30, [sp, #-16]!
  404e4c:	mov	x29, sp
  404e50:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404e54:	add	x1, x1, #0x920
  404e58:	bl	404b38 <ferror@plt+0x2fe8>
  404e5c:	ldp	x29, x30, [sp], #16
  404e60:	ret
  404e64:	stp	x29, x30, [sp, #-16]!
  404e68:	mov	x29, sp
  404e6c:	adrp	x1, 405000 <ferror@plt+0x34b0>
  404e70:	add	x1, x1, #0x928
  404e74:	bl	404b38 <ferror@plt+0x2fe8>
  404e78:	ldp	x29, x30, [sp], #16
  404e7c:	ret
  404e80:	stp	x29, x30, [sp, #-32]!
  404e84:	mov	x29, sp
  404e88:	str	x19, [sp, #16]
  404e8c:	mov	x1, #0x18                  	// #24
  404e90:	mov	x0, #0x1                   	// #1
  404e94:	bl	4018c0 <calloc@plt>
  404e98:	mov	x19, x0
  404e9c:	cbz	x0, 404ec4 <ferror@plt+0x3374>
  404ea0:	adrp	x0, 405000 <ferror@plt+0x34b0>
  404ea4:	add	x0, x0, #0x930
  404ea8:	bl	401790 <opendir@plt>
  404eac:	str	x0, [x19]
  404eb0:	cbz	x0, 404ec4 <ferror@plt+0x3374>
  404eb4:	mov	x0, x19
  404eb8:	ldr	x19, [sp, #16]
  404ebc:	ldp	x29, x30, [sp], #32
  404ec0:	ret
  404ec4:	mov	x0, x19
  404ec8:	bl	4019e0 <free@plt>
  404ecc:	mov	x19, #0x0                   	// #0
  404ed0:	b	404eb4 <ferror@plt+0x3364>
  404ed4:	stp	x29, x30, [sp, #-32]!
  404ed8:	mov	x29, sp
  404edc:	str	x19, [sp, #16]
  404ee0:	mov	x19, x0
  404ee4:	cbz	x0, 404ef4 <ferror@plt+0x33a4>
  404ee8:	ldr	x0, [x0]
  404eec:	cbz	x0, 404ef4 <ferror@plt+0x33a4>
  404ef0:	bl	4018f0 <closedir@plt>
  404ef4:	mov	x0, x19
  404ef8:	bl	4019e0 <free@plt>
  404efc:	ldr	x19, [sp, #16]
  404f00:	ldp	x29, x30, [sp], #32
  404f04:	ret
  404f08:	str	x1, [x0, #8]
  404f0c:	cmp	x1, #0x0
  404f10:	cset	w2, ne  // ne = any
  404f14:	ldrb	w1, [x0, #20]
  404f18:	bfxil	w1, w2, #0, #1
  404f1c:	strb	w1, [x0, #20]
  404f20:	ret
  404f24:	str	w1, [x0, #16]
  404f28:	ldrb	w1, [x0, #20]
  404f2c:	orr	w1, w1, #0x2
  404f30:	strb	w1, [x0, #20]
  404f34:	ret
  404f38:	cmp	x0, #0x0
  404f3c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f40:	b.eq	405110 <ferror@plt+0x35c0>  // b.none
  404f44:	mov	x12, #0x2160                	// #8544
  404f48:	sub	sp, sp, x12
  404f4c:	stp	x29, x30, [sp]
  404f50:	mov	x29, sp
  404f54:	stp	x19, x20, [sp, #16]
  404f58:	stp	x21, x22, [sp, #32]
  404f5c:	stp	x23, x24, [sp, #48]
  404f60:	stp	x25, x26, [sp, #64]
  404f64:	mov	x20, x0
  404f68:	mov	x25, x1
  404f6c:	str	wzr, [x1]
  404f70:	bl	401ae0 <__errno_location@plt>
  404f74:	mov	x23, x0
  404f78:	adrp	x24, 405000 <ferror@plt+0x34b0>
  404f7c:	add	x24, x24, #0x938
  404f80:	add	x22, sp, #0x160
  404f84:	adrp	x26, 405000 <ferror@plt+0x34b0>
  404f88:	add	x26, x26, #0x940
  404f8c:	str	wzr, [x23]
  404f90:	ldr	x0, [x20]
  404f94:	bl	4018d0 <readdir@plt>
  404f98:	mov	x19, x0
  404f9c:	cbz	x0, 4050b4 <ferror@plt+0x3564>
  404fa0:	bl	4019b0 <__ctype_b_loc@plt>
  404fa4:	ldrb	w1, [x19, #19]
  404fa8:	ldr	x0, [x0]
  404fac:	ldrh	w0, [x0, x1, lsl #1]
  404fb0:	tbz	w0, #11, 404f8c <ferror@plt+0x343c>
  404fb4:	ldrb	w0, [x20, #20]
  404fb8:	tbnz	w0, #1, 4050c8 <ferror@plt+0x3578>
  404fbc:	ldrb	w0, [x20, #20]
  404fc0:	tbz	w0, #0, 405050 <ferror@plt+0x3500>
  404fc4:	add	x3, x19, #0x13
  404fc8:	mov	x2, x24
  404fcc:	mov	x1, #0x2000                	// #8192
  404fd0:	mov	x0, x22
  404fd4:	bl	4017d0 <snprintf@plt>
  404fd8:	ldr	x0, [x20]
  404fdc:	bl	401a50 <dirfd@plt>
  404fe0:	mov	w2, #0x80000               	// #524288
  404fe4:	mov	x1, x22
  404fe8:	bl	401ac0 <openat@plt>
  404fec:	tbnz	w0, #31, 404f8c <ferror@plt+0x343c>
  404ff0:	mov	x1, x26
  404ff4:	bl	4018a0 <fdopen@plt>
  404ff8:	mov	x21, x0
  404ffc:	cbz	x0, 404f8c <ferror@plt+0x343c>
  405000:	mov	x2, x0
  405004:	mov	w1, #0x2000                	// #8192
  405008:	mov	x0, x22
  40500c:	bl	401b10 <fgets@plt>
  405010:	str	x0, [sp, #88]
  405014:	mov	x0, x21
  405018:	bl	401800 <fclose@plt>
  40501c:	ldr	x0, [sp, #88]
  405020:	cbz	x0, 404f8c <ferror@plt+0x343c>
  405024:	add	x2, sp, #0x60
  405028:	adrp	x1, 405000 <ferror@plt+0x34b0>
  40502c:	add	x1, x1, #0x948
  405030:	mov	x0, x22
  405034:	bl	401a90 <__isoc99_sscanf@plt>
  405038:	cmp	w0, #0x1
  40503c:	b.ne	404f8c <ferror@plt+0x343c>  // b.any
  405040:	ldr	x1, [x20, #8]
  405044:	add	x0, sp, #0x60
  405048:	bl	401990 <strcmp@plt>
  40504c:	cbnz	w0, 404f8c <ferror@plt+0x343c>
  405050:	str	xzr, [sp, #88]
  405054:	str	wzr, [x23]
  405058:	add	x19, x19, #0x13
  40505c:	mov	w2, #0xa                   	// #10
  405060:	add	x1, sp, #0x58
  405064:	mov	x0, x19
  405068:	bl	4019c0 <strtol@plt>
  40506c:	str	w0, [x25]
  405070:	ldr	w0, [x23]
  405074:	cbnz	w0, 405100 <ferror@plt+0x35b0>
  405078:	ldr	x1, [sp, #88]
  40507c:	cmp	x19, x1
  405080:	b.eq	405108 <ferror@plt+0x35b8>  // b.none
  405084:	cbz	x1, 405094 <ferror@plt+0x3544>
  405088:	ldrsb	w0, [x1]
  40508c:	cmp	w0, #0x0
  405090:	csetm	w0, ne  // ne = any
  405094:	ldp	x19, x20, [sp, #16]
  405098:	ldp	x21, x22, [sp, #32]
  40509c:	ldp	x23, x24, [sp, #48]
  4050a0:	ldp	x25, x26, [sp, #64]
  4050a4:	ldp	x29, x30, [sp]
  4050a8:	mov	x12, #0x2160                	// #8544
  4050ac:	add	sp, sp, x12
  4050b0:	ret
  4050b4:	ldr	w1, [x23]
  4050b8:	mov	w0, #0x1                   	// #1
  4050bc:	cmp	w1, #0x0
  4050c0:	cneg	w0, w0, ne  // ne = any
  4050c4:	b	405094 <ferror@plt+0x3544>
  4050c8:	ldr	x0, [x20]
  4050cc:	bl	401a50 <dirfd@plt>
  4050d0:	mov	w4, #0x0                   	// #0
  4050d4:	mov	x3, x22
  4050d8:	add	x2, x19, #0x13
  4050dc:	mov	w1, w0
  4050e0:	mov	w0, #0x0                   	// #0
  4050e4:	bl	401b40 <__fxstatat@plt>
  4050e8:	cbnz	w0, 404f8c <ferror@plt+0x343c>
  4050ec:	ldr	w1, [x20, #16]
  4050f0:	ldr	w0, [sp, #376]
  4050f4:	cmp	w1, w0
  4050f8:	b.eq	404fbc <ferror@plt+0x346c>  // b.none
  4050fc:	b	404f8c <ferror@plt+0x343c>
  405100:	neg	w0, w0
  405104:	b	405094 <ferror@plt+0x3544>
  405108:	mov	w0, #0xffffffff            	// #-1
  40510c:	b	405094 <ferror@plt+0x3544>
  405110:	mov	w0, #0xffffffea            	// #-22
  405114:	ret
  405118:	stp	x29, x30, [sp, #-64]!
  40511c:	mov	x29, sp
  405120:	stp	x19, x20, [sp, #16]
  405124:	adrp	x20, 416000 <ferror@plt+0x144b0>
  405128:	add	x20, x20, #0xdf0
  40512c:	stp	x21, x22, [sp, #32]
  405130:	adrp	x21, 416000 <ferror@plt+0x144b0>
  405134:	add	x21, x21, #0xde8
  405138:	sub	x20, x20, x21
  40513c:	mov	w22, w0
  405140:	stp	x23, x24, [sp, #48]
  405144:	mov	x23, x1
  405148:	mov	x24, x2
  40514c:	bl	4016b0 <memcpy@plt-0x40>
  405150:	cmp	xzr, x20, asr #3
  405154:	b.eq	405180 <ferror@plt+0x3630>  // b.none
  405158:	asr	x20, x20, #3
  40515c:	mov	x19, #0x0                   	// #0
  405160:	ldr	x3, [x21, x19, lsl #3]
  405164:	mov	x2, x24
  405168:	add	x19, x19, #0x1
  40516c:	mov	x1, x23
  405170:	mov	w0, w22
  405174:	blr	x3
  405178:	cmp	x20, x19
  40517c:	b.ne	405160 <ferror@plt+0x3610>  // b.any
  405180:	ldp	x19, x20, [sp, #16]
  405184:	ldp	x21, x22, [sp, #32]
  405188:	ldp	x23, x24, [sp, #48]
  40518c:	ldp	x29, x30, [sp], #64
  405190:	ret
  405194:	nop
  405198:	ret
  40519c:	nop
  4051a0:	adrp	x2, 417000 <ferror@plt+0x154b0>
  4051a4:	mov	x1, #0x0                   	// #0
  4051a8:	ldr	x2, [x2, #576]
  4051ac:	b	4017a0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004051b0 <.fini>:
  4051b0:	stp	x29, x30, [sp, #-16]!
  4051b4:	mov	x29, sp
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	ret
