
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001047c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab0  08010610  08010610  00020610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080110c0  080110c0  0003024c  2**0
                  CONTENTS
  4 .ARM          00000008  080110c0  080110c0  000210c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080110c8  080110c8  0003024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080110c8  080110c8  000210c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080110cc  080110cc  000210cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  080110d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003024c  2**0
                  CONTENTS
 10 .bss          000052a8  2000024c  2000024c  0003024c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200054f4  200054f4  0003024c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002246c  00000000  00000000  0003027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d9a  00000000  00000000  000526e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a40  00000000  00000000  00057488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001848  00000000  00000000  00058ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007260  00000000  00000000  0005a710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f01a  00000000  00000000  00061970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d20cc  00000000  00000000  0008098a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152a56  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ff8  00000000  00000000  00152aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000024c 	.word	0x2000024c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080105f4 	.word	0x080105f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000250 	.word	0x20000250
 80001cc:	080105f4 	.word	0x080105f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*24)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*24)+CYCLE_RESET);
 8000eb4:	f44f 731f 	mov.w	r3, #636	; 0x27c
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <ws2812NumOn+0x20>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <ws2812NumOn+0x24>)
 8000ebe:	f005 fa1f 	bl	8006300 <HAL_TIM_PWM_Start_DMA>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000268 	.word	0x20000268
 8000ed0:	20000940 	.word	0x20000940

08000ed4 <ws2812SetColor>:


void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b09d      	sub	sp, #116	; 0x74
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	4608      	mov	r0, r1
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	70fb      	strb	r3, [r7, #3]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	70bb      	strb	r3, [r7, #2]
 8000eea:	4613      	mov	r3, r2
 8000eec:	707b      	strb	r3, [r7, #1]
	uint32_t buf[TOTALNUM];

	buf[index] = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000eee:	78bb      	ldrb	r3, [r7, #2]
 8000ef0:	021a      	lsls	r2, r3, #8
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	021a      	lsls	r2, r3, #8
 8000ef8:	787b      	ldrb	r3, [r7, #1]
 8000efa:	4413      	add	r3, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	3370      	adds	r3, #112	; 0x70
 8000f04:	443b      	add	r3, r7
 8000f06:	f843 2c64 	str.w	r2, [r3, #-100]

	for(int i=0;i<24;i++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f0e:	e02c      	b.n	8000f6a <ws2812SetColor+0x96>
	{
		if(buf[index]&(1<<i)) {g_led_data[(TOTALNUM-index)*24-i] = BIT_HIGH;}
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	3370      	adds	r3, #112	; 0x70
 8000f16:	443b      	add	r3, r7
 8000f18:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000f20:	fa01 f202 	lsl.w	r2, r1, r2
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d00e      	beq.n	8000f48 <ws2812SetColor+0x74>
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	0092      	lsls	r2, r2, #2
 8000f30:	1a9b      	subs	r3, r3, r2
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	461a      	mov	r2, r3
 8000f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <ws2812SetColor+0xac>)
 8000f40:	2143      	movs	r1, #67	; 0x43
 8000f42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f46:	e00d      	b.n	8000f64 <ws2812SetColor+0x90>
		else {g_led_data[(TOTALNUM-index)*24-i] = BIT_LOW;}
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	461a      	mov	r2, r3
 8000f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f5c:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <ws2812SetColor+0xac>)
 8000f5e:	2121      	movs	r1, #33	; 0x21
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<24;i++)
 8000f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f66:	3301      	adds	r3, #1
 8000f68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f6c:	2b17      	cmp	r3, #23
 8000f6e:	ddcf      	ble.n	8000f10 <ws2812SetColor+0x3c>
	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3774      	adds	r7, #116	; 0x74
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000268 	.word	0x20000268

08000f84 <ws2812AllColor>:


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	71bb      	strb	r3, [r7, #6]
 8000f92:	4613      	mov	r3, r2
 8000f94:	717b      	strb	r3, [r7, #5]
	uint32_t buf;

	buf = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	021a      	lsls	r2, r3, #8
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	021a      	lsls	r2, r3, #8
 8000fa0:	797b      	ldrb	r3, [r7, #5]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000fa6:	2318      	movs	r3, #24
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	e02d      	b.n	8001008 <ws2812AllColor+0x84>
	{
		for(int i=0;i<24;i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	e024      	b.n	8000ffc <ws2812AllColor+0x78>
		{
			if(buf&(1<<i)) {g_led_data[(j*24)-i] = BIT_HIGH;}
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00c      	beq.n	8000fde <ws2812AllColor+0x5a>
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	4a11      	ldr	r2, [pc, #68]	; (800101c <ws2812AllColor+0x98>)
 8000fd6:	2143      	movs	r1, #67	; 0x43
 8000fd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000fdc:	e00b      	b.n	8000ff6 <ws2812AllColor+0x72>
			else {g_led_data[(j*24)-i] = BIT_LOW;}
 8000fde:	697a      	ldr	r2, [r7, #20]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	4a0b      	ldr	r2, [pc, #44]	; (800101c <ws2812AllColor+0x98>)
 8000ff0:	2121      	movs	r1, #33	; 0x21
 8000ff2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<24;i++)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	2b17      	cmp	r3, #23
 8001000:	ddd7      	ble.n	8000fb2 <ws2812AllColor+0x2e>
	for(int j=TOTALNUM;j>0;j--)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3b01      	subs	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2b00      	cmp	r3, #0
 800100c:	dcce      	bgt.n	8000fac <ws2812AllColor+0x28>
		}
	}
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	20000268 	.word	0x20000268

08001020 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <MX_CAN1_Init+0x64>)
 8001026:	4a18      	ldr	r2, [pc, #96]	; (8001088 <MX_CAN1_Init+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <MX_CAN1_Init+0x64>)
 800102c:	2206      	movs	r2, #6
 800102e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MX_CAN1_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <MX_CAN1_Init+0x64>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MX_CAN1_Init+0x64>)
 800103e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001042:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MX_CAN1_Init+0x64>)
 8001046:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800104a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <MX_CAN1_Init+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <MX_CAN1_Init+0x64>)
 8001054:	2201      	movs	r2, #1
 8001056:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <MX_CAN1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <MX_CAN1_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <MX_CAN1_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <MX_CAN1_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	; (8001084 <MX_CAN1_Init+0x64>)
 8001072:	f002 fc5f 	bl	8003934 <HAL_CAN_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800107c:	f001 fd1e 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200007b0 	.word	0x200007b0
 8001088:	40006400 	.word	0x40006400

0800108c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a1d      	ldr	r2, [pc, #116]	; (8001120 <HAL_CAN_MspInit+0x94>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d134      	bne.n	8001118 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010bc:	6413      	str	r3, [r2, #64]	; 0x40
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a14      	ldr	r2, [pc, #80]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f8:	2309      	movs	r3, #9
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <HAL_CAN_MspInit+0x9c>)
 8001104:	f003 ffc4 	bl	8005090 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2014      	movs	r0, #20
 800110e:	f003 fb85 	bl	800481c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001112:	2014      	movs	r0, #20
 8001114:	f003 fb9e 	bl	8004854 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001118:	bf00      	nop
 800111a:	3728      	adds	r7, #40	; 0x28
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40006400 	.word	0x40006400
 8001124:	40023800 	.word	0x40023800
 8001128:	40020400 	.word	0x40020400

0800112c <CanInit>:
}

/* USER CODE BEGIN 1 */

void CanInit(uint32_t id, uint32_t mask)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8001136:	4b23      	ldr	r3, [pc, #140]	; (80011c4 <CanInit+0x98>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800113c:	4b21      	ldr	r3, [pc, #132]	; (80011c4 <CanInit+0x98>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001142:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <CanInit+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id<<3)>>16;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	0c1b      	lsrs	r3, r3, #16
 800114e:	4a1d      	ldr	r2, [pc, #116]	; (80011c4 <CanInit+0x98>)
 8001150:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(0x1<<2);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	b29b      	uxth	r3, r3
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	4a19      	ldr	r2, [pc, #100]	; (80011c4 <CanInit+0x98>)
 800115e:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	0c1b      	lsrs	r3, r3, #16
 8001166:	4a17      	ldr	r2, [pc, #92]	; (80011c4 <CanInit+0x98>)
 8001168:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(0x1<<2);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	00db      	lsls	r3, r3, #3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <CanInit+0x98>)
 8001176:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <CanInit+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <CanInit+0x98>)
 8001180:	2201      	movs	r2, #1
 8001182:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8001184:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <CanInit+0x98>)
 8001186:	2200      	movs	r2, #0
 8001188:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800118a:	480f      	ldr	r0, [pc, #60]	; (80011c8 <CanInit+0x9c>)
 800118c:	f002 fdae 	bl	8003cec <HAL_CAN_Start>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <CanInit+0x6e>
 8001196:	f001 fc91 	bl	8002abc <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800119a:	2102      	movs	r1, #2
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <CanInit+0x9c>)
 800119e:	f003 f80b 	bl	80041b8 <HAL_CAN_ActivateNotification>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d000      	beq.n	80011aa <CanInit+0x7e>
 80011a8:	e7fe      	b.n	80011a8 <CanInit+0x7c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80011aa:	4906      	ldr	r1, [pc, #24]	; (80011c4 <CanInit+0x98>)
 80011ac:	4806      	ldr	r0, [pc, #24]	; (80011c8 <CanInit+0x9c>)
 80011ae:	f002 fcbd 	bl	8003b2c <HAL_CAN_ConfigFilter>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <CanInit+0x90>
    {
		/* Filter configuration Error */
		Error_Handler();
 80011b8:	f001 fc80 	bl	8002abc <Error_Handler>
    }
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000788 	.word	0x20000788
 80011c8:	200007b0 	.word	0x200007b0

080011cc <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	; 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	4611      	mov	r1, r2
 80011d8:	461a      	mov	r2, r3
 80011da:	460b      	mov	r3, r1
 80011dc:	71fb      	strb	r3, [r7, #7]
 80011de:	4613      	mov	r3, r2
 80011e0:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <sendCan+0x2c>
 80011f4:	2304      	movs	r3, #4
 80011f6:	e000      	b.n	80011fa <sendCan+0x2e>
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8001206:	480e      	ldr	r0, [pc, #56]	; (8001240 <sendCan+0x74>)
 8001208:	f002 fe8f 	bl	8003f2a <HAL_CAN_GetTxMailboxesFreeLevel>
 800120c:	4603      	mov	r3, r0
 800120e:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00d      	beq.n	8001232 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	f107 0114 	add.w	r1, r7, #20
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4807      	ldr	r0, [pc, #28]	; (8001240 <sendCan+0x74>)
 8001222:	f002 fda7 	bl	8003d74 <HAL_CAN_AddTxMessage>
 8001226:	4603      	mov	r3, r0
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 800122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122c:	2b00      	cmp	r3, #0
 800122e:	d000      	beq.n	8001232 <sendCan+0x66>
 8001230:	e7fe      	b.n	8001230 <sendCan+0x64>
    }
    osDelay(1);
 8001232:	2001      	movs	r0, #1
 8001234:	f007 ffaf 	bl	8009196 <osDelay>
}
 8001238:	bf00      	nop
 800123a:	3730      	adds	r7, #48	; 0x30
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200007b0 	.word	0x200007b0

08001244 <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	460b      	mov	r3, r1
 8001252:	80bb      	strh	r3, [r7, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]

	switch (len) {
 8001260:	7e3b      	ldrb	r3, [r7, #24]
 8001262:	3b01      	subs	r3, #1
 8001264:	2b03      	cmp	r3, #3
 8001266:	d817      	bhi.n	8001298 <SDOMsg+0x54>
 8001268:	a201      	add	r2, pc, #4	; (adr r2, 8001270 <SDOMsg+0x2c>)
 800126a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126e:	bf00      	nop
 8001270:	08001281 	.word	0x08001281
 8001274:	08001287 	.word	0x08001287
 8001278:	0800128d 	.word	0x0800128d
 800127c:	08001293 	.word	0x08001293
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8001280:	232f      	movs	r3, #47	; 0x2f
 8001282:	723b      	strb	r3, [r7, #8]
 8001284:	e008      	b.n	8001298 <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 8001286:	232b      	movs	r3, #43	; 0x2b
 8001288:	723b      	strb	r3, [r7, #8]
 800128a:	e005      	b.n	8001298 <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 800128c:	2327      	movs	r3, #39	; 0x27
 800128e:	723b      	strb	r3, [r7, #8]
 8001290:	e002      	b.n	8001298 <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 8001292:	2323      	movs	r3, #35	; 0x23
 8001294:	723b      	strb	r3, [r7, #8]
 8001296:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	3301      	adds	r3, #1
 800129e:	88ba      	ldrh	r2, [r7, #4]
 80012a0:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	3304      	adds	r3, #4
 80012ac:	7e3a      	ldrb	r2, [r7, #24]
 80012ae:	4639      	mov	r1, r7
 80012b0:	4618      	mov	r0, r3
 80012b2:	f00b f96e 	bl	800c592 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80012bc:	4618      	mov	r0, r3
 80012be:	f107 0108 	add.w	r1, r7, #8
 80012c2:	2300      	movs	r3, #0
 80012c4:	2208      	movs	r2, #8
 80012c6:	f7ff ff81 	bl	80011cc <sendCan>
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop

080012d4 <NMT_Mode>:

void NMT_Mode(uint8_t command, uint8_t Node_id)// command 1= pre-operation, 2=operation
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 80012e4:	2300      	movs	r3, #0
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]


	if(command == 1){buf[0]=0x80;}//enter nmt pre-operational command
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d102      	bne.n	80012f8 <NMT_Mode+0x24>
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	723b      	strb	r3, [r7, #8]
 80012f6:	e001      	b.n	80012fc <NMT_Mode+0x28>
	else{buf[0]=0x01;}//enter nmt operational command for PDO operation
 80012f8:	2301      	movs	r3, #1
 80012fa:	723b      	strb	r3, [r7, #8]
	buf[1]=Node_id;//node id
 80012fc:	79bb      	ldrb	r3, [r7, #6]
 80012fe:	727b      	strb	r3, [r7, #9]

	sendCan(0, buf, 8, 0);
 8001300:	f107 0108 	add.w	r1, r7, #8
 8001304:	2300      	movs	r3, #0
 8001306:	2208      	movs	r2, #8
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff ff5f 	bl	80011cc <sendCan>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <PDOMapping>:


int PDOMapping(uint8_t Node_id, uint16_t PDO_index, MappingPar Param, uint8_t Num_entry)//entry rr
{
 8001318:	b082      	sub	sp, #8
 800131a:	b590      	push	{r4, r7, lr}
 800131c:	b089      	sub	sp, #36	; 0x24
 800131e:	af02      	add	r7, sp, #8
 8001320:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001324:	e884 000c 	stmia.w	r4, {r2, r3}
 8001328:	4603      	mov	r3, r0
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	460b      	mov	r3, r1
 800132e:	80bb      	strh	r3, [r7, #4]
	uint32_t tmp = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
	uint16_t tmp_TxRx = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	82fb      	strh	r3, [r7, #22]
	uint8_t type = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	757b      	strb	r3, [r7, #21]

	if(Num_entry>=5){printf("Num_entry error: %d\n", Num_entry); return 0;}
 800133c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001340:	2b04      	cmp	r3, #4
 8001342:	d907      	bls.n	8001354 <PDOMapping+0x3c>
 8001344:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001348:	4619      	mov	r1, r3
 800134a:	4858      	ldr	r0, [pc, #352]	; (80014ac <PDOMapping+0x194>)
 800134c:	f00b fe36 	bl	800cfbc <iprintf>
 8001350:	2300      	movs	r3, #0
 8001352:	e0a4      	b.n	800149e <PDOMapping+0x186>

	if(PDO_index>=0x1600&&PDO_index<=0x17ff){tmp_TxRx=0x200+0x100*(PDO_index-0x1600); type=0xff;}
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800135a:	d30d      	bcc.n	8001378 <PDOMapping+0x60>
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001362:	d209      	bcs.n	8001378 <PDOMapping+0x60>
 8001364:	88bb      	ldrh	r3, [r7, #4]
 8001366:	f5a3 53af 	sub.w	r3, r3, #5600	; 0x15e0
 800136a:	3b1e      	subs	r3, #30
 800136c:	b29b      	uxth	r3, r3
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	82fb      	strh	r3, [r7, #22]
 8001372:	23ff      	movs	r3, #255	; 0xff
 8001374:	757b      	strb	r3, [r7, #21]
 8001376:	e021      	b.n	80013bc <PDOMapping+0xa4>
	else if(PDO_index>=0x1a00&&PDO_index<=0x1bff) {
 8001378:	88bb      	ldrh	r3, [r7, #4]
 800137a:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800137e:	d316      	bcc.n	80013ae <PDOMapping+0x96>
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8001386:	d212      	bcs.n	80013ae <PDOMapping+0x96>
		tmp_TxRx=0x180+0x100*(PDO_index-0x1a00);
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	f5a3 53d0 	sub.w	r3, r3, #6656	; 0x1a00
 800138e:	b29b      	uxth	r3, r3
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001398:	82fb      	strh	r3, [r7, #22]
		if(Param.option==0){type=0xfe;}
 800139a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <PDOMapping+0x90>
 80013a2:	23fe      	movs	r3, #254	; 0xfe
 80013a4:	757b      	strb	r3, [r7, #21]
 80013a6:	e009      	b.n	80013bc <PDOMapping+0xa4>
		else {type=0xff;}
 80013a8:	23ff      	movs	r3, #255	; 0xff
 80013aa:	757b      	strb	r3, [r7, #21]
		if(Param.option==0){type=0xfe;}
 80013ac:	e006      	b.n	80013bc <PDOMapping+0xa4>
		}
	else {printf("PDO_index error: %d\n", PDO_index); return 0;}
 80013ae:	88bb      	ldrh	r3, [r7, #4]
 80013b0:	4619      	mov	r1, r3
 80013b2:	483f      	ldr	r0, [pc, #252]	; (80014b0 <PDOMapping+0x198>)
 80013b4:	f00b fe02 	bl	800cfbc <iprintf>
 80013b8:	2300      	movs	r3, #0
 80013ba:	e070      	b.n	800149e <PDOMapping+0x186>

	NMT_Mode(PRE_OPERATION, Node_id);//pre-operation mode
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4619      	mov	r1, r3
 80013c0:	2001      	movs	r0, #1
 80013c2:	f7ff ff87 	bl	80012d4 <NMT_Mode>

	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	e05d      	b.n	8001488 <PDOMapping+0x170>
		SDOMsg(Node_id, PDO_index, 0, 0, 1);//clear rpdo0 mapping
 80013cc:	88b9      	ldrh	r1, [r7, #4]
 80013ce:	79f8      	ldrb	r0, [r7, #7]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2300      	movs	r3, #0
 80013d6:	2200      	movs	r2, #0
 80013d8:	f7ff ff34 	bl	8001244 <SDOMsg>
		tmp=(0x10000*Param.index[i])+(0x100* Param.subindex[i])+(Param.length[i]);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	440a      	add	r2, r1
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	440a      	add	r2, r1
 80013fe:	7812      	ldrb	r2, [r2, #0]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
		SDOMsg(Node_id, PDO_index, i+1, tmp, 4);
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	3301      	adds	r3, #1
 800140a:	b2da      	uxtb	r2, r3
 800140c:	88b9      	ldrh	r1, [r7, #4]
 800140e:	79f8      	ldrb	r0, [r7, #7]
 8001410:	2304      	movs	r3, #4
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f7ff ff15 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 1, tmp_TxRx+Node_id, 4);//cob-id??
 800141a:	88bb      	ldrh	r3, [r7, #4]
 800141c:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001420:	b299      	uxth	r1, r3
 8001422:	8afa      	ldrh	r2, [r7, #22]
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4413      	add	r3, r2
 8001428:	461a      	mov	r2, r3
 800142a:	79f8      	ldrb	r0, [r7, #7]
 800142c:	2304      	movs	r3, #4
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	4613      	mov	r3, r2
 8001432:	2201      	movs	r2, #1
 8001434:	f7ff ff06 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 2, type, 1);//transmission type, fix asynchronous with 0xff
 8001438:	88bb      	ldrh	r3, [r7, #4]
 800143a:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800143e:	b299      	uxth	r1, r3
 8001440:	7d7b      	ldrb	r3, [r7, #21]
 8001442:	79f8      	ldrb	r0, [r7, #7]
 8001444:	2201      	movs	r2, #1
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	2202      	movs	r2, #2
 800144a:	f7ff fefb 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 3+(Param.option*2), Param.option_time, 2);//not necessary 3= inhibit mode, 5=event timer mode
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001454:	b299      	uxth	r1, r3
 8001456:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3303      	adds	r3, #3
 8001460:	b2da      	uxtb	r2, r3
 8001462:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001464:	461c      	mov	r4, r3
 8001466:	79f8      	ldrb	r0, [r7, #7]
 8001468:	2302      	movs	r3, #2
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	4623      	mov	r3, r4
 800146e:	f7ff fee9 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index, 0, 0x01, 1);//set rpdo0 mapping
 8001472:	88b9      	ldrh	r1, [r7, #4]
 8001474:	79f8      	ldrb	r0, [r7, #7]
 8001476:	2301      	movs	r3, #1
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2301      	movs	r3, #1
 800147c:	2200      	movs	r2, #0
 800147e:	f7ff fee1 	bl	8001244 <SDOMsg>
	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	3301      	adds	r3, #1
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	429a      	cmp	r2, r3
 8001490:	db9c      	blt.n	80013cc <PDOMapping+0xb4>
	}

	NMT_Mode(OPERATION, Node_id);//operation mode
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4619      	mov	r1, r3
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ff1c 	bl	80012d4 <NMT_Mode>

	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	371c      	adds	r7, #28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80014a8:	b002      	add	sp, #8
 80014aa:	4770      	bx	lr
 80014ac:	08010610 	.word	0x08010610
 80014b0:	08010628 	.word	0x08010628

080014b4 <PDOMsg>:

void PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint8_t *buf)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	603a      	str	r2, [r7, #0]
 80014be:	71fb      	strb	r3, [r7, #7]
 80014c0:	460b      	mov	r3, r1
 80014c2:	80bb      	strh	r3, [r7, #4]
	sendCan((PDO_index-0x1800)+Node_id,buf,8,0);
 80014c4:	88bb      	ldrh	r3, [r7, #4]
 80014c6:	f5a3 52c0 	sub.w	r2, r3, #6144	; 0x1800
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	4413      	add	r3, r2
 80014ce:	4618      	mov	r0, r3
 80014d0:	2300      	movs	r3, #0
 80014d2:	2208      	movs	r2, #8
 80014d4:	6839      	ldr	r1, [r7, #0]
 80014d6:	f7ff fe79 	bl	80011cc <sendCan>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <Vel_PDOMsg>:

void Vel_PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint16_t vel_left, uint16_t vel_right)
{
 80014e2:	b590      	push	{r4, r7, lr}
 80014e4:	b085      	sub	sp, #20
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	4604      	mov	r4, r0
 80014ea:	4608      	mov	r0, r1
 80014ec:	4611      	mov	r1, r2
 80014ee:	461a      	mov	r2, r3
 80014f0:	4623      	mov	r3, r4
 80014f2:	71fb      	strb	r3, [r7, #7]
 80014f4:	4603      	mov	r3, r0
 80014f6:	80bb      	strh	r3, [r7, #4]
 80014f8:	460b      	mov	r3, r1
 80014fa:	807b      	strh	r3, [r7, #2]
 80014fc:	4613      	mov	r3, r2
 80014fe:	803b      	strh	r3, [r7, #0]
	uint8_t buf[8];

	buf[0]=(uint8_t)vel_left;
 8001500:	887b      	ldrh	r3, [r7, #2]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	723b      	strb	r3, [r7, #8]
	buf[1]=(uint8_t)(vel_left>>8);
 8001506:	887b      	ldrh	r3, [r7, #2]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	b29b      	uxth	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	727b      	strb	r3, [r7, #9]
	buf[2]=(uint8_t)vel_right;
 8001510:	883b      	ldrh	r3, [r7, #0]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	72bb      	strb	r3, [r7, #10]
	buf[3]=(uint8_t)(vel_right>>8);
 8001516:	883b      	ldrh	r3, [r7, #0]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	b29b      	uxth	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	72fb      	strb	r3, [r7, #11]

	PDOMsg(Node_id, PDO_index, buf);
 8001520:	f107 0208 	add.w	r2, r7, #8
 8001524:	88b9      	ldrh	r1, [r7, #4]
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ffc3 	bl	80014b4 <PDOMsg>
}
 800152e:	bf00      	nop
 8001530:	3714      	adds	r7, #20
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}

08001536 <Tor_OnOff>:


void Tor_OnOff(uint8_t OnOff)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af02      	add	r7, sp, #8
 800153c:	4603      	mov	r3, r0
 800153e:	71fb      	strb	r3, [r7, #7]
	if(OnOff==1){
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d139      	bne.n	80015ba <Tor_OnOff+0x84>
		for(int i=0;i<2;i++){
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	e032      	b.n	80015b2 <Tor_OnOff+0x7c>
			SDOMsg(i+1,0x6040, 0x0, 0x00, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	b2db      	uxtb	r3, r3
 8001550:	3301      	adds	r3, #1
 8001552:	b2d8      	uxtb	r0, r3
 8001554:	2302      	movs	r3, #2
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2300      	movs	r3, #0
 800155a:	2200      	movs	r2, #0
 800155c:	f246 0140 	movw	r1, #24640	; 0x6040
 8001560:	f7ff fe70 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x06, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 1: At this time, the low 4-bit status of 6041 is 0001, motor is released;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	b2db      	uxtb	r3, r3
 8001568:	3301      	adds	r3, #1
 800156a:	b2d8      	uxtb	r0, r3
 800156c:	2302      	movs	r3, #2
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2306      	movs	r3, #6
 8001572:	2200      	movs	r2, #0
 8001574:	f246 0140 	movw	r1, #24640	; 0x6040
 8001578:	f7ff fe64 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x07, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 2: At this time, the low 4-bit status of 6041 is 0011, motor is enabled;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	3301      	adds	r3, #1
 8001582:	b2d8      	uxtb	r0, r3
 8001584:	2302      	movs	r3, #2
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2307      	movs	r3, #7
 800158a:	2200      	movs	r2, #0
 800158c:	f246 0140 	movw	r1, #24640	; 0x6040
 8001590:	f7ff fe58 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x0f, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 3: At this time, the low 4-bit status of 6041 is 0111, motor is enabled;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	3301      	adds	r3, #1
 800159a:	b2d8      	uxtb	r0, r3
 800159c:	2302      	movs	r3, #2
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	230f      	movs	r3, #15
 80015a2:	2200      	movs	r2, #0
 80015a4:	f246 0140 	movw	r1, #24640	; 0x6040
 80015a8:	f7ff fe4c 	bl	8001244 <SDOMsg>
		for(int i=0;i<2;i++){
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	3301      	adds	r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	ddc9      	ble.n	800154c <Tor_OnOff+0x16>
		}
	}
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
}
 80015b8:	e014      	b.n	80015e4 <Tor_OnOff+0xae>
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	e00e      	b.n	80015de <Tor_OnOff+0xa8>
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2d8      	uxtb	r0, r3
 80015c8:	2302      	movs	r3, #2
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2300      	movs	r3, #0
 80015ce:	2200      	movs	r2, #0
 80015d0:	f246 0140 	movw	r1, #24640	; 0x6040
 80015d4:	f7ff fe36 	bl	8001244 <SDOMsg>
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	3301      	adds	r3, #1
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	dded      	ble.n	80015c0 <Tor_OnOff+0x8a>
}
 80015e4:	bf00      	nop
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80015f4:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80015f6:	4a0a      	ldr	r2, [pc, #40]	; (8001620 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80015f8:	2100      	movs	r1, #0
 80015fa:	480a      	ldr	r0, [pc, #40]	; (8001624 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80015fc:	f002 fcca 	bl	8003f94 <HAL_CAN_GetRxMessage>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d000      	beq.n	8001608 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 8001606:	e7fe      	b.n	8001606 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	4a06      	ldr	r2, [pc, #24]	; (8001628 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001610:	6013      	str	r3, [r2, #0]
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000764 	.word	0x20000764
 8001620:	2000076c 	.word	0x2000076c
 8001624:	200007b0 	.word	0x200007b0
 8001628:	20000760 	.word	0x20000760

0800162c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <MX_DMA_Init+0x68>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a16      	ldr	r2, [pc, #88]	; (8001694 <MX_DMA_Init+0x68>)
 800163c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b14      	ldr	r3, [pc, #80]	; (8001694 <MX_DMA_Init+0x68>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	603b      	str	r3, [r7, #0]
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <MX_DMA_Init+0x68>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <MX_DMA_Init+0x68>)
 8001658:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <MX_DMA_Init+0x68>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2105      	movs	r1, #5
 800166e:	200e      	movs	r0, #14
 8001670:	f003 f8d4 	bl	800481c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001674:	200e      	movs	r0, #14
 8001676:	f003 f8ed 	bl	8004854 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2105      	movs	r1, #5
 800167e:	203a      	movs	r0, #58	; 0x3a
 8001680:	f003 f8cc 	bl	800481c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001684:	203a      	movs	r0, #58	; 0x3a
 8001686:	f003 f8e5 	bl	8004854 <HAL_NVIC_EnableIRQ>

}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800

08001698 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800169c:	2100      	movs	r1, #0
 800169e:	4802      	ldr	r0, [pc, #8]	; (80016a8 <fanInit+0x10>)
 80016a0:	f004 fd66 	bl	8006170 <HAL_TIM_PWM_Start>
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200008b0 	.word	0x200008b0

080016ac <fanOn>:

void fanOn(uint8_t duty)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	2b63      	cmp	r3, #99	; 0x63
 80016ba:	d901      	bls.n	80016c0 <fanOn+0x14>
 80016bc:	2364      	movs	r3, #100	; 0x64
 80016be:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d104      	bne.n	80016d0 <fanOn+0x24>
 80016c6:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <fanOn+0x38>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2200      	movs	r2, #0
 80016cc:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 80016ce:	e003      	b.n	80016d8 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <fanOn+0x38>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	79fa      	ldrb	r2, [r7, #7]
 80016d6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	200008b0 	.word	0x200008b0

080016e8 <rad2deg>:
//{
//
//}

int16_t rad2deg(double radian)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)(radian*180/MATH_PI);
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <rad2deg+0x50>)
 80016f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016fc:	f7fe ff7c 	bl	80005f8 <__aeabi_dmul>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	a309      	add	r3, pc, #36	; (adr r3, 8001730 <rad2deg+0x48>)
 800170a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170e:	f7ff f89d 	bl	800084c <__aeabi_ddiv>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff fa1d 	bl	8000b58 <__aeabi_d2iz>
 800171e:	4603      	mov	r3, r0
 8001720:	b21b      	sxth	r3, r3
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	f3af 8000 	nop.w
 8001730:	54442d18 	.word	0x54442d18
 8001734:	400921fb 	.word	0x400921fb
 8001738:	40668000 	.word	0x40668000

0800173c <HAL_GPIO_EXTI_Callback>:
	//ModeD//for stop
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8001746:	4b1f      	ldr	r3, [pc, #124]	; (80017c4 <HAL_GPIO_EXTI_Callback+0x88>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2101      	movs	r1, #1
 800174c:	4618      	mov	r0, r3
 800174e:	f007 fc53 	bl	8008ff8 <osThreadFlagsSet>

    if(GPIO_Pin == PS_SIG1_Pin) {
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	2b10      	cmp	r3, #16
 8001756:	d109      	bne.n	800176c <HAL_GPIO_EXTI_Callback+0x30>
    	PS_SIGx_Pin |= 0b00000001;
 8001758:	4b1b      	ldr	r3, [pc, #108]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4b19      	ldr	r3, [pc, #100]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001764:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 8001766:	4819      	ldr	r0, [pc, #100]	; (80017cc <HAL_GPIO_EXTI_Callback+0x90>)
 8001768:	f00b fcae 	bl	800d0c8 <puts>
	}

    if(GPIO_Pin == PS_SIG2_Pin) {
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	2b20      	cmp	r3, #32
 8001770:	d109      	bne.n	8001786 <HAL_GPIO_EXTI_Callback+0x4a>
    	PS_SIGx_Pin |= 0b00000010;
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	f043 0302 	orr.w	r3, r3, #2
 800177a:	b2da      	uxtb	r2, r3
 800177c:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800177e:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG2_Pin.\n");
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001782:	f00b fca1 	bl	800d0c8 <puts>
    }

    if(GPIO_Pin == PS_SIG3_Pin) {
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	2b40      	cmp	r3, #64	; 0x40
 800178a:	d109      	bne.n	80017a0 <HAL_GPIO_EXTI_Callback+0x64>
    	PS_SIGx_Pin |= 0b00000100;
 800178c:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	b2da      	uxtb	r2, r3
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001798:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG3_Pin.\n");
 800179a:	480e      	ldr	r0, [pc, #56]	; (80017d4 <HAL_GPIO_EXTI_Callback+0x98>)
 800179c:	f00b fc94 	bl	800d0c8 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	2b80      	cmp	r3, #128	; 0x80
 80017a4:	d109      	bne.n	80017ba <HAL_GPIO_EXTI_Callback+0x7e>
    	PS_SIGx_Pin |= 0b00001000;
 80017a6:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	f043 0308 	orr.w	r3, r3, #8
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017b2:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
 80017b4:	4808      	ldr	r0, [pc, #32]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x9c>)
 80017b6:	f00b fc87 	bl	800d0c8 <puts>
    }
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200007f4 	.word	0x200007f4
 80017c8:	200007d8 	.word	0x200007d8
 80017cc:	08010688 	.word	0x08010688
 80017d0:	080106a8 	.word	0x080106a8
 80017d4:	080106c8 	.word	0x080106c8
 80017d8:	080106e8 	.word	0x080106e8

080017dc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 80017e0:	4a1c      	ldr	r2, [pc, #112]	; (8001854 <MX_FREERTOS_Init+0x78>)
 80017e2:	2101      	movs	r1, #1
 80017e4:	2001      	movs	r0, #1
 80017e6:	f007 fd1e 	bl	8009226 <osSemaphoreNew>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4a1a      	ldr	r2, [pc, #104]	; (8001858 <MX_FREERTOS_Init+0x7c>)
 80017ee:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80017f0:	4a1a      	ldr	r2, [pc, #104]	; (800185c <MX_FREERTOS_Init+0x80>)
 80017f2:	2100      	movs	r1, #0
 80017f4:	481a      	ldr	r0, [pc, #104]	; (8001860 <MX_FREERTOS_Init+0x84>)
 80017f6:	f007 fb6c 	bl	8008ed2 <osThreadNew>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a19      	ldr	r2, [pc, #100]	; (8001864 <MX_FREERTOS_Init+0x88>)
 80017fe:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 8001800:	4a19      	ldr	r2, [pc, #100]	; (8001868 <MX_FREERTOS_Init+0x8c>)
 8001802:	2100      	movs	r1, #0
 8001804:	4819      	ldr	r0, [pc, #100]	; (800186c <MX_FREERTOS_Init+0x90>)
 8001806:	f007 fb64 	bl	8008ed2 <osThreadNew>
 800180a:	4603      	mov	r3, r0
 800180c:	4a18      	ldr	r2, [pc, #96]	; (8001870 <MX_FREERTOS_Init+0x94>)
 800180e:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 8001810:	4a18      	ldr	r2, [pc, #96]	; (8001874 <MX_FREERTOS_Init+0x98>)
 8001812:	2100      	movs	r1, #0
 8001814:	4818      	ldr	r0, [pc, #96]	; (8001878 <MX_FREERTOS_Init+0x9c>)
 8001816:	f007 fb5c 	bl	8008ed2 <osThreadNew>
 800181a:	4603      	mov	r3, r0
 800181c:	4a17      	ldr	r2, [pc, #92]	; (800187c <MX_FREERTOS_Init+0xa0>)
 800181e:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <MX_FREERTOS_Init+0xa4>)
 8001822:	2100      	movs	r1, #0
 8001824:	4817      	ldr	r0, [pc, #92]	; (8001884 <MX_FREERTOS_Init+0xa8>)
 8001826:	f007 fb54 	bl	8008ed2 <osThreadNew>
 800182a:	4603      	mov	r3, r0
 800182c:	4a16      	ldr	r2, [pc, #88]	; (8001888 <MX_FREERTOS_Init+0xac>)
 800182e:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 8001830:	4a16      	ldr	r2, [pc, #88]	; (800188c <MX_FREERTOS_Init+0xb0>)
 8001832:	2100      	movs	r1, #0
 8001834:	4816      	ldr	r0, [pc, #88]	; (8001890 <MX_FREERTOS_Init+0xb4>)
 8001836:	f007 fb4c 	bl	8008ed2 <osThreadNew>
 800183a:	4603      	mov	r3, r0
 800183c:	4a15      	ldr	r2, [pc, #84]	; (8001894 <MX_FREERTOS_Init+0xb8>)
 800183e:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 8001840:	4a15      	ldr	r2, [pc, #84]	; (8001898 <MX_FREERTOS_Init+0xbc>)
 8001842:	2100      	movs	r1, #0
 8001844:	4815      	ldr	r0, [pc, #84]	; (800189c <MX_FREERTOS_Init+0xc0>)
 8001846:	f007 fb44 	bl	8008ed2 <osThreadNew>
 800184a:	4603      	mov	r3, r0
 800184c:	4a14      	ldr	r2, [pc, #80]	; (80018a0 <MX_FREERTOS_Init+0xc4>)
 800184e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	08010a6c 	.word	0x08010a6c
 8001858:	200007f8 	.word	0x200007f8
 800185c:	08010994 	.word	0x08010994
 8001860:	080018a5 	.word	0x080018a5
 8001864:	200007e0 	.word	0x200007e0
 8001868:	080109b8 	.word	0x080109b8
 800186c:	080018d1 	.word	0x080018d1
 8001870:	200007e4 	.word	0x200007e4
 8001874:	080109dc 	.word	0x080109dc
 8001878:	08001e31 	.word	0x08001e31
 800187c:	200007e8 	.word	0x200007e8
 8001880:	08010a00 	.word	0x08010a00
 8001884:	0800217d 	.word	0x0800217d
 8001888:	200007ec 	.word	0x200007ec
 800188c:	08010a24 	.word	0x08010a24
 8001890:	0800259d 	.word	0x0800259d
 8001894:	200007f0 	.word	0x200007f0
 8001898:	08010a48 	.word	0x08010a48
 800189c:	080025c5 	.word	0x080025c5
 80018a0:	200007f4 	.word	0x200007f4

080018a4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 80018ac:	f007 fafc 	bl	8008ea8 <osKernelGetTickCount>
 80018b0:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80018b8:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f007 fc86 	bl	80091cc <osDelayUntil>

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 80018c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c4:	4801      	ldr	r0, [pc, #4]	; (80018cc <StartDefaultTask+0x28>)
 80018c6:	f003 fdb0 	bl	800542a <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 80018ca:	e7f2      	b.n	80018b2 <StartDefaultTask+0xe>
 80018cc:	40020800 	.word	0x40020800

080018d0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80018d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018d4:	b096      	sub	sp, #88	; 0x58
 80018d6:	af04      	add	r7, sp, #16
 80018d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	//StartTask02 is related CAN communication. //
	uint8_t canbuf[8]={1, 2, 3, 4, 5, 6, 7, 8};
 80018da:	4aa9      	ldr	r2, [pc, #676]	; (8001b80 <StartTask02+0x2b0>)
 80018dc:	f107 0308 	add.w	r3, r7, #8
 80018e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018e4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t CanId = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	; 0x44


	int16_t Tar_cmd_v_x = 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t Tar_cmd_v_y = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t Tar_cmd_w = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	847b      	strh	r3, [r7, #34]	; 0x22

	int16_t Tar_cmd_FL = 0;//Front Left
 80018f8:	2300      	movs	r3, #0
 80018fa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t Tar_cmd_FR = 0;//Front Right
 80018fe:	2300      	movs	r3, #0
 8001900:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	int16_t Tar_cmd_RL= 0;//Rear Left
 8001904:	2300      	movs	r3, #0
 8001906:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t Tar_cmd_RR = 0;//Rear Right
 8001908:	2300      	movs	r3, #0
 800190a:	87bb      	strh	r3, [r7, #60]	; 0x3c

	int16_t Tmp_cmd_FL = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	843b      	strh	r3, [r7, #32]
	int16_t Tmp_cmd_FR = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	83fb      	strh	r3, [r7, #30]
	int16_t Tmp_cmd_RL= 0;
 8001914:	2300      	movs	r3, #0
 8001916:	83bb      	strh	r3, [r7, #28]
	int16_t Tmp_cmd_RR = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	837b      	strh	r3, [r7, #26]

	int16_t Real_cmd_v_x = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	833b      	strh	r3, [r7, #24]
	int16_t Real_cmd_v_y = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	82fb      	strh	r3, [r7, #22]
	int16_t Real_cmd_w = 0;
 8001924:	2300      	movs	r3, #0
 8001926:	82bb      	strh	r3, [r7, #20]

	uint8_t torqueSW = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	74fb      	strb	r3, [r7, #19]

	//////////////////////////////
	uint32_t lastTime;

	CanInit(0,0);
 800192c:	2100      	movs	r1, #0
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff fbfc 	bl	800112c <CanInit>

	osDelay(3000);//must delay for nmt from motor driver
 8001934:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001938:	f007 fc2d 	bl	8009196 <osDelay>
	PDOMapping(1, RxPDO0, vel_RxPDO0, 1);
 800193c:	4b91      	ldr	r3, [pc, #580]	; (8001b84 <StartTask02+0x2b4>)
 800193e:	2201      	movs	r2, #1
 8001940:	9203      	str	r2, [sp, #12]
 8001942:	466c      	mov	r4, sp
 8001944:	f103 0208 	add.w	r2, r3, #8
 8001948:	ca07      	ldmia	r2, {r0, r1, r2}
 800194a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800194e:	cb0c      	ldmia	r3, {r2, r3}
 8001950:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001954:	2001      	movs	r0, #1
 8001956:	f7ff fcdf 	bl	8001318 <PDOMapping>
	PDOMapping(2, RxPDO0, vel_RxPDO0, 1);
 800195a:	4b8a      	ldr	r3, [pc, #552]	; (8001b84 <StartTask02+0x2b4>)
 800195c:	2201      	movs	r2, #1
 800195e:	9203      	str	r2, [sp, #12]
 8001960:	466c      	mov	r4, sp
 8001962:	f103 0208 	add.w	r2, r3, #8
 8001966:	ca07      	ldmia	r2, {r0, r1, r2}
 8001968:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800196c:	cb0c      	ldmia	r3, {r2, r3}
 800196e:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001972:	2002      	movs	r0, #2
 8001974:	f7ff fcd0 	bl	8001318 <PDOMapping>

	PDOMapping(1, TxPDO0, vel_TxPDO0, 1);//event time mode 100ms
 8001978:	4b83      	ldr	r3, [pc, #524]	; (8001b88 <StartTask02+0x2b8>)
 800197a:	2201      	movs	r2, #1
 800197c:	9203      	str	r2, [sp, #12]
 800197e:	466c      	mov	r4, sp
 8001980:	f103 0208 	add.w	r2, r3, #8
 8001984:	ca07      	ldmia	r2, {r0, r1, r2}
 8001986:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800198a:	cb0c      	ldmia	r3, {r2, r3}
 800198c:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001990:	2001      	movs	r0, #1
 8001992:	f7ff fcc1 	bl	8001318 <PDOMapping>
	PDOMapping(2, TxPDO0, vel_TxPDO0, 1);//event time mode
 8001996:	4b7c      	ldr	r3, [pc, #496]	; (8001b88 <StartTask02+0x2b8>)
 8001998:	2201      	movs	r2, #1
 800199a:	9203      	str	r2, [sp, #12]
 800199c:	466c      	mov	r4, sp
 800199e:	f103 0208 	add.w	r2, r3, #8
 80019a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80019a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80019a8:	cb0c      	ldmia	r3, {r2, r3}
 80019aa:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 80019ae:	2002      	movs	r0, #2
 80019b0:	f7ff fcb2 	bl	8001318 <PDOMapping>
	PDOMapping(1, TxPDO1, vel_TxPDO1, 1);//inhibit mode 100ms
 80019b4:	4b75      	ldr	r3, [pc, #468]	; (8001b8c <StartTask02+0x2bc>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	9203      	str	r2, [sp, #12]
 80019ba:	466c      	mov	r4, sp
 80019bc:	f103 0208 	add.w	r2, r3, #8
 80019c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80019c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80019c6:	cb0c      	ldmia	r3, {r2, r3}
 80019c8:	f641 2101 	movw	r1, #6657	; 0x1a01
 80019cc:	2001      	movs	r0, #1
 80019ce:	f7ff fca3 	bl	8001318 <PDOMapping>
	PDOMapping(2, TxPDO1, vel_TxPDO1, 1);//inhibit mode
 80019d2:	4b6e      	ldr	r3, [pc, #440]	; (8001b8c <StartTask02+0x2bc>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	9203      	str	r2, [sp, #12]
 80019d8:	466c      	mov	r4, sp
 80019da:	f103 0208 	add.w	r2, r3, #8
 80019de:	ca07      	ldmia	r2, {r0, r1, r2}
 80019e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80019e4:	cb0c      	ldmia	r3, {r2, r3}
 80019e6:	f641 2101 	movw	r1, #6657	; 0x1a01
 80019ea:	2002      	movs	r0, #2
 80019ec:	f7ff fc94 	bl	8001318 <PDOMapping>


	for(int i=0;i<2;i++){
 80019f0:	2300      	movs	r3, #0
 80019f2:	637b      	str	r3, [r7, #52]	; 0x34
 80019f4:	e029      	b.n	8001a4a <StartTask02+0x17a>
		SDOMsg(i+1,0x2010, 0x0, 0x01, 1);//Node_id, index,  subindex,  msg,  len//save eeprom
 80019f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	3301      	adds	r3, #1
 80019fc:	b2d8      	uxtb	r0, r3
 80019fe:	2301      	movs	r3, #1
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2301      	movs	r3, #1
 8001a04:	2200      	movs	r2, #0
 8001a06:	f242 0110 	movw	r1, #8208	; 0x2010
 8001a0a:	f7ff fc1b 	bl	8001244 <SDOMsg>
		SDOMsg(i+1,0x6060, 0x0, 0x03, 1);//Node_id, index,  subindex,  msg,  len//3: Profile velocity mode;
 8001a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	3301      	adds	r3, #1
 8001a14:	b2d8      	uxtb	r0, r3
 8001a16:	2301      	movs	r3, #1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f246 0160 	movw	r1, #24672	; 0x6060
 8001a22:	f7ff fc0f 	bl	8001244 <SDOMsg>
		Tor_OnOff(TORQUEON);
 8001a26:	2001      	movs	r0, #1
 8001a28:	f7ff fd85 	bl	8001536 <Tor_OnOff>
		SDOMsg(i+1,0x200f, 0x0, 0x01, 2);//Node_id, index,  subindex,  msg,  len//1e: Synchronization control
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	3301      	adds	r3, #1
 8001a32:	b2d8      	uxtb	r0, r3
 8001a34:	2302      	movs	r3, #2
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f242 010f 	movw	r1, #8207	; 0x200f
 8001a40:	f7ff fc00 	bl	8001244 <SDOMsg>
	for(int i=0;i<2;i++){
 8001a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a46:	3301      	adds	r3, #1
 8001a48:	637b      	str	r3, [r7, #52]	; 0x34
 8001a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	ddd2      	ble.n	80019f6 <StartTask02+0x126>
	}

	//PDOMapping(Node_id, 0x1A01, vel_TxPDO2, 2);
	Vel_PDOMsg(1, TxPDO0, 0x2, 0x1);
 8001a50:	2301      	movs	r3, #1
 8001a52:	2202      	movs	r2, #2
 8001a54:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f7ff fd42 	bl	80014e2 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x10, 0x20);
 8001a5e:	2320      	movs	r3, #32
 8001a60:	2210      	movs	r2, #16
 8001a62:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a66:	2002      	movs	r0, #2
 8001a68:	f7ff fd3b 	bl	80014e2 <Vel_PDOMsg>
	//osDelay(3000);
	Vel_PDOMsg(1, TxPDO0, 0x0, 0x0);
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a74:	2001      	movs	r0, #1
 8001a76:	f7ff fd34 	bl	80014e2 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x0, 0x0);
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a82:	2002      	movs	r0, #2
 8001a84:	f7ff fd2d 	bl	80014e2 <Vel_PDOMsg>
  /* Infinite loop */

	lastTime = osKernelGetTickCount();
 8001a88:	f007 fa0e 	bl	8008ea8 <osKernelGetTickCount>
 8001a8c:	63b8      	str	r0, [r7, #56]	; 0x38
  for(;;)
  {

	lastTime += PERIOD_CANCOMM;;
 8001a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a90:	3364      	adds	r3, #100	; 0x64
 8001a92:	63bb      	str	r3, [r7, #56]	; 0x38
	osDelayUntil(lastTime);
 8001a94:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001a96:	f007 fb99 	bl	80091cc <osDelayUntil>


	//SDOMsg(1,0x1011, 0x3, 0xf1, 1);

	if(FLAG_RxCplt>0)	//real time, check stdid, extid
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	; (8001b90 <StartTask02+0x2c0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f000 8088 	beq.w	8001bb4 <StartTask02+0x2e4>
	{
		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	633b      	str	r3, [r7, #48]	; 0x30
 8001aa8:	e00c      	b.n	8001ac4 <StartTask02+0x1f4>
 8001aaa:	4a3a      	ldr	r2, [pc, #232]	; (8001b94 <StartTask02+0x2c4>)
 8001aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aae:	4413      	add	r3, r2
 8001ab0:	7819      	ldrb	r1, [r3, #0]
 8001ab2:	f107 0208 	add.w	r2, r7, #8
 8001ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab8:	4413      	add	r3, r2
 8001aba:	460a      	mov	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	633b      	str	r3, [r7, #48]	; 0x30
 8001ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac6:	2b07      	cmp	r3, #7
 8001ac8:	ddef      	ble.n	8001aaa <StartTask02+0x1da>
		FLAG_RxCplt--;
 8001aca:	4b31      	ldr	r3, [pc, #196]	; (8001b90 <StartTask02+0x2c0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	4a2f      	ldr	r2, [pc, #188]	; (8001b90 <StartTask02+0x2c0>)
 8001ad2:	6013      	str	r3, [r2, #0]
		if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}
 8001ad4:	4b30      	ldr	r3, [pc, #192]	; (8001b98 <StartTask02+0x2c8>)
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b2f      	ldr	r3, [pc, #188]	; (8001b98 <StartTask02+0x2c8>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d903      	bls.n	8001ae8 <StartTask02+0x218>
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <StartTask02+0x2c8>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	647b      	str	r3, [r7, #68]	; 0x44
 8001ae6:	e002      	b.n	8001aee <StartTask02+0x21e>
		else {CanId = g_tCan_Rx_Header.ExtId;}
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <StartTask02+0x2c8>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	647b      	str	r3, [r7, #68]	; 0x44

		//sendCan(1, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)

		switch(CanId)//parse
 8001aee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001af0:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d035      	beq.n	8001b64 <StartTask02+0x294>
 8001af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001afa:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d833      	bhi.n	8001b6a <StartTask02+0x29a>
 8001b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b04:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d02d      	beq.n	8001b68 <StartTask02+0x298>
 8001b0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b0e:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d829      	bhi.n	8001b6a <StartTask02+0x29a>
 8001b16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b18:	f240 1281 	movw	r2, #385	; 0x181
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d004      	beq.n	8001b2a <StartTask02+0x25a>
 8001b20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b22:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8001b26:	d00e      	beq.n	8001b46 <StartTask02+0x276>
 8001b28:	e01f      	b.n	8001b6a <StartTask02+0x29a>
//				torqueSW = canbuf[6];
				//Stop_count++;
				break;

			case 0x181:
				Tmp_cmd_FL =(int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b2a:	7a7b      	ldrb	r3, [r7, #9]
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	b21a      	sxth	r2, r3
 8001b30:	7a3b      	ldrb	r3, [r7, #8]
 8001b32:	b21b      	sxth	r3, r3
 8001b34:	4313      	orrs	r3, r2
 8001b36:	843b      	strh	r3, [r7, #32]
				Tmp_cmd_FR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b38:	7afb      	ldrb	r3, [r7, #11]
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	b21a      	sxth	r2, r3
 8001b3e:	7abb      	ldrb	r3, [r7, #10]
 8001b40:	b21b      	sxth	r3, r3
 8001b42:	4313      	orrs	r3, r2
 8001b44:	83fb      	strh	r3, [r7, #30]

			case 0x182:
				Tmp_cmd_RL= (int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b46:	7a7b      	ldrb	r3, [r7, #9]
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	7a3b      	ldrb	r3, [r7, #8]
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	4313      	orrs	r3, r2
 8001b52:	83bb      	strh	r3, [r7, #28]
				Tmp_cmd_RR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b54:	7afb      	ldrb	r3, [r7, #11]
 8001b56:	021b      	lsls	r3, r3, #8
 8001b58:	b21a      	sxth	r2, r3
 8001b5a:	7abb      	ldrb	r3, [r7, #10]
 8001b5c:	b21b      	sxth	r3, r3
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	837b      	strh	r3, [r7, #26]
				break;
 8001b62:	e002      	b.n	8001b6a <StartTask02+0x29a>

			case 2002:

				break;
 8001b64:	bf00      	nop
 8001b66:	e000      	b.n	8001b6a <StartTask02+0x29a>
				break;
 8001b68:	bf00      	nop
		}

		g_tCan_Rx_Header.StdId=0;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <StartTask02+0x2c8>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
		g_tCan_Rx_Header.ExtId=0;
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <StartTask02+0x2c8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
		CanId = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	647b      	str	r3, [r7, #68]	; 0x44

		for(int i=0;i<8;i++){canbuf[i]=0;}
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b7e:	e016      	b.n	8001bae <StartTask02+0x2de>
 8001b80:	08010718 	.word	0x08010718
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000014 	.word	0x20000014
 8001b8c:	20000028 	.word	0x20000028
 8001b90:	20000760 	.word	0x20000760
 8001b94:	20000764 	.word	0x20000764
 8001b98:	2000076c 	.word	0x2000076c
 8001b9c:	f107 0208 	add.w	r2, r7, #8
 8001ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba2:	4413      	add	r3, r2
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001baa:	3301      	adds	r3, #1
 8001bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	ddf3      	ble.n	8001b9c <StartTask02+0x2cc>

	}

	canbuf[7] = 8;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	73fb      	strb	r3, [r7, #15]
	canbuf[6] = 7;
 8001bb8:	2307      	movs	r3, #7
 8001bba:	73bb      	strb	r3, [r7, #14]
	canbuf[5] = 6;
 8001bbc:	2306      	movs	r3, #6
 8001bbe:	737b      	strb	r3, [r7, #13]
	canbuf[4] = 5;
 8001bc0:	2305      	movs	r3, #5
 8001bc2:	733b      	strb	r3, [r7, #12]
	canbuf[3] = 4;
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	72fb      	strb	r3, [r7, #11]
	canbuf[2] = 3;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	72bb      	strb	r3, [r7, #10]
	canbuf[1] = 2;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	727b      	strb	r3, [r7, #9]
	canbuf[0] = 1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	723b      	strb	r3, [r7, #8]
	osDelay(10);
 8001bd4:	200a      	movs	r0, #10
 8001bd6:	f007 fade 	bl	8009196 <osDelay>

	//sendCan(2, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
	for(int i=0;i<8;i++){canbuf[i]=0;}
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bde:	e008      	b.n	8001bf2 <StartTask02+0x322>
 8001be0:	f107 0208 	add.w	r2, r7, #8
 8001be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be6:	4413      	add	r3, r2
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
 8001bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bee:	3301      	adds	r3, #1
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf4:	2b07      	cmp	r3, #7
 8001bf6:	ddf3      	ble.n	8001be0 <StartTask02+0x310>
//for test
//	Tar_cmd_v_x=10;
//	Tar_cmd_v_y=0;
	Tar_cmd_w = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	847b      	strh	r3, [r7, #34]	; 0x22
///////////

	osDelay(10);
 8001bfc:	200a      	movs	r0, #10
 8001bfe:	f007 faca 	bl	8009196 <osDelay>

	Tar_cmd_v_x=0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	84fb      	strh	r3, [r7, #38]	; 0x26
	Tar_cmd_v_y=0;
 8001c06:	2300      	movs	r3, #0
 8001c08:	84bb      	strh	r3, [r7, #36]	; 0x24
	Tar_cmd_w = 100;
 8001c0a:	2364      	movs	r3, #100	; 0x64
 8001c0c:	847b      	strh	r3, [r7, #34]	; 0x22
	if(Tar_cmd_w){
 8001c0e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d034      	beq.n	8001c80 <StartTask02+0x3b0>
		Tar_cmd_v_x=0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	84fb      	strh	r3, [r7, #38]	; 0x26
		Tar_cmd_v_y=0;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	84bb      	strh	r3, [r7, #36]	; 0x24
		Tar_cmd_FL = Tar_cmd_w/CONSTANT_C_AxC_V;
 8001c1e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fc7e 	bl	8000524 <__aeabi_i2d>
 8001c28:	a37f      	add	r3, pc, #508	; (adr r3, 8001e28 <StartTask02+0x558>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe fe0d 	bl	800084c <__aeabi_ddiv>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f7fe ff8d 	bl	8000b58 <__aeabi_d2iz>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL;
 8001c44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001c48:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8001c4c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001c50:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8001c52:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001c54:	87bb      	strh	r3, [r7, #60]	; 0x3c
		osDelay(10);
 8001c56:	200a      	movs	r0, #10
 8001c58:	f007 fa9d 	bl	8009196 <osDelay>
		printf("Tar_cmd_FL: %d\n", Tar_cmd_FL);
 8001c5c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001c60:	4619      	mov	r1, r3
 8001c62:	486d      	ldr	r0, [pc, #436]	; (8001e18 <StartTask02+0x548>)
 8001c64:	f00b f9aa 	bl	800cfbc <iprintf>
		SteDeg=rad2deg(ANGLE_VEL);
 8001c68:	ed9f 0b67 	vldr	d0, [pc, #412]	; 8001e08 <StartTask02+0x538>
 8001c6c:	f7ff fd3c 	bl	80016e8 <rad2deg>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b69      	ldr	r3, [pc, #420]	; (8001e1c <StartTask02+0x54c>)
 8001c76:	801a      	strh	r2, [r3, #0]
		ModeABCD = 2;
 8001c78:	4b69      	ldr	r3, [pc, #420]	; (8001e20 <StartTask02+0x550>)
 8001c7a:	2202      	movs	r2, #2
 8001c7c:	701a      	strb	r2, [r3, #0]
 8001c7e:	e0a4      	b.n	8001dca <StartTask02+0x4fa>
	}

	else{

		Tar_cmd_FL = CONSTANT_VEL  *  (Tar_cmd_v_x*cos(ANGLE_RAD) + Tar_cmd_v_y*sin(ANGLE_RAD));
 8001c80:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe fc4d 	bl	8000524 <__aeabi_i2d>
 8001c8a:	4604      	mov	r4, r0
 8001c8c:	460d      	mov	r5, r1
 8001c8e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc46 	bl	8000524 <__aeabi_i2d>
 8001c98:	4680      	mov	r8, r0
 8001c9a:	4689      	mov	r9, r1
 8001c9c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc3f 	bl	8000524 <__aeabi_i2d>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	ec43 2b11 	vmov	d1, r2, r3
 8001cae:	ec49 8b10 	vmov	d0, r8, r9
 8001cb2:	f00d fa39 	bl	800f128 <atan2>
 8001cb6:	eeb0 7a40 	vmov.f32	s14, s0
 8001cba:	eef0 7a60 	vmov.f32	s15, s1
 8001cbe:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc2:	eef0 0a67 	vmov.f32	s1, s15
 8001cc6:	f00d f983 	bl	800efd0 <cos>
 8001cca:	ec53 2b10 	vmov	r2, r3, d0
 8001cce:	4620      	mov	r0, r4
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	f7fe fc91 	bl	80005f8 <__aeabi_dmul>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4690      	mov	r8, r2
 8001cdc:	4699      	mov	r9, r3
 8001cde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fc1e 	bl	8000524 <__aeabi_i2d>
 8001ce8:	4604      	mov	r4, r0
 8001cea:	460d      	mov	r5, r1
 8001cec:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7fe fc17 	bl	8000524 <__aeabi_i2d>
 8001cf6:	4682      	mov	sl, r0
 8001cf8:	468b      	mov	fp, r1
 8001cfa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe fc10 	bl	8000524 <__aeabi_i2d>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	ec43 2b11 	vmov	d1, r2, r3
 8001d0c:	ec4b ab10 	vmov	d0, sl, fp
 8001d10:	f00d fa0a 	bl	800f128 <atan2>
 8001d14:	eeb0 7a40 	vmov.f32	s14, s0
 8001d18:	eef0 7a60 	vmov.f32	s15, s1
 8001d1c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d20:	eef0 0a67 	vmov.f32	s1, s15
 8001d24:	f00d f9a8 	bl	800f078 <sin>
 8001d28:	ec53 2b10 	vmov	r2, r3, d0
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	4629      	mov	r1, r5
 8001d30:	f7fe fc62 	bl	80005f8 <__aeabi_dmul>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4640      	mov	r0, r8
 8001d3a:	4649      	mov	r1, r9
 8001d3c:	f7fe faa6 	bl	800028c <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	a331      	add	r3, pc, #196	; (adr r3, 8001e10 <StartTask02+0x540>)
 8001d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4e:	f7fe fc53 	bl	80005f8 <__aeabi_dmul>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4610      	mov	r0, r2
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f7fe fefd 	bl	8000b58 <__aeabi_d2iz>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		Tar_cmd_FR = -Tar_cmd_FL;
 8001d64:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001d68:	425b      	negs	r3, r3
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		Tar_cmd_RL = Tar_cmd_FL;
 8001d70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001d74:	87fb      	strh	r3, [r7, #62]	; 0x3e
		Tar_cmd_RR = -Tar_cmd_FL;
 8001d76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001d7a:	425b      	negs	r3, r3
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	87bb      	strh	r3, [r7, #60]	; 0x3c
		SteDeg=rad2deg(ANGLE_RAD);
 8001d80:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7fe fbcd 	bl	8000524 <__aeabi_i2d>
 8001d8a:	4604      	mov	r4, r0
 8001d8c:	460d      	mov	r5, r1
 8001d8e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fbc6 	bl	8000524 <__aeabi_i2d>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	ec43 2b11 	vmov	d1, r2, r3
 8001da0:	ec45 4b10 	vmov	d0, r4, r5
 8001da4:	f00d f9c0 	bl	800f128 <atan2>
 8001da8:	eeb0 7a40 	vmov.f32	s14, s0
 8001dac:	eef0 7a60 	vmov.f32	s15, s1
 8001db0:	eeb0 0a47 	vmov.f32	s0, s14
 8001db4:	eef0 0a67 	vmov.f32	s1, s15
 8001db8:	f7ff fc96 	bl	80016e8 <rad2deg>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <StartTask02+0x54c>)
 8001dc2:	801a      	strh	r2, [r3, #0]
		ModeABCD = 1;
 8001dc4:	4b16      	ldr	r3, [pc, #88]	; (8001e20 <StartTask02+0x550>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	701a      	strb	r2, [r3, #0]
	}
	//printf("ANGLE_RAD: %f\n", ANGLE_RAD);

	osDelay(20);
 8001dca:	2014      	movs	r0, #20
 8001dcc:	f007 f9e3 	bl	8009196 <osDelay>
	if(STinitdone){
 8001dd0:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <StartTask02+0x554>)
 8001dd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f43f ae59 	beq.w	8001a8e <StartTask02+0x1be>
		Vel_PDOMsg(1, TxPDO0, Tar_cmd_FL, Tar_cmd_FR);
 8001ddc:	f9b7 2042 	ldrsh.w	r2, [r7, #66]	; 0x42
 8001de0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001de4:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001de8:	2001      	movs	r0, #1
 8001dea:	f7ff fb7a 	bl	80014e2 <Vel_PDOMsg>
		Vel_PDOMsg(2, TxPDO0, Tar_cmd_RL, Tar_cmd_RR);
 8001dee:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	; 0x3e
 8001df2:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8001df6:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001dfa:	2002      	movs	r0, #2
 8001dfc:	f7ff fb71 	bl	80014e2 <Vel_PDOMsg>
	lastTime += PERIOD_CANCOMM;;
 8001e00:	e645      	b.n	8001a8e <StartTask02+0x1be>
 8001e02:	bf00      	nop
 8001e04:	f3af 8000 	nop.w
 8001e08:	ccefcd31 	.word	0xccefcd31
 8001e0c:	3fe7a426 	.word	0x3fe7a426
 8001e10:	cc196908 	.word	0xcc196908
 8001e14:	3fbc42f1 	.word	0x3fbc42f1
 8001e18:	08010708 	.word	0x08010708
 8001e1c:	200007da 	.word	0x200007da
 8001e20:	200007dc 	.word	0x200007dc
 8001e24:	200007dd 	.word	0x200007dd
 8001e28:	8ccd1fe0 	.word	0x8ccd1fe0
 8001e2c:	40412c3c 	.word	0x40412c3c

08001e30 <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b088      	sub	sp, #32
 8001e34:	af02      	add	r7, sp, #8
 8001e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint32_t lastTime;
	uint8_t Dir_Rot=0; //direction of rotation
 8001e38:	2300      	movs	r3, #0
 8001e3a:	74fb      	strb	r3, [r7, #19]
//	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
//					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
//					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
//					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	osDelay(1000);
 8001e3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e40:	f007 f9a9 	bl	8009196 <osDelay>

	GPIO_enableirq();
 8001e44:	f000 fcf0 	bl	8002828 <GPIO_enableirq>
	osDelay(100);
 8001e48:	2064      	movs	r0, #100	; 0x64
 8001e4a:	f007 f9a4 	bl	8009196 <osDelay>

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG1_Pin)){
 8001e4e:	2110      	movs	r1, #16
 8001e50:	48bc      	ldr	r0, [pc, #752]	; (8002144 <StartTask03+0x314>)
 8001e52:	f003 fab9 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d00b      	beq.n	8001e74 <StartTask03+0x44>
		DataSetSteering(buf, 0, SERVO_CCW, RPM_2, SERVO_INIT);
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	2314      	movs	r3, #20
 8001e62:	2201      	movs	r2, #1
 8001e64:	2100      	movs	r1, #0
 8001e66:	48b8      	ldr	r0, [pc, #736]	; (8002148 <StartTask03+0x318>)
 8001e68:	f000 fe80 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG1_Pin CCW init.\n");
 8001e6c:	48b7      	ldr	r0, [pc, #732]	; (800214c <StartTask03+0x31c>)
 8001e6e:	f00b f92b 	bl	800d0c8 <puts>
 8001e72:	e00a      	b.n	8001e8a <StartTask03+0x5a>
	}
	else {
		DataSetSteering(buf, 0, SERVO_CW, RPM_2, SERVO_INIT);
 8001e74:	2301      	movs	r3, #1
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	2314      	movs	r3, #20
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	48b2      	ldr	r0, [pc, #712]	; (8002148 <StartTask03+0x318>)
 8001e80:	f000 fe74 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG1_Pin CW init.\n");
 8001e84:	48b2      	ldr	r0, [pc, #712]	; (8002150 <StartTask03+0x320>)
 8001e86:	f00b f91f 	bl	800d0c8 <puts>
	}

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG2_Pin)){
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	48ad      	ldr	r0, [pc, #692]	; (8002144 <StartTask03+0x314>)
 8001e8e:	f003 fa9b 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d00b      	beq.n	8001eb0 <StartTask03+0x80>
		DataSetSteering(buf, 1, SERVO_CW, RPM_2, SERVO_INIT);
 8001e98:	2301      	movs	r3, #1
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	2314      	movs	r3, #20
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	48a9      	ldr	r0, [pc, #676]	; (8002148 <StartTask03+0x318>)
 8001ea4:	f000 fe62 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG2_Pin CW init.\n");
 8001ea8:	48aa      	ldr	r0, [pc, #680]	; (8002154 <StartTask03+0x324>)
 8001eaa:	f00b f90d 	bl	800d0c8 <puts>
 8001eae:	e00a      	b.n	8001ec6 <StartTask03+0x96>
	}
	else {
		DataSetSteering(buf, 1, SERVO_CCW, RPM_2, SERVO_INIT);
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2314      	movs	r3, #20
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2101      	movs	r1, #1
 8001eba:	48a3      	ldr	r0, [pc, #652]	; (8002148 <StartTask03+0x318>)
 8001ebc:	f000 fe56 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG2_Pin CCW init.\n");
 8001ec0:	48a5      	ldr	r0, [pc, #660]	; (8002158 <StartTask03+0x328>)
 8001ec2:	f00b f901 	bl	800d0c8 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG3_Pin)){
 8001ec6:	2140      	movs	r1, #64	; 0x40
 8001ec8:	489e      	ldr	r0, [pc, #632]	; (8002144 <StartTask03+0x314>)
 8001eca:	f003 fa7d 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d00b      	beq.n	8001eec <StartTask03+0xbc>
		DataSetSteering(buf, 2, SERVO_CW, RPM_2, SERVO_INIT);
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2314      	movs	r3, #20
 8001eda:	2200      	movs	r2, #0
 8001edc:	2102      	movs	r1, #2
 8001ede:	489a      	ldr	r0, [pc, #616]	; (8002148 <StartTask03+0x318>)
 8001ee0:	f000 fe44 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG3_Pin CW init.\n");
 8001ee4:	489d      	ldr	r0, [pc, #628]	; (800215c <StartTask03+0x32c>)
 8001ee6:	f00b f8ef 	bl	800d0c8 <puts>
 8001eea:	e00a      	b.n	8001f02 <StartTask03+0xd2>
	}
	else {
		DataSetSteering(buf, 2, SERVO_CCW, RPM_2, SERVO_INIT);
 8001eec:	2301      	movs	r3, #1
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2314      	movs	r3, #20
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2102      	movs	r1, #2
 8001ef6:	4894      	ldr	r0, [pc, #592]	; (8002148 <StartTask03+0x318>)
 8001ef8:	f000 fe38 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG3_Pin CCW init.\n");
 8001efc:	4898      	ldr	r0, [pc, #608]	; (8002160 <StartTask03+0x330>)
 8001efe:	f00b f8e3 	bl	800d0c8 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG4_Pin)){
 8001f02:	2180      	movs	r1, #128	; 0x80
 8001f04:	488f      	ldr	r0, [pc, #572]	; (8002144 <StartTask03+0x314>)
 8001f06:	f003 fa5f 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00b      	beq.n	8001f28 <StartTask03+0xf8>
		DataSetSteering(buf, 3, SERVO_CCW, RPM_2, SERVO_INIT);
 8001f10:	2301      	movs	r3, #1
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	2314      	movs	r3, #20
 8001f16:	2201      	movs	r2, #1
 8001f18:	2103      	movs	r1, #3
 8001f1a:	488b      	ldr	r0, [pc, #556]	; (8002148 <StartTask03+0x318>)
 8001f1c:	f000 fe26 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG4_Pin CCW init.\n");
 8001f20:	4890      	ldr	r0, [pc, #576]	; (8002164 <StartTask03+0x334>)
 8001f22:	f00b f8d1 	bl	800d0c8 <puts>
 8001f26:	e00a      	b.n	8001f3e <StartTask03+0x10e>
	}
	else {
		DataSetSteering(buf, 3, SERVO_CW, RPM_2, SERVO_INIT);
 8001f28:	2301      	movs	r3, #1
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	2314      	movs	r3, #20
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2103      	movs	r1, #3
 8001f32:	4885      	ldr	r0, [pc, #532]	; (8002148 <StartTask03+0x318>)
 8001f34:	f000 fe1a 	bl	8002b6c <DataSetSteering>
		printf("PS_SIG4_Pin CW init.\n");
 8001f38:	488b      	ldr	r0, [pc, #556]	; (8002168 <StartTask03+0x338>)
 8001f3a:	f00b f8c5 	bl	800d0c8 <puts>
	}
	osDelay(1000);
 8001f3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f42:	f007 f928 	bl	8009196 <osDelay>


	for(int i=0;i<20;i++){
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	e009      	b.n	8001f60 <StartTask03+0x130>
		osDelay(500);
 8001f4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f50:	f007 f921 	bl	8009196 <osDelay>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8001f54:	487c      	ldr	r0, [pc, #496]	; (8002148 <StartTask03+0x318>)
 8001f56:	f000 fde1 	bl	8002b1c <ServoMotor_writeDMA>
	for(int i=0;i<20;i++){
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b13      	cmp	r3, #19
 8001f64:	ddf2      	ble.n	8001f4c <StartTask03+0x11c>
	}
	osDelay(500);
 8001f66:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f6a:	f007 f914 	bl	8009196 <osDelay>
	GPIO_disableirq();
 8001f6e:	f000 fc51 	bl	8002814 <GPIO_disableirq>

	STinitdone = 1;
 8001f72:	4b7e      	ldr	r3, [pc, #504]	; (800216c <StartTask03+0x33c>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]
	lastTime = osKernelGetTickCount();
 8001f78:	f006 ff96 	bl	8008ea8 <osKernelGetTickCount>
 8001f7c:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001f84:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 8001f86:	6978      	ldr	r0, [r7, #20]
 8001f88:	f007 f920 	bl	80091cc <osDelayUntil>

	printf("SteDeg: %d\n", SteDeg);
 8001f8c:	4b78      	ldr	r3, [pc, #480]	; (8002170 <StartTask03+0x340>)
 8001f8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f92:	4619      	mov	r1, r3
 8001f94:	4877      	ldr	r0, [pc, #476]	; (8002174 <StartTask03+0x344>)
 8001f96:	f00b f811 	bl	800cfbc <iprintf>
	if(ModeABCD == 1){
 8001f9a:	4b77      	ldr	r3, [pc, #476]	; (8002178 <StartTask03+0x348>)
 8001f9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d16e      	bne.n	8002082 <StartTask03+0x252>
		if(SteDeg<0){
 8001fa4:	4b72      	ldr	r3, [pc, #456]	; (8002170 <StartTask03+0x340>)
 8001fa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	da0b      	bge.n	8001fc6 <StartTask03+0x196>
				SteDeg*=-1;
 8001fae:	4b70      	ldr	r3, [pc, #448]	; (8002170 <StartTask03+0x340>)
 8001fb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	425b      	negs	r3, r3
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	b21a      	sxth	r2, r3
 8001fbc:	4b6c      	ldr	r3, [pc, #432]	; (8002170 <StartTask03+0x340>)
 8001fbe:	801a      	strh	r2, [r3, #0]
				Dir_Rot=SERVO_CW;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	74fb      	strb	r3, [r7, #19]
 8001fc4:	e001      	b.n	8001fca <StartTask03+0x19a>
			}
			else Dir_Rot=SERVO_CCW;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	74fb      	strb	r3, [r7, #19]
			if(SteDeg>90){SteDeg=90;}
 8001fca:	4b69      	ldr	r3, [pc, #420]	; (8002170 <StartTask03+0x340>)
 8001fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fd0:	2b5a      	cmp	r3, #90	; 0x5a
 8001fd2:	dd02      	ble.n	8001fda <StartTask03+0x1aa>
 8001fd4:	4b66      	ldr	r3, [pc, #408]	; (8002170 <StartTask03+0x340>)
 8001fd6:	225a      	movs	r2, #90	; 0x5a
 8001fd8:	801a      	strh	r2, [r3, #0]
			DataSetSteering(buf, 0, Dir_Rot, SteDeg*100, SERVO_POS);
 8001fda:	4b65      	ldr	r3, [pc, #404]	; (8002170 <StartTask03+0x340>)
 8001fdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0092      	lsls	r2, r2, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	461a      	mov	r2, r3
 8001fea:	0091      	lsls	r1, r2, #2
 8001fec:	461a      	mov	r2, r3
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	7cfa      	ldrb	r2, [r7, #19]
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	9100      	str	r1, [sp, #0]
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4852      	ldr	r0, [pc, #328]	; (8002148 <StartTask03+0x318>)
 8002000:	f000 fdb4 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 1, Dir_Rot, SteDeg*100, SERVO_POS);
 8002004:	4b5a      	ldr	r3, [pc, #360]	; (8002170 <StartTask03+0x340>)
 8002006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800200a:	b29b      	uxth	r3, r3
 800200c:	461a      	mov	r2, r3
 800200e:	0092      	lsls	r2, r2, #2
 8002010:	4413      	add	r3, r2
 8002012:	461a      	mov	r2, r3
 8002014:	0091      	lsls	r1, r2, #2
 8002016:	461a      	mov	r2, r3
 8002018:	460b      	mov	r3, r1
 800201a:	4413      	add	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	b29b      	uxth	r3, r3
 8002020:	7cfa      	ldrb	r2, [r7, #19]
 8002022:	2100      	movs	r1, #0
 8002024:	9100      	str	r1, [sp, #0]
 8002026:	2101      	movs	r1, #1
 8002028:	4847      	ldr	r0, [pc, #284]	; (8002148 <StartTask03+0x318>)
 800202a:	f000 fd9f 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 2, Dir_Rot, SteDeg*100, SERVO_POS);
 800202e:	4b50      	ldr	r3, [pc, #320]	; (8002170 <StartTask03+0x340>)
 8002030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002034:	b29b      	uxth	r3, r3
 8002036:	461a      	mov	r2, r3
 8002038:	0092      	lsls	r2, r2, #2
 800203a:	4413      	add	r3, r2
 800203c:	461a      	mov	r2, r3
 800203e:	0091      	lsls	r1, r2, #2
 8002040:	461a      	mov	r2, r3
 8002042:	460b      	mov	r3, r1
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	b29b      	uxth	r3, r3
 800204a:	7cfa      	ldrb	r2, [r7, #19]
 800204c:	2100      	movs	r1, #0
 800204e:	9100      	str	r1, [sp, #0]
 8002050:	2102      	movs	r1, #2
 8002052:	483d      	ldr	r0, [pc, #244]	; (8002148 <StartTask03+0x318>)
 8002054:	f000 fd8a 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 3, Dir_Rot, SteDeg*100, SERVO_POS);
 8002058:	4b45      	ldr	r3, [pc, #276]	; (8002170 <StartTask03+0x340>)
 800205a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800205e:	b29b      	uxth	r3, r3
 8002060:	461a      	mov	r2, r3
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4413      	add	r3, r2
 8002066:	461a      	mov	r2, r3
 8002068:	0091      	lsls	r1, r2, #2
 800206a:	461a      	mov	r2, r3
 800206c:	460b      	mov	r3, r1
 800206e:	4413      	add	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	b29b      	uxth	r3, r3
 8002074:	7cfa      	ldrb	r2, [r7, #19]
 8002076:	2100      	movs	r1, #0
 8002078:	9100      	str	r1, [sp, #0]
 800207a:	2103      	movs	r1, #3
 800207c:	4832      	ldr	r0, [pc, #200]	; (8002148 <StartTask03+0x318>)
 800207e:	f000 fd75 	bl	8002b6c <DataSetSteering>
	}

	if(ModeABCD == 2){
 8002082:	4b3d      	ldr	r3, [pc, #244]	; (8002178 <StartTask03+0x348>)
 8002084:	f993 3000 	ldrsb.w	r3, [r3]
 8002088:	2b02      	cmp	r3, #2
 800208a:	d153      	bne.n	8002134 <StartTask03+0x304>
			DataSetSteering(buf, 0, SERVO_CCW, SteDeg*100, SERVO_POS);
 800208c:	4b38      	ldr	r3, [pc, #224]	; (8002170 <StartTask03+0x340>)
 800208e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002092:	b29b      	uxth	r3, r3
 8002094:	461a      	mov	r2, r3
 8002096:	0092      	lsls	r2, r2, #2
 8002098:	4413      	add	r3, r2
 800209a:	461a      	mov	r2, r3
 800209c:	0091      	lsls	r1, r2, #2
 800209e:	461a      	mov	r2, r3
 80020a0:	460b      	mov	r3, r1
 80020a2:	4413      	add	r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	2200      	movs	r2, #0
 80020aa:	9200      	str	r2, [sp, #0]
 80020ac:	2201      	movs	r2, #1
 80020ae:	2100      	movs	r1, #0
 80020b0:	4825      	ldr	r0, [pc, #148]	; (8002148 <StartTask03+0x318>)
 80020b2:	f000 fd5b 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 1, SERVO_CW, SteDeg*100, SERVO_POS);
 80020b6:	4b2e      	ldr	r3, [pc, #184]	; (8002170 <StartTask03+0x340>)
 80020b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	461a      	mov	r2, r3
 80020c0:	0092      	lsls	r2, r2, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	461a      	mov	r2, r3
 80020c6:	0091      	lsls	r1, r2, #2
 80020c8:	461a      	mov	r2, r3
 80020ca:	460b      	mov	r3, r1
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2200      	movs	r2, #0
 80020d4:	9200      	str	r2, [sp, #0]
 80020d6:	2200      	movs	r2, #0
 80020d8:	2101      	movs	r1, #1
 80020da:	481b      	ldr	r0, [pc, #108]	; (8002148 <StartTask03+0x318>)
 80020dc:	f000 fd46 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 2, SERVO_CW, SteDeg*100, SERVO_POS);
 80020e0:	4b23      	ldr	r3, [pc, #140]	; (8002170 <StartTask03+0x340>)
 80020e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	0092      	lsls	r2, r2, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	461a      	mov	r2, r3
 80020f0:	0091      	lsls	r1, r2, #2
 80020f2:	461a      	mov	r2, r3
 80020f4:	460b      	mov	r3, r1
 80020f6:	4413      	add	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	2200      	movs	r2, #0
 80020fe:	9200      	str	r2, [sp, #0]
 8002100:	2200      	movs	r2, #0
 8002102:	2102      	movs	r1, #2
 8002104:	4810      	ldr	r0, [pc, #64]	; (8002148 <StartTask03+0x318>)
 8002106:	f000 fd31 	bl	8002b6c <DataSetSteering>
			DataSetSteering(buf, 3, SERVO_CCW, SteDeg*100, SERVO_POS);
 800210a:	4b19      	ldr	r3, [pc, #100]	; (8002170 <StartTask03+0x340>)
 800210c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002110:	b29b      	uxth	r3, r3
 8002112:	461a      	mov	r2, r3
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	4413      	add	r3, r2
 8002118:	461a      	mov	r2, r3
 800211a:	0091      	lsls	r1, r2, #2
 800211c:	461a      	mov	r2, r3
 800211e:	460b      	mov	r3, r1
 8002120:	4413      	add	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	b29b      	uxth	r3, r3
 8002126:	2200      	movs	r2, #0
 8002128:	9200      	str	r2, [sp, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	2103      	movs	r1, #3
 800212e:	4806      	ldr	r0, [pc, #24]	; (8002148 <StartTask03+0x318>)
 8002130:	f000 fd1c 	bl	8002b6c <DataSetSteering>
	}


	osDelay(10);
 8002134:	200a      	movs	r0, #10
 8002136:	f007 f82e 	bl	8009196 <osDelay>
	ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
 800213a:	4803      	ldr	r0, [pc, #12]	; (8002148 <StartTask03+0x318>)
 800213c:	f000 fcee 	bl	8002b1c <ServoMotor_writeDMA>
  {
 8002140:	e71d      	b.n	8001f7e <StartTask03+0x14e>
 8002142:	bf00      	nop
 8002144:	40020000 	.word	0x40020000
 8002148:	2000003c 	.word	0x2000003c
 800214c:	08010720 	.word	0x08010720
 8002150:	08010738 	.word	0x08010738
 8002154:	08010750 	.word	0x08010750
 8002158:	08010768 	.word	0x08010768
 800215c:	08010780 	.word	0x08010780
 8002160:	08010798 	.word	0x08010798
 8002164:	080107b0 	.word	0x080107b0
 8002168:	080107c8 	.word	0x080107c8
 800216c:	200007dd 	.word	0x200007dd
 8002170:	200007da 	.word	0x200007da
 8002174:	080107e0 	.word	0x080107e0
 8002178:	200007dc 	.word	0x200007dc

0800217c <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 8002184:	f006 fe90 	bl	8008ea8 <osKernelGetTickCount>
 8002188:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002190:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f007 f81a 	bl	80091cc <osDelayUntil>


		temp++;
 8002198:	4bd0      	ldr	r3, [pc, #832]	; (80024dc <StartTask04+0x360>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	4acf      	ldr	r2, [pc, #828]	; (80024dc <StartTask04+0x360>)
 80021a0:	6013      	str	r3, [r2, #0]
		switch (temp) {
 80021a2:	4bce      	ldr	r3, [pc, #824]	; (80024dc <StartTask04+0x360>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	2b07      	cmp	r3, #7
 80021aa:	f200 81ea 	bhi.w	8002582 <StartTask04+0x406>
 80021ae:	a201      	add	r2, pc, #4	; (adr r2, 80021b4 <StartTask04+0x38>)
 80021b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b4:	080021d5 	.word	0x080021d5
 80021b8:	0800223d 	.word	0x0800223d
 80021bc:	080022a5 	.word	0x080022a5
 80021c0:	0800230d 	.word	0x0800230d
 80021c4:	08002375 	.word	0x08002375
 80021c8:	080023f5 	.word	0x080023f5
 80021cc:	08002475 	.word	0x08002475
 80021d0:	080024fd 	.word	0x080024fd
			case 1:
				printf("case1\n");
 80021d4:	48c2      	ldr	r0, [pc, #776]	; (80024e0 <StartTask04+0x364>)
 80021d6:	f00a ff77 	bl	800d0c8 <puts>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 80021da:	2301      	movs	r3, #1
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	2000      	movs	r0, #0
 80021e2:	f7fe fe77 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 80021e6:	2300      	movs	r3, #0
 80021e8:	2201      	movs	r2, #1
 80021ea:	2100      	movs	r1, #0
 80021ec:	2001      	movs	r0, #1
 80021ee:	f7fe fe71 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 80021f2:	2300      	movs	r3, #0
 80021f4:	2200      	movs	r2, #0
 80021f6:	2101      	movs	r1, #1
 80021f8:	2002      	movs	r0, #2
 80021fa:	f7fe fe6b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 80021fe:	2301      	movs	r3, #1
 8002200:	2200      	movs	r2, #0
 8002202:	2100      	movs	r1, #0
 8002204:	2003      	movs	r0, #3
 8002206:	f7fe fe65 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 800220a:	2300      	movs	r3, #0
 800220c:	2201      	movs	r2, #1
 800220e:	2100      	movs	r1, #0
 8002210:	2004      	movs	r0, #4
 8002212:	f7fe fe5f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8002216:	2300      	movs	r3, #0
 8002218:	2200      	movs	r2, #0
 800221a:	2101      	movs	r1, #1
 800221c:	2005      	movs	r0, #5
 800221e:	f7fe fe59 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8002222:	2301      	movs	r3, #1
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	2006      	movs	r0, #6
 800222a:	f7fe fe53 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 800222e:	2300      	movs	r3, #0
 8002230:	2201      	movs	r2, #1
 8002232:	2100      	movs	r1, #0
 8002234:	2007      	movs	r0, #7
 8002236:	f7fe fe4d 	bl	8000ed4 <ws2812SetColor>
				break;
 800223a:	e1a2      	b.n	8002582 <StartTask04+0x406>
			case 2:
				printf("case2\n");
 800223c:	48a9      	ldr	r0, [pc, #676]	; (80024e4 <StartTask04+0x368>)
 800223e:	f00a ff43 	bl	800d0c8 <puts>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8002242:	2301      	movs	r3, #1
 8002244:	2200      	movs	r2, #0
 8002246:	2100      	movs	r1, #0
 8002248:	2007      	movs	r0, #7
 800224a:	f7fe fe43 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 800224e:	2300      	movs	r3, #0
 8002250:	2201      	movs	r2, #1
 8002252:	2100      	movs	r1, #0
 8002254:	2000      	movs	r0, #0
 8002256:	f7fe fe3d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 800225a:	2300      	movs	r3, #0
 800225c:	2200      	movs	r2, #0
 800225e:	2101      	movs	r1, #1
 8002260:	2001      	movs	r0, #1
 8002262:	f7fe fe37 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8002266:	2301      	movs	r3, #1
 8002268:	2200      	movs	r2, #0
 800226a:	2100      	movs	r1, #0
 800226c:	2002      	movs	r0, #2
 800226e:	f7fe fe31 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8002272:	2300      	movs	r3, #0
 8002274:	2201      	movs	r2, #1
 8002276:	2100      	movs	r1, #0
 8002278:	2003      	movs	r0, #3
 800227a:	f7fe fe2b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 800227e:	2300      	movs	r3, #0
 8002280:	2200      	movs	r2, #0
 8002282:	2101      	movs	r1, #1
 8002284:	2004      	movs	r0, #4
 8002286:	f7fe fe25 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 800228a:	2301      	movs	r3, #1
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	2005      	movs	r0, #5
 8002292:	f7fe fe1f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8002296:	2300      	movs	r3, #0
 8002298:	2201      	movs	r2, #1
 800229a:	2100      	movs	r1, #0
 800229c:	2006      	movs	r0, #6
 800229e:	f7fe fe19 	bl	8000ed4 <ws2812SetColor>
				break;
 80022a2:	e16e      	b.n	8002582 <StartTask04+0x406>
			case 3:
				printf("case3\n");
 80022a4:	4890      	ldr	r0, [pc, #576]	; (80024e8 <StartTask04+0x36c>)
 80022a6:	f00a ff0f 	bl	800d0c8 <puts>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 80022aa:	2301      	movs	r3, #1
 80022ac:	2200      	movs	r2, #0
 80022ae:	2100      	movs	r1, #0
 80022b0:	2006      	movs	r0, #6
 80022b2:	f7fe fe0f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 80022b6:	2300      	movs	r3, #0
 80022b8:	2201      	movs	r2, #1
 80022ba:	2100      	movs	r1, #0
 80022bc:	2007      	movs	r0, #7
 80022be:	f7fe fe09 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 80022c2:	2300      	movs	r3, #0
 80022c4:	2200      	movs	r2, #0
 80022c6:	2101      	movs	r1, #1
 80022c8:	2000      	movs	r0, #0
 80022ca:	f7fe fe03 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 80022ce:	2301      	movs	r3, #1
 80022d0:	2200      	movs	r2, #0
 80022d2:	2100      	movs	r1, #0
 80022d4:	2001      	movs	r0, #1
 80022d6:	f7fe fdfd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 80022da:	2300      	movs	r3, #0
 80022dc:	2201      	movs	r2, #1
 80022de:	2100      	movs	r1, #0
 80022e0:	2002      	movs	r0, #2
 80022e2:	f7fe fdf7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 80022e6:	2300      	movs	r3, #0
 80022e8:	2200      	movs	r2, #0
 80022ea:	2101      	movs	r1, #1
 80022ec:	2003      	movs	r0, #3
 80022ee:	f7fe fdf1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 80022f2:	2301      	movs	r3, #1
 80022f4:	2200      	movs	r2, #0
 80022f6:	2100      	movs	r1, #0
 80022f8:	2004      	movs	r0, #4
 80022fa:	f7fe fdeb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 80022fe:	2300      	movs	r3, #0
 8002300:	2201      	movs	r2, #1
 8002302:	2100      	movs	r1, #0
 8002304:	2005      	movs	r0, #5
 8002306:	f7fe fde5 	bl	8000ed4 <ws2812SetColor>
				break;
 800230a:	e13a      	b.n	8002582 <StartTask04+0x406>
			case 4:
				printf("case4\n");
 800230c:	4877      	ldr	r0, [pc, #476]	; (80024ec <StartTask04+0x370>)
 800230e:	f00a fedb 	bl	800d0c8 <puts>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8002312:	2301      	movs	r3, #1
 8002314:	2200      	movs	r2, #0
 8002316:	2100      	movs	r1, #0
 8002318:	2005      	movs	r0, #5
 800231a:	f7fe fddb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 800231e:	2300      	movs	r3, #0
 8002320:	2201      	movs	r2, #1
 8002322:	2100      	movs	r1, #0
 8002324:	2006      	movs	r0, #6
 8002326:	f7fe fdd5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 800232a:	2300      	movs	r3, #0
 800232c:	2200      	movs	r2, #0
 800232e:	2101      	movs	r1, #1
 8002330:	2007      	movs	r0, #7
 8002332:	f7fe fdcf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8002336:	2301      	movs	r3, #1
 8002338:	2200      	movs	r2, #0
 800233a:	2100      	movs	r1, #0
 800233c:	2000      	movs	r0, #0
 800233e:	f7fe fdc9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8002342:	2300      	movs	r3, #0
 8002344:	2201      	movs	r2, #1
 8002346:	2100      	movs	r1, #0
 8002348:	2001      	movs	r0, #1
 800234a:	f7fe fdc3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 800234e:	2300      	movs	r3, #0
 8002350:	2200      	movs	r2, #0
 8002352:	2101      	movs	r1, #1
 8002354:	2002      	movs	r0, #2
 8002356:	f7fe fdbd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 800235a:	2301      	movs	r3, #1
 800235c:	2200      	movs	r2, #0
 800235e:	2100      	movs	r1, #0
 8002360:	2003      	movs	r0, #3
 8002362:	f7fe fdb7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002366:	2300      	movs	r3, #0
 8002368:	2201      	movs	r2, #1
 800236a:	2100      	movs	r1, #0
 800236c:	2004      	movs	r0, #4
 800236e:	f7fe fdb1 	bl	8000ed4 <ws2812SetColor>
				break;
 8002372:	e106      	b.n	8002582 <StartTask04+0x406>
			case 5:
				printf("case5\n");
 8002374:	485e      	ldr	r0, [pc, #376]	; (80024f0 <StartTask04+0x374>)
 8002376:	f00a fea7 	bl	800d0c8 <puts>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 800237a:	2301      	movs	r3, #1
 800237c:	2200      	movs	r2, #0
 800237e:	2100      	movs	r1, #0
 8002380:	2004      	movs	r0, #4
 8002382:	f7fe fda7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8002386:	2300      	movs	r3, #0
 8002388:	2201      	movs	r2, #1
 800238a:	2100      	movs	r1, #0
 800238c:	2005      	movs	r0, #5
 800238e:	f7fe fda1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 8002392:	2300      	movs	r3, #0
 8002394:	2200      	movs	r2, #0
 8002396:	2101      	movs	r1, #1
 8002398:	2006      	movs	r0, #6
 800239a:	f7fe fd9b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 800239e:	2301      	movs	r3, #1
 80023a0:	2200      	movs	r2, #0
 80023a2:	2100      	movs	r1, #0
 80023a4:	2007      	movs	r0, #7
 80023a6:	f7fe fd95 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 80023aa:	2300      	movs	r3, #0
 80023ac:	2201      	movs	r2, #1
 80023ae:	2100      	movs	r1, #0
 80023b0:	2000      	movs	r0, #0
 80023b2:	f7fe fd8f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 80023b6:	2300      	movs	r3, #0
 80023b8:	2200      	movs	r2, #0
 80023ba:	2101      	movs	r1, #1
 80023bc:	2001      	movs	r0, #1
 80023be:	f7fe fd89 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 80023c2:	2301      	movs	r3, #1
 80023c4:	2200      	movs	r2, #0
 80023c6:	2100      	movs	r1, #0
 80023c8:	2002      	movs	r0, #2
 80023ca:	f7fe fd83 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 80023ce:	2300      	movs	r3, #0
 80023d0:	2201      	movs	r2, #1
 80023d2:	2100      	movs	r1, #0
 80023d4:	2003      	movs	r0, #3
 80023d6:	f7fe fd7d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,0,1);//index, r, g, b
 80023da:	2301      	movs	r3, #1
 80023dc:	2200      	movs	r2, #0
 80023de:	2100      	movs	r1, #0
 80023e0:	2008      	movs	r0, #8
 80023e2:	f7fe fd77 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,0,1,0);//index, r, g, b
 80023e6:	2300      	movs	r3, #0
 80023e8:	2201      	movs	r2, #1
 80023ea:	2100      	movs	r1, #0
 80023ec:	2009      	movs	r0, #9
 80023ee:	f7fe fd71 	bl	8000ed4 <ws2812SetColor>

				break;
 80023f2:	e0c6      	b.n	8002582 <StartTask04+0x406>
			case 6:
				printf("case6\n");
 80023f4:	483f      	ldr	r0, [pc, #252]	; (80024f4 <StartTask04+0x378>)
 80023f6:	f00a fe67 	bl	800d0c8 <puts>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 80023fa:	2301      	movs	r3, #1
 80023fc:	2200      	movs	r2, #0
 80023fe:	2100      	movs	r1, #0
 8002400:	2003      	movs	r0, #3
 8002402:	f7fe fd67 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002406:	2300      	movs	r3, #0
 8002408:	2201      	movs	r2, #1
 800240a:	2100      	movs	r1, #0
 800240c:	2004      	movs	r0, #4
 800240e:	f7fe fd61 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8002412:	2300      	movs	r3, #0
 8002414:	2200      	movs	r2, #0
 8002416:	2101      	movs	r1, #1
 8002418:	2005      	movs	r0, #5
 800241a:	f7fe fd5b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 800241e:	2301      	movs	r3, #1
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	2006      	movs	r0, #6
 8002426:	f7fe fd55 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 800242a:	2300      	movs	r3, #0
 800242c:	2201      	movs	r2, #1
 800242e:	2100      	movs	r1, #0
 8002430:	2007      	movs	r0, #7
 8002432:	f7fe fd4f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8002436:	2300      	movs	r3, #0
 8002438:	2200      	movs	r2, #0
 800243a:	2101      	movs	r1, #1
 800243c:	2000      	movs	r0, #0
 800243e:	f7fe fd49 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8002442:	2301      	movs	r3, #1
 8002444:	2200      	movs	r2, #0
 8002446:	2100      	movs	r1, #0
 8002448:	2001      	movs	r0, #1
 800244a:	f7fe fd43 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 800244e:	2300      	movs	r3, #0
 8002450:	2201      	movs	r2, #1
 8002452:	2100      	movs	r1, #0
 8002454:	2002      	movs	r0, #2
 8002456:	f7fe fd3d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,1,1);//index, r, g, b
 800245a:	2301      	movs	r3, #1
 800245c:	2201      	movs	r2, #1
 800245e:	2100      	movs	r1, #0
 8002460:	2008      	movs	r0, #8
 8002462:	f7fe fd37 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,0);//index, r, g, b
 8002466:	2300      	movs	r3, #0
 8002468:	2201      	movs	r2, #1
 800246a:	2101      	movs	r1, #1
 800246c:	2009      	movs	r0, #9
 800246e:	f7fe fd31 	bl	8000ed4 <ws2812SetColor>
				break;
 8002472:	e086      	b.n	8002582 <StartTask04+0x406>
			case 7:
				printf("case7\n");
 8002474:	4820      	ldr	r0, [pc, #128]	; (80024f8 <StartTask04+0x37c>)
 8002476:	f00a fe27 	bl	800d0c8 <puts>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 800247a:	2301      	movs	r3, #1
 800247c:	2200      	movs	r2, #0
 800247e:	2100      	movs	r1, #0
 8002480:	2002      	movs	r0, #2
 8002482:	f7fe fd27 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8002486:	2300      	movs	r3, #0
 8002488:	2201      	movs	r2, #1
 800248a:	2100      	movs	r1, #0
 800248c:	2003      	movs	r0, #3
 800248e:	f7fe fd21 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 8002492:	2300      	movs	r3, #0
 8002494:	2200      	movs	r2, #0
 8002496:	2101      	movs	r1, #1
 8002498:	2004      	movs	r0, #4
 800249a:	f7fe fd1b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 800249e:	2301      	movs	r3, #1
 80024a0:	2200      	movs	r2, #0
 80024a2:	2100      	movs	r1, #0
 80024a4:	2005      	movs	r0, #5
 80024a6:	f7fe fd15 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 80024aa:	2300      	movs	r3, #0
 80024ac:	2201      	movs	r2, #1
 80024ae:	2100      	movs	r1, #0
 80024b0:	2006      	movs	r0, #6
 80024b2:	f7fe fd0f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 80024b6:	2300      	movs	r3, #0
 80024b8:	2200      	movs	r2, #0
 80024ba:	2101      	movs	r1, #1
 80024bc:	2007      	movs	r0, #7
 80024be:	f7fe fd09 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 80024c2:	2301      	movs	r3, #1
 80024c4:	2200      	movs	r2, #0
 80024c6:	2100      	movs	r1, #0
 80024c8:	2000      	movs	r0, #0
 80024ca:	f7fe fd03 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 80024ce:	2300      	movs	r3, #0
 80024d0:	2201      	movs	r2, #1
 80024d2:	2100      	movs	r1, #0
 80024d4:	2001      	movs	r0, #1
 80024d6:	f7fe fcfd 	bl	8000ed4 <ws2812SetColor>
				break;
 80024da:	e052      	b.n	8002582 <StartTask04+0x406>
 80024dc:	200007fc 	.word	0x200007fc
 80024e0:	080107ec 	.word	0x080107ec
 80024e4:	080107f4 	.word	0x080107f4
 80024e8:	080107fc 	.word	0x080107fc
 80024ec:	08010804 	.word	0x08010804
 80024f0:	0801080c 	.word	0x0801080c
 80024f4:	08010814 	.word	0x08010814
 80024f8:	0801081c 	.word	0x0801081c
			case 8:
				printf("case8\n");
 80024fc:	4825      	ldr	r0, [pc, #148]	; (8002594 <StartTask04+0x418>)
 80024fe:	f00a fde3 	bl	800d0c8 <puts>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8002502:	2301      	movs	r3, #1
 8002504:	2200      	movs	r2, #0
 8002506:	2100      	movs	r1, #0
 8002508:	2001      	movs	r0, #1
 800250a:	f7fe fce3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 800250e:	2300      	movs	r3, #0
 8002510:	2201      	movs	r2, #1
 8002512:	2100      	movs	r1, #0
 8002514:	2002      	movs	r0, #2
 8002516:	f7fe fcdd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 800251a:	2300      	movs	r3, #0
 800251c:	2200      	movs	r2, #0
 800251e:	2101      	movs	r1, #1
 8002520:	2003      	movs	r0, #3
 8002522:	f7fe fcd7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8002526:	2301      	movs	r3, #1
 8002528:	2200      	movs	r2, #0
 800252a:	2100      	movs	r1, #0
 800252c:	2004      	movs	r0, #4
 800252e:	f7fe fcd1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8002532:	2300      	movs	r3, #0
 8002534:	2201      	movs	r2, #1
 8002536:	2100      	movs	r1, #0
 8002538:	2005      	movs	r0, #5
 800253a:	f7fe fccb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 800253e:	2300      	movs	r3, #0
 8002540:	2200      	movs	r2, #0
 8002542:	2101      	movs	r1, #1
 8002544:	2006      	movs	r0, #6
 8002546:	f7fe fcc5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 800254a:	2301      	movs	r3, #1
 800254c:	2200      	movs	r2, #0
 800254e:	2100      	movs	r1, #0
 8002550:	2007      	movs	r0, #7
 8002552:	f7fe fcbf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8002556:	2300      	movs	r3, #0
 8002558:	2201      	movs	r2, #1
 800255a:	2100      	movs	r1, #0
 800255c:	2000      	movs	r0, #0
 800255e:	f7fe fcb9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,1,1,1);//index, r, g, b
 8002562:	2301      	movs	r3, #1
 8002564:	2201      	movs	r2, #1
 8002566:	2101      	movs	r1, #1
 8002568:	2008      	movs	r0, #8
 800256a:	f7fe fcb3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,1);//index, r, g, b
 800256e:	2301      	movs	r3, #1
 8002570:	2201      	movs	r2, #1
 8002572:	2101      	movs	r1, #1
 8002574:	2009      	movs	r0, #9
 8002576:	f7fe fcad 	bl	8000ed4 <ws2812SetColor>
				temp=1;
 800257a:	4b07      	ldr	r3, [pc, #28]	; (8002598 <StartTask04+0x41c>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]
				break;
 8002580:	bf00      	nop
		}

		ws2812AllColor(0,0,0);//r, g, b
 8002582:	2200      	movs	r2, #0
 8002584:	2100      	movs	r1, #0
 8002586:	2000      	movs	r0, #0
 8002588:	f7fe fcfc 	bl	8000f84 <ws2812AllColor>
		ws2812NumOn(NUM_NPLED);
 800258c:	2018      	movs	r0, #24
 800258e:	f7fe fc8d 	bl	8000eac <ws2812NumOn>
  {
 8002592:	e5fa      	b.n	800218a <StartTask04+0xe>
 8002594:	08010824 	.word	0x08010824
 8002598:	200007fc 	.word	0x200007fc

0800259c <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 80025a4:	f006 fc80 	bl	8008ea8 <osKernelGetTickCount>
 80025a8:	60f8      	str	r0, [r7, #12]

	fanInit();
 80025aa:	f7ff f875 	bl	8001698 <fanInit>

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80025b4:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f006 fe08 	bl	80091cc <osDelayUntil>
	fanOn(30);
 80025bc:	201e      	movs	r0, #30
 80025be:	f7ff f875 	bl	80016ac <fanOn>
	lastTime += PERIOD_FAN;
 80025c2:	e7f4      	b.n	80025ae <StartTask05+0x12>

080025c4 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af02      	add	r7, sp, #8
 80025ca:	6078      	str	r0, [r7, #4]
	//char buf[48]={0,};
  /* USER CODE BEGIN StartTask06 */
	//uint32_t lastTime = osKernelGetTickCount();
	osDelay(10);//for printf();
 80025cc:	200a      	movs	r0, #10
 80025ce:	f006 fde2 	bl	8009196 <osDelay>
	printf("StartTask06 PS_SIG3_Pin.%d: \n", PS_SIGx_Pin);
 80025d2:	4b2e      	ldr	r3, [pc, #184]	; (800268c <StartTask06+0xc8>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	4619      	mov	r1, r3
 80025d8:	482d      	ldr	r0, [pc, #180]	; (8002690 <StartTask06+0xcc>)
 80025da:	f00a fcef 	bl	800cfbc <iprintf>
  /* Infinite loop */
  for(;;)
  {
		osThreadFlagsWait(1, 0, osWaitForever);
 80025de:	f04f 32ff 	mov.w	r2, #4294967295
 80025e2:	2100      	movs	r1, #0
 80025e4:	2001      	movs	r0, #1
 80025e6:	f006 fd55 	bl	8009094 <osThreadFlagsWait>

	if(PS_SIGx_Pin&1){//1ch init
 80025ea:	4b28      	ldr	r3, [pc, #160]	; (800268c <StartTask06+0xc8>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00d      	beq.n	8002612 <StartTask06+0x4e>
		PS_SIGx_Pin=0; printf(" PS_SIG1_stop.\n");
 80025f6:	4b25      	ldr	r3, [pc, #148]	; (800268c <StartTask06+0xc8>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	701a      	strb	r2, [r3, #0]
 80025fc:	4825      	ldr	r0, [pc, #148]	; (8002694 <StartTask06+0xd0>)
 80025fe:	f00a fd63 	bl	800d0c8 <puts>
		DataSetSteering(buf, 0, SERVO_CCW, 0, 0);
 8002602:	2300      	movs	r3, #0
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	2300      	movs	r3, #0
 8002608:	2201      	movs	r2, #1
 800260a:	2100      	movs	r1, #0
 800260c:	4822      	ldr	r0, [pc, #136]	; (8002698 <StartTask06+0xd4>)
 800260e:	f000 faad 	bl	8002b6c <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}

	if(PS_SIGx_Pin&2){//2ch init
 8002612:	4b1e      	ldr	r3, [pc, #120]	; (800268c <StartTask06+0xc8>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00d      	beq.n	800263a <StartTask06+0x76>
		PS_SIGx_Pin=0; printf(" PS_SIG2_stop.\n");
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <StartTask06+0xc8>)
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	481d      	ldr	r0, [pc, #116]	; (800269c <StartTask06+0xd8>)
 8002626:	f00a fd4f 	bl	800d0c8 <puts>
		DataSetSteering(buf, 1, SERVO_CCW, 0, 0);
 800262a:	2300      	movs	r3, #0
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2300      	movs	r3, #0
 8002630:	2201      	movs	r2, #1
 8002632:	2101      	movs	r1, #1
 8002634:	4818      	ldr	r0, [pc, #96]	; (8002698 <StartTask06+0xd4>)
 8002636:	f000 fa99 	bl	8002b6c <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&4){//3ch init
 800263a:	4b14      	ldr	r3, [pc, #80]	; (800268c <StartTask06+0xc8>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00d      	beq.n	8002662 <StartTask06+0x9e>
		PS_SIGx_Pin=0; printf(" PS_SIG3_stop.\n");
 8002646:	4b11      	ldr	r3, [pc, #68]	; (800268c <StartTask06+0xc8>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
 800264c:	4814      	ldr	r0, [pc, #80]	; (80026a0 <StartTask06+0xdc>)
 800264e:	f00a fd3b 	bl	800d0c8 <puts>
		DataSetSteering(buf, 2, SERVO_CCW, 0, 0);
 8002652:	2300      	movs	r3, #0
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	2300      	movs	r3, #0
 8002658:	2201      	movs	r2, #1
 800265a:	2102      	movs	r1, #2
 800265c:	480e      	ldr	r0, [pc, #56]	; (8002698 <StartTask06+0xd4>)
 800265e:	f000 fa85 	bl	8002b6c <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&8){//4ch init
 8002662:	4b0a      	ldr	r3, [pc, #40]	; (800268c <StartTask06+0xc8>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0b7      	beq.n	80025de <StartTask06+0x1a>
		PS_SIGx_Pin=0; printf(" PS_SIG4_stop.\n");
 800266e:	4b07      	ldr	r3, [pc, #28]	; (800268c <StartTask06+0xc8>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	480b      	ldr	r0, [pc, #44]	; (80026a4 <StartTask06+0xe0>)
 8002676:	f00a fd27 	bl	800d0c8 <puts>
		DataSetSteering(buf, 3, SERVO_CCW, 0, 0);
 800267a:	2300      	movs	r3, #0
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	2300      	movs	r3, #0
 8002680:	2201      	movs	r2, #1
 8002682:	2103      	movs	r1, #3
 8002684:	4804      	ldr	r0, [pc, #16]	; (8002698 <StartTask06+0xd4>)
 8002686:	f000 fa71 	bl	8002b6c <DataSetSteering>
		osThreadFlagsWait(1, 0, osWaitForever);
 800268a:	e7a8      	b.n	80025de <StartTask06+0x1a>
 800268c:	200007d8 	.word	0x200007d8
 8002690:	0801082c 	.word	0x0801082c
 8002694:	0801084c 	.word	0x0801084c
 8002698:	2000003c 	.word	0x2000003c
 800269c:	0801085c 	.word	0x0801085c
 80026a0:	0801086c 	.word	0x0801086c
 80026a4:	0801087c 	.word	0x0801087c

080026a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	; 0x28
 80026ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ae:	f107 0314 	add.w	r3, r7, #20
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
 80026bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	4b4f      	ldr	r3, [pc, #316]	; (8002800 <MX_GPIO_Init+0x158>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a4e      	ldr	r2, [pc, #312]	; (8002800 <MX_GPIO_Init+0x158>)
 80026c8:	f043 0304 	orr.w	r3, r3, #4
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <MX_GPIO_Init+0x158>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b48      	ldr	r3, [pc, #288]	; (8002800 <MX_GPIO_Init+0x158>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a47      	ldr	r2, [pc, #284]	; (8002800 <MX_GPIO_Init+0x158>)
 80026e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b45      	ldr	r3, [pc, #276]	; (8002800 <MX_GPIO_Init+0x158>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	4b41      	ldr	r3, [pc, #260]	; (8002800 <MX_GPIO_Init+0x158>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	4a40      	ldr	r2, [pc, #256]	; (8002800 <MX_GPIO_Init+0x158>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	6313      	str	r3, [r2, #48]	; 0x30
 8002706:	4b3e      	ldr	r3, [pc, #248]	; (8002800 <MX_GPIO_Init+0x158>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
 8002716:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <MX_GPIO_Init+0x158>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a39      	ldr	r2, [pc, #228]	; (8002800 <MX_GPIO_Init+0x158>)
 800271c:	f043 0302 	orr.w	r3, r3, #2
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b37      	ldr	r3, [pc, #220]	; (8002800 <MX_GPIO_Init+0x158>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4b33      	ldr	r3, [pc, #204]	; (8002800 <MX_GPIO_Init+0x158>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	4a32      	ldr	r2, [pc, #200]	; (8002800 <MX_GPIO_Init+0x158>)
 8002738:	f043 0308 	orr.w	r3, r3, #8
 800273c:	6313      	str	r3, [r2, #48]	; 0x30
 800273e:	4b30      	ldr	r3, [pc, #192]	; (8002800 <MX_GPIO_Init+0x158>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 800274a:	2200      	movs	r2, #0
 800274c:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8002750:	482c      	ldr	r0, [pc, #176]	; (8002804 <MX_GPIO_Init+0x15c>)
 8002752:	f002 fe51 	bl	80053f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8002756:	2200      	movs	r2, #0
 8002758:	f244 0110 	movw	r1, #16400	; 0x4010
 800275c:	482a      	ldr	r0, [pc, #168]	; (8002808 <MX_GPIO_Init+0x160>)
 800275e:	f002 fe4b 	bl	80053f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8002762:	2200      	movs	r2, #0
 8002764:	2104      	movs	r1, #4
 8002766:	4829      	ldr	r0, [pc, #164]	; (800280c <MX_GPIO_Init+0x164>)
 8002768:	f002 fe46 	bl	80053f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 800276c:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 8002770:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002772:	2301      	movs	r3, #1
 8002774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277a:	2300      	movs	r3, #0
 800277c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800277e:	f107 0314 	add.w	r3, r7, #20
 8002782:	4619      	mov	r1, r3
 8002784:	481f      	ldr	r0, [pc, #124]	; (8002804 <MX_GPIO_Init+0x15c>)
 8002786:	f002 fc83 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800278a:	2301      	movs	r3, #1
 800278c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800278e:	2303      	movs	r3, #3
 8002790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	4619      	mov	r1, r3
 800279c:	4819      	ldr	r0, [pc, #100]	; (8002804 <MX_GPIO_Init+0x15c>)
 800279e:	f002 fc77 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin|PS_SIG4_Pin;
 80027a2:	23f0      	movs	r3, #240	; 0xf0
 80027a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027a6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80027aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	4619      	mov	r1, r3
 80027b6:	4816      	ldr	r0, [pc, #88]	; (8002810 <MX_GPIO_Init+0x168>)
 80027b8:	f002 fc6a 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 80027bc:	f244 0310 	movw	r3, #16400	; 0x4010
 80027c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c2:	2301      	movs	r3, #1
 80027c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ce:	f107 0314 	add.w	r3, r7, #20
 80027d2:	4619      	mov	r1, r3
 80027d4:	480c      	ldr	r0, [pc, #48]	; (8002808 <MX_GPIO_Init+0x160>)
 80027d6:	f002 fc5b 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027da:	2304      	movs	r3, #4
 80027dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027de:	2301      	movs	r3, #1
 80027e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027ea:	f107 0314 	add.w	r3, r7, #20
 80027ee:	4619      	mov	r1, r3
 80027f0:	4806      	ldr	r0, [pc, #24]	; (800280c <MX_GPIO_Init+0x164>)
 80027f2:	f002 fc4d 	bl	8005090 <HAL_GPIO_Init>
//  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
//
//  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);

}
 80027f6:	bf00      	nop
 80027f8:	3728      	adds	r7, #40	; 0x28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40023800 	.word	0x40023800
 8002804:	40020800 	.word	0x40020800
 8002808:	40020400 	.word	0x40020400
 800280c:	40020c00 	.word	0x40020c00
 8002810:	40020000 	.word	0x40020000

08002814 <GPIO_disableirq>:

/* USER CODE BEGIN 2 */
void GPIO_disableirq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8002818:	200a      	movs	r0, #10
 800281a:	f002 f829 	bl	8004870 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800281e:	2017      	movs	r0, #23
 8002820:	f002 f826 	bl	8004870 <HAL_NVIC_DisableIRQ>
}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}

08002828 <GPIO_enableirq>:

void GPIO_enableirq(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800282c:	2200      	movs	r2, #0
 800282e:	2105      	movs	r1, #5
 8002830:	200a      	movs	r0, #10
 8002832:	f001 fff3 	bl	800481c <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002836:	200a      	movs	r0, #10
 8002838:	f002 f80c 	bl	8004854 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2105      	movs	r1, #5
 8002840:	2017      	movs	r0, #23
 8002842:	f001 ffeb 	bl	800481c <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002846:	2017      	movs	r0, #23
 8002848:	f002 f804 	bl	8004854 <HAL_NVIC_EnableIRQ>
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}

08002850 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8002854:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002856:	4a19      	ldr	r2, [pc, #100]	; (80028bc <MX_I2C1_SMBUS_Init+0x6c>)
 8002858:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 800285a:	4b17      	ldr	r3, [pc, #92]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 800285c:	4a18      	ldr	r2, [pc, #96]	; (80028c0 <MX_I2C1_SMBUS_Init+0x70>)
 800285e:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 8002860:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002862:	2200      	movs	r2, #0
 8002864:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8002866:	4b14      	ldr	r3, [pc, #80]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002868:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800286c:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 800286e:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002870:	2200      	movs	r2, #0
 8002872:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002876:	2200      	movs	r2, #0
 8002878:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 800287a:	4b0f      	ldr	r3, [pc, #60]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 800287c:	2200      	movs	r2, #0
 800287e:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8002880:	4b0d      	ldr	r3, [pc, #52]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002882:	2200      	movs	r2, #0
 8002884:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8002886:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002888:	2200      	movs	r2, #0
 800288a:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 800288c:	4b0a      	ldr	r3, [pc, #40]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 800288e:	2202      	movs	r2, #2
 8002890:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8002892:	4809      	ldr	r0, [pc, #36]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 8002894:	f003 fa86 	bl	8005da4 <HAL_SMBUS_Init>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 800289e:	f000 f90d 	bl	8002abc <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 80028a2:	4805      	ldr	r0, [pc, #20]	; (80028b8 <MX_I2C1_SMBUS_Init+0x68>)
 80028a4:	f003 fb34 	bl	8005f10 <HAL_SMBUS_EnableAlert_IT>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 80028ae:	f000 f905 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000800 	.word	0x20000800
 80028bc:	40005400 	.word	0x40005400
 80028c0:	000186a0 	.word	0x000186a0

080028c4 <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	; 0x28
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a19      	ldr	r2, [pc, #100]	; (8002948 <HAL_SMBUS_MspInit+0x84>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d12b      	bne.n	800293e <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	4b18      	ldr	r3, [pc, #96]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a17      	ldr	r2, [pc, #92]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b15      	ldr	r3, [pc, #84]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002902:	23e0      	movs	r3, #224	; 0xe0
 8002904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002906:	2312      	movs	r3, #18
 8002908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	2300      	movs	r3, #0
 800290c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290e:	2303      	movs	r3, #3
 8002910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002912:	2304      	movs	r3, #4
 8002914:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002916:	f107 0314 	add.w	r3, r7, #20
 800291a:	4619      	mov	r1, r3
 800291c:	480c      	ldr	r0, [pc, #48]	; (8002950 <HAL_SMBUS_MspInit+0x8c>)
 800291e:	f002 fbb7 	bl	8005090 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	4a08      	ldr	r2, [pc, #32]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 800292c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002930:	6413      	str	r3, [r2, #64]	; 0x40
 8002932:	4b06      	ldr	r3, [pc, #24]	; (800294c <HAL_SMBUS_MspInit+0x88>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800293e:	bf00      	nop
 8002940:	3728      	adds	r7, #40	; 0x28
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40005400 	.word	0x40005400
 800294c:	40023800 	.word	0x40023800
 8002950:	40020400 	.word	0x40020400

08002954 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	b29a      	uxth	r2, r3
 8002964:	2364      	movs	r3, #100	; 0x64
 8002966:	68b9      	ldr	r1, [r7, #8]
 8002968:	4803      	ldr	r0, [pc, #12]	; (8002978 <_write+0x24>)
 800296a:	f005 f88e 	bl	8007a8a <HAL_UART_Transmit>
	return (len);
 800296e:	687b      	ldr	r3, [r7, #4]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200009e8 	.word	0x200009e8

0800297c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002980:	f000 ff72 	bl	8003868 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002984:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002988:	f000 ffb0 	bl	80038ec <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800298c:	f000 f81a 	bl	80029c4 <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002990:	f7ff fe8a 	bl	80026a8 <MX_GPIO_Init>
  MX_CAN1_Init();
 8002994:	f7fe fb44 	bl	8001020 <MX_CAN1_Init>

  MX_TIM1_Init();
 8002998:	f000 faf8 	bl	8002f8c <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 800299c:	f7ff ff58 	bl	8002850 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 80029a0:	f7fe fe44 	bl	800162c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80029a4:	f000 fe4c 	bl	8003640 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80029a8:	f000 fe20 	bl	80035ec <MX_USART2_UART_Init>
  MX_TIM8_Init();
 80029ac:	f000 fc1c 	bl	80031e8 <MX_TIM8_Init>
  MX_TIM3_Init();
 80029b0:	f000 fb9e 	bl	80030f0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80029b4:	f006 fa2e 	bl	8008e14 <osKernelInitialize>
  MX_FREERTOS_Init();
 80029b8:	f7fe ff10 	bl	80017dc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80029bc:	f006 fa4e 	bl	8008e5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029c0:	e7fe      	b.n	80029c0 <main+0x44>
	...

080029c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b094      	sub	sp, #80	; 0x50
 80029c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ca:	f107 0320 	add.w	r3, r7, #32
 80029ce:	2230      	movs	r2, #48	; 0x30
 80029d0:	2100      	movs	r1, #0
 80029d2:	4618      	mov	r0, r3
 80029d4:	f009 fdeb 	bl	800c5ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d8:	f107 030c 	add.w	r3, r7, #12
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	60bb      	str	r3, [r7, #8]
 80029ec:	4b28      	ldr	r3, [pc, #160]	; (8002a90 <SystemClock_Config+0xcc>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	4a27      	ldr	r2, [pc, #156]	; (8002a90 <SystemClock_Config+0xcc>)
 80029f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f6:	6413      	str	r3, [r2, #64]	; 0x40
 80029f8:	4b25      	ldr	r3, [pc, #148]	; (8002a90 <SystemClock_Config+0xcc>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a00:	60bb      	str	r3, [r7, #8]
 8002a02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	4b22      	ldr	r3, [pc, #136]	; (8002a94 <SystemClock_Config+0xd0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a21      	ldr	r2, [pc, #132]	; (8002a94 <SystemClock_Config+0xd0>)
 8002a0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <SystemClock_Config+0xd0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a20:	2301      	movs	r3, #1
 8002a22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002a34:	2306      	movs	r3, #6
 8002a36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a38:	23a8      	movs	r3, #168	; 0xa8
 8002a3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a40:	2304      	movs	r3, #4
 8002a42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a44:	f107 0320 	add.w	r3, r7, #32
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f002 fd21 	bl	8005490 <HAL_RCC_OscConfig>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a54:	f000 f832 	bl	8002abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a58:	230f      	movs	r3, #15
 8002a5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a64:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a70:	f107 030c 	add.w	r3, r7, #12
 8002a74:	2105      	movs	r1, #5
 8002a76:	4618      	mov	r0, r3
 8002a78:	f002 ff82 	bl	8005980 <HAL_RCC_ClockConfig>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002a82:	f000 f81b 	bl	8002abc <Error_Handler>
  }
}
 8002a86:	bf00      	nop
 8002a88:	3750      	adds	r7, #80	; 0x50
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40007000 	.word	0x40007000

08002a98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a04      	ldr	r2, [pc, #16]	; (8002ab8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d101      	bne.n	8002aae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002aaa:	f000 feff 	bl	80038ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40001000 	.word	0x40001000

08002abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac0:	b672      	cpsid	i
}
 8002ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ac4:	e7fe      	b.n	8002ac4 <Error_Handler+0x8>
	...

08002ac8 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a0b      	ldr	r2, [pc, #44]	; (8002b04 <HAL_UART_RxCpltCallback+0x3c>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d109      	bne.n	8002aee <HAL_UART_RxCpltCallback+0x26>
 8002ada:	220c      	movs	r2, #12
 8002adc:	490a      	ldr	r1, [pc, #40]	; (8002b08 <HAL_UART_RxCpltCallback+0x40>)
 8002ade:	480b      	ldr	r0, [pc, #44]	; (8002b0c <HAL_UART_RxCpltCallback+0x44>)
 8002ae0:	f005 f865 	bl	8007bae <HAL_UART_Receive_IT>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4809      	ldr	r0, [pc, #36]	; (8002b10 <HAL_UART_RxCpltCallback+0x48>)
 8002aea:	f00a fa67 	bl	800cfbc <iprintf>
	}//SET INTERRUPT
	flag_rx = 1;
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <HAL_UART_RxCpltCallback+0x4c>)
 8002af0:	2201      	movs	r2, #1
 8002af2:	601a      	str	r2, [r3, #0]
	printf("H_URCBf\n");
 8002af4:	4808      	ldr	r0, [pc, #32]	; (8002b18 <HAL_UART_RxCpltCallback+0x50>)
 8002af6:	f00a fae7 	bl	800d0c8 <puts>
}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	40004800 	.word	0x40004800
 8002b08:	20000858 	.word	0x20000858
 8002b0c:	20000a2c 	.word	0x20000a2c
 8002b10:	0801088c 	.word	0x0801088c
 8002b14:	20000854 	.word	0x20000854
 8002b18:	080108a0 	.word	0x080108a0

08002b1c <ServoMotor_writeDMA>:

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
}

void ServoMotor_writeDMA(const char* str)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8002b24:	2201      	movs	r2, #1
 8002b26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b2a:	480e      	ldr	r0, [pc, #56]	; (8002b64 <ServoMotor_writeDMA+0x48>)
 8002b2c:	f002 fc64 	bl	80053f8 <HAL_GPIO_WritePin>
    osDelay(6);//because transmit_DMA
 8002b30:	2006      	movs	r0, #6
 8002b32:	f006 fb30 	bl	8009196 <osDelay>
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 8002b36:	2230      	movs	r2, #48	; 0x30
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	480b      	ldr	r0, [pc, #44]	; (8002b68 <ServoMotor_writeDMA+0x4c>)
 8002b3c:	f005 f868 	bl	8007c10 <HAL_UART_Transmit_DMA>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <ServoMotor_writeDMA+0x2e>
 8002b46:	f7ff ffb9 	bl	8002abc <Error_Handler>
    osDelay(6);//because transmit_DMA
 8002b4a:	2006      	movs	r0, #6
 8002b4c:	f006 fb23 	bl	8009196 <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8002b50:	2200      	movs	r2, #0
 8002b52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b56:	4803      	ldr	r0, [pc, #12]	; (8002b64 <ServoMotor_writeDMA+0x48>)
 8002b58:	f002 fc4e 	bl	80053f8 <HAL_GPIO_WritePin>
}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40020400 	.word	0x40020400
 8002b68:	20000a2c 	.word	0x20000a2c

08002b6c <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const char* str, char id, char direction, unsigned short position, char init)
{
 8002b6c:	b490      	push	{r4, r7}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	4608      	mov	r0, r1
 8002b76:	4611      	mov	r1, r2
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	70fb      	strb	r3, [r7, #3]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	70bb      	strb	r3, [r7, #2]
 8002b82:	4613      	mov	r3, r2
 8002b84:	803b      	strh	r3, [r7, #0]
    char buf[12];

    buf[0]=0xFF;//header
 8002b86:	23ff      	movs	r3, #255	; 0xff
 8002b88:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 8002b8a:	23fe      	movs	r3, #254	; 0xfe
 8002b8c:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 8002b92:	2306      	movs	r3, #6
 8002b94:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 8002b96:	2300      	movs	r3, #0
 8002b98:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 8002b9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b9e:	3302      	adds	r3, #2
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 8002ba4:	78bb      	ldrb	r3, [r7, #2]
 8002ba6:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 8002ba8:	883b      	ldrh	r3, [r7, #0]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 8002bb2:	883b      	ldrh	r3, [r7, #0]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	743b      	strb	r3, [r7, #16]
    if(init == 1){buf[9]=STOP_SPEED;}//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 8002bb8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d102      	bne.n	8002bc6 <DataSetSteering+0x5a>
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	747b      	strb	r3, [r7, #17]
 8002bc4:	e001      	b.n	8002bca <DataSetSteering+0x5e>
    else buf[9]=0x1E;//speed, position second = 3s
 8002bc6:	231e      	movs	r3, #30
 8002bc8:	747b      	strb	r3, [r7, #17]
    buf[10]=0x00;//reservation
 8002bca:	2300      	movs	r3, #0
 8002bcc:	74bb      	strb	r3, [r7, #18]
    buf[11]=0x00;//reservation
 8002bce:	2300      	movs	r3, #0
 8002bd0:	74fb      	strb	r3, [r7, #19]

    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	e00d      	b.n	8002bf4 <DataSetSteering+0x88>
 8002bd8:	f107 0208 	add.w	r2, r7, #8
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	4413      	add	r3, r2
 8002be0:	781a      	ldrb	r2, [r3, #0]
 8002be2:	4b14      	ldr	r3, [pc, #80]	; (8002c34 <DataSetSteering+0xc8>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	4413      	add	r3, r2
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <DataSetSteering+0xc8>)
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	ddee      	ble.n	8002bd8 <DataSetSteering+0x6c>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	; (8002c34 <DataSetSteering+0xc8>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 8002c04:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <DataSetSteering+0xc8>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	461a      	mov	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	461c      	mov	r4, r3
 8002c1c:	f107 0308 	add.w	r3, r7, #8
 8002c20:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002c22:	6020      	str	r0, [r4, #0]
 8002c24:	6061      	str	r1, [r4, #4]
 8002c26:	60a2      	str	r2, [r4, #8]

}
 8002c28:	bf00      	nop
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bc90      	pop	{r4, r7}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000850 	.word	0x20000850

08002c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	607b      	str	r3, [r7, #4]
 8002c42:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <HAL_MspInit+0x54>)
 8002c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c46:	4a11      	ldr	r2, [pc, #68]	; (8002c8c <HAL_MspInit+0x54>)
 8002c48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4e:	4b0f      	ldr	r3, [pc, #60]	; (8002c8c <HAL_MspInit+0x54>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	603b      	str	r3, [r7, #0]
 8002c5e:	4b0b      	ldr	r3, [pc, #44]	; (8002c8c <HAL_MspInit+0x54>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <HAL_MspInit+0x54>)
 8002c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c68:	6413      	str	r3, [r2, #64]	; 0x40
 8002c6a:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <HAL_MspInit+0x54>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c72:	603b      	str	r3, [r7, #0]
 8002c74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c76:	2200      	movs	r2, #0
 8002c78:	210f      	movs	r1, #15
 8002c7a:	f06f 0001 	mvn.w	r0, #1
 8002c7e:	f001 fdcd 	bl	800481c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800

08002c90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08c      	sub	sp, #48	; 0x30
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	2036      	movs	r0, #54	; 0x36
 8002ca6:	f001 fdb9 	bl	800481c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002caa:	2036      	movs	r0, #54	; 0x36
 8002cac:	f001 fdd2 	bl	8004854 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <HAL_InitTick+0xa4>)
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	4a1e      	ldr	r2, [pc, #120]	; (8002d34 <HAL_InitTick+0xa4>)
 8002cba:	f043 0310 	orr.w	r3, r3, #16
 8002cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc0:	4b1c      	ldr	r3, [pc, #112]	; (8002d34 <HAL_InitTick+0xa4>)
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ccc:	f107 0210 	add.w	r2, r7, #16
 8002cd0:	f107 0314 	add.w	r3, r7, #20
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f003 f832 	bl	8005d40 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002cdc:	f003 f808 	bl	8005cf0 <HAL_RCC_GetPCLK1Freq>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce8:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <HAL_InitTick+0xa8>)
 8002cea:	fba2 2303 	umull	r2, r3, r2, r3
 8002cee:	0c9b      	lsrs	r3, r3, #18
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002cf4:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <HAL_InitTick+0xac>)
 8002cf6:	4a12      	ldr	r2, [pc, #72]	; (8002d40 <HAL_InitTick+0xb0>)
 8002cf8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002cfa:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <HAL_InitTick+0xac>)
 8002cfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d00:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d02:	4a0e      	ldr	r2, [pc, #56]	; (8002d3c <HAL_InitTick+0xac>)
 8002d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d06:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <HAL_InitTick+0xac>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0e:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_InitTick+0xac>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002d14:	4809      	ldr	r0, [pc, #36]	; (8002d3c <HAL_InitTick+0xac>)
 8002d16:	f003 f91b 	bl	8005f50 <HAL_TIM_Base_Init>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d104      	bne.n	8002d2a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002d20:	4806      	ldr	r0, [pc, #24]	; (8002d3c <HAL_InitTick+0xac>)
 8002d22:	f003 f965 	bl	8005ff0 <HAL_TIM_Base_Start_IT>
 8002d26:	4603      	mov	r3, r0
 8002d28:	e000      	b.n	8002d2c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3730      	adds	r7, #48	; 0x30
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40023800 	.word	0x40023800
 8002d38:	431bde83 	.word	0x431bde83
 8002d3c:	20000864 	.word	0x20000864
 8002d40:	40001000 	.word	0x40001000

08002d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d48:	e7fe      	b.n	8002d48 <NMI_Handler+0x4>

08002d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d4e:	e7fe      	b.n	8002d4e <HardFault_Handler+0x4>

08002d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d54:	e7fe      	b.n	8002d54 <MemManage_Handler+0x4>

08002d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d56:	b480      	push	{r7}
 8002d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d5a:	e7fe      	b.n	8002d5a <BusFault_Handler+0x4>

08002d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d60:	e7fe      	b.n	8002d60 <UsageFault_Handler+0x4>

08002d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d66:	bf00      	nop
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 8002d74:	2010      	movs	r0, #16
 8002d76:	f002 fb73 	bl	8005460 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
	...

08002d80 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002d84:	4802      	ldr	r0, [pc, #8]	; (8002d90 <DMA1_Stream3_IRQHandler+0x10>)
 8002d86:	f001 ff19 	bl	8004bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000a70 	.word	0x20000a70

08002d94 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002d98:	4802      	ldr	r0, [pc, #8]	; (8002da4 <CAN1_RX0_IRQHandler+0x10>)
 8002d9a:	f001 fa33 	bl	8004204 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	200007b0 	.word	0x200007b0

08002da8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 8002dac:	2020      	movs	r0, #32
 8002dae:	f002 fb57 	bl	8005460 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 8002db2:	2040      	movs	r0, #64	; 0x40
 8002db4:	f002 fb54 	bl	8005460 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 8002db8:	2080      	movs	r0, #128	; 0x80
 8002dba:	f002 fb51 	bl	8005460 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002dc8:	4802      	ldr	r0, [pc, #8]	; (8002dd4 <USART2_IRQHandler+0x10>)
 8002dca:	f004 ff9f 	bl	8007d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	200009e8 	.word	0x200009e8

08002dd8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <USART3_IRQHandler+0x10>)
 8002dde:	f004 ff95 	bl	8007d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000a2c 	.word	0x20000a2c

08002dec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002df0:	4802      	ldr	r0, [pc, #8]	; (8002dfc <TIM6_DAC_IRQHandler+0x10>)
 8002df2:	f003 fca6 	bl	8006742 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000864 	.word	0x20000864

08002e00 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 8002e04:	4802      	ldr	r0, [pc, #8]	; (8002e10 <DMA2_Stream2_IRQHandler+0x10>)
 8002e06:	f001 fed9 	bl	8004bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000988 	.word	0x20000988

08002e14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
	return 1;
 8002e18:	2301      	movs	r3, #1
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <_kill>:

int _kill(int pid, int sig)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e2e:	f009 fa8d 	bl	800c34c <__errno>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2216      	movs	r2, #22
 8002e36:	601a      	str	r2, [r3, #0]
	return -1;
 8002e38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <_exit>:

void _exit (int status)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff ffe7 	bl	8002e24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e56:	e7fe      	b.n	8002e56 <_exit+0x12>

08002e58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e64:	2300      	movs	r3, #0
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	e00a      	b.n	8002e80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e6a:	f3af 8000 	nop.w
 8002e6e:	4601      	mov	r1, r0
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	60ba      	str	r2, [r7, #8]
 8002e76:	b2ca      	uxtb	r2, r1
 8002e78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	dbf0      	blt.n	8002e6a <_read+0x12>
	}

return len;
 8002e88:	687b      	ldr	r3, [r7, #4]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
	return -1;
 8002e9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b083      	sub	sp, #12
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eba:	605a      	str	r2, [r3, #4]
	return 0;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <_isatty>:

int _isatty(int file)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
	return 1;
 8002ed2:	2301      	movs	r3, #1
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
	return 0;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f04:	4a14      	ldr	r2, [pc, #80]	; (8002f58 <_sbrk+0x5c>)
 8002f06:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <_sbrk+0x60>)
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f10:	4b13      	ldr	r3, [pc, #76]	; (8002f60 <_sbrk+0x64>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d102      	bne.n	8002f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f18:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <_sbrk+0x64>)
 8002f1a:	4a12      	ldr	r2, [pc, #72]	; (8002f64 <_sbrk+0x68>)
 8002f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f1e:	4b10      	ldr	r3, [pc, #64]	; (8002f60 <_sbrk+0x64>)
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4413      	add	r3, r2
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d207      	bcs.n	8002f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f2c:	f009 fa0e 	bl	800c34c <__errno>
 8002f30:	4603      	mov	r3, r0
 8002f32:	220c      	movs	r2, #12
 8002f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f36:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3a:	e009      	b.n	8002f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f3c:	4b08      	ldr	r3, [pc, #32]	; (8002f60 <_sbrk+0x64>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f42:	4b07      	ldr	r3, [pc, #28]	; (8002f60 <_sbrk+0x64>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4413      	add	r3, r2
 8002f4a:	4a05      	ldr	r2, [pc, #20]	; (8002f60 <_sbrk+0x64>)
 8002f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20020000 	.word	0x20020000
 8002f5c:	00000400 	.word	0x00000400
 8002f60:	200008ac 	.word	0x200008ac
 8002f64:	200054f8 	.word	0x200054f8

08002f68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f6c:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <SystemInit+0x20>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f72:	4a05      	ldr	r2, [pc, #20]	; (8002f88 <SystemInit+0x20>)
 8002f74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b096      	sub	sp, #88	; 0x58
 8002f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f92:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
 8002fac:	615a      	str	r2, [r3, #20]
 8002fae:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f009 faf2 	bl	800c5ae <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002fca:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fcc:	4a47      	ldr	r2, [pc, #284]	; (80030ec <MX_TIM1_Init+0x160>)
 8002fce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 8002fd0:	4b45      	ldr	r3, [pc, #276]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fd2:	f240 628f 	movw	r2, #1679	; 0x68f
 8002fd6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd8:	4b43      	ldr	r3, [pc, #268]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002fde:	4b42      	ldr	r3, [pc, #264]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fe0:	2263      	movs	r2, #99	; 0x63
 8002fe2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fe4:	4b40      	ldr	r3, [pc, #256]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002fea:	4b3f      	ldr	r3, [pc, #252]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ff0:	4b3d      	ldr	r3, [pc, #244]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ff6:	483c      	ldr	r0, [pc, #240]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8002ff8:	f003 f86a 	bl	80060d0 <HAL_TIM_PWM_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003002:	f7ff fd5b 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003006:	4838      	ldr	r0, [pc, #224]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8003008:	f003 fb42 	bl	8006690 <HAL_TIM_IC_Init>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8003012:	f7ff fd53 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003016:	2300      	movs	r3, #0
 8003018:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800301a:	2300      	movs	r3, #0
 800301c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800301e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003022:	4619      	mov	r1, r3
 8003024:	4830      	ldr	r0, [pc, #192]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8003026:	f004 fc01 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003030:	f7ff fd44 	bl	8002abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003034:	2360      	movs	r3, #96	; 0x60
 8003036:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800303c:	2300      	movs	r3, #0
 800303e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003040:	2300      	movs	r3, #0
 8003042:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003044:	2300      	movs	r3, #0
 8003046:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003048:	2300      	movs	r3, #0
 800304a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800304c:	2300      	movs	r3, #0
 800304e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003050:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003054:	2200      	movs	r2, #0
 8003056:	4619      	mov	r1, r3
 8003058:	4823      	ldr	r0, [pc, #140]	; (80030e8 <MX_TIM1_Init+0x15c>)
 800305a:	f003 fd17 	bl	8006a8c <HAL_TIM_PWM_ConfigChannel>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8003064:	f7ff fd2a 	bl	8002abc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003068:	2300      	movs	r3, #0
 800306a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800306c:	2301      	movs	r3, #1
 800306e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003070:	2300      	movs	r3, #0
 8003072:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 8003074:	2300      	movs	r3, #0
 8003076:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800307c:	2204      	movs	r2, #4
 800307e:	4619      	mov	r1, r3
 8003080:	4819      	ldr	r0, [pc, #100]	; (80030e8 <MX_TIM1_Init+0x15c>)
 8003082:	f003 fc66 	bl	8006952 <HAL_TIM_IC_ConfigChannel>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 800308c:	f7ff fd16 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003094:	2208      	movs	r2, #8
 8003096:	4619      	mov	r1, r3
 8003098:	4813      	ldr	r0, [pc, #76]	; (80030e8 <MX_TIM1_Init+0x15c>)
 800309a:	f003 fc5a 	bl	8006952 <HAL_TIM_IC_ConfigChannel>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 80030a4:	f7ff fd0a 	bl	8002abc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030a8:	2300      	movs	r3, #0
 80030aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80030bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030c6:	1d3b      	adds	r3, r7, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4807      	ldr	r0, [pc, #28]	; (80030e8 <MX_TIM1_Init+0x15c>)
 80030cc:	f004 fc2a 	bl	8007924 <HAL_TIMEx_ConfigBreakDeadTime>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 80030d6:	f7ff fcf1 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80030da:	4803      	ldr	r0, [pc, #12]	; (80030e8 <MX_TIM1_Init+0x15c>)
 80030dc:	f000 fa22 	bl	8003524 <HAL_TIM_MspPostInit>

}
 80030e0:	bf00      	nop
 80030e2:	3758      	adds	r7, #88	; 0x58
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	200008b0 	.word	0x200008b0
 80030ec:	40010000 	.word	0x40010000

080030f0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08a      	sub	sp, #40	; 0x28
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f6:	f107 0318 	add.w	r3, r7, #24
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	609a      	str	r2, [r3, #8]
 8003102:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003104:	f107 0310 	add.w	r3, r7, #16
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800310e:	463b      	mov	r3, r7
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800311a:	4b31      	ldr	r3, [pc, #196]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800311c:	4a31      	ldr	r2, [pc, #196]	; (80031e4 <MX_TIM3_Init+0xf4>)
 800311e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003120:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <MX_TIM3_Init+0xf0>)
 8003122:	2200      	movs	r2, #0
 8003124:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003126:	4b2e      	ldr	r3, [pc, #184]	; (80031e0 <MX_TIM3_Init+0xf0>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800312c:	4b2c      	ldr	r3, [pc, #176]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800312e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003132:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003134:	4b2a      	ldr	r3, [pc, #168]	; (80031e0 <MX_TIM3_Init+0xf0>)
 8003136:	2200      	movs	r2, #0
 8003138:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800313a:	4b29      	ldr	r3, [pc, #164]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800313c:	2200      	movs	r2, #0
 800313e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003140:	4827      	ldr	r0, [pc, #156]	; (80031e0 <MX_TIM3_Init+0xf0>)
 8003142:	f002 ff05 	bl	8005f50 <HAL_TIM_Base_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800314c:	f7ff fcb6 	bl	8002abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003150:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003154:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003156:	f107 0318 	add.w	r3, r7, #24
 800315a:	4619      	mov	r1, r3
 800315c:	4820      	ldr	r0, [pc, #128]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800315e:	f003 fd57 	bl	8006c10 <HAL_TIM_ConfigClockSource>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003168:	f7ff fca8 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800316c:	481c      	ldr	r0, [pc, #112]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800316e:	f003 fa8f 	bl	8006690 <HAL_TIM_IC_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003178:	f7ff fca0 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800317c:	2300      	movs	r3, #0
 800317e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003180:	2300      	movs	r3, #0
 8003182:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003184:	f107 0310 	add.w	r3, r7, #16
 8003188:	4619      	mov	r1, r3
 800318a:	4815      	ldr	r0, [pc, #84]	; (80031e0 <MX_TIM3_Init+0xf0>)
 800318c:	f004 fb4e 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8003196:	f7ff fc91 	bl	8002abc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800319a:	2300      	movs	r3, #0
 800319c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800319e:	2301      	movs	r3, #1
 80031a0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80031aa:	463b      	mov	r3, r7
 80031ac:	2208      	movs	r2, #8
 80031ae:	4619      	mov	r1, r3
 80031b0:	480b      	ldr	r0, [pc, #44]	; (80031e0 <MX_TIM3_Init+0xf0>)
 80031b2:	f003 fbce 	bl	8006952 <HAL_TIM_IC_ConfigChannel>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80031bc:	f7ff fc7e 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80031c0:	463b      	mov	r3, r7
 80031c2:	220c      	movs	r2, #12
 80031c4:	4619      	mov	r1, r3
 80031c6:	4806      	ldr	r0, [pc, #24]	; (80031e0 <MX_TIM3_Init+0xf0>)
 80031c8:	f003 fbc3 	bl	8006952 <HAL_TIM_IC_ConfigChannel>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80031d2:	f7ff fc73 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80031d6:	bf00      	nop
 80031d8:	3728      	adds	r7, #40	; 0x28
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	200008f8 	.word	0x200008f8
 80031e4:	40000400 	.word	0x40000400

080031e8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b096      	sub	sp, #88	; 0x58
 80031ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	609a      	str	r2, [r3, #8]
 80031fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	605a      	str	r2, [r3, #4]
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	60da      	str	r2, [r3, #12]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	615a      	str	r2, [r3, #20]
 8003218:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800321a:	1d3b      	adds	r3, r7, #4
 800321c:	2220      	movs	r2, #32
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f009 f9c4 	bl	800c5ae <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003226:	4b50      	ldr	r3, [pc, #320]	; (8003368 <MX_TIM8_Init+0x180>)
 8003228:	4a50      	ldr	r2, [pc, #320]	; (800336c <MX_TIM8_Init+0x184>)
 800322a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 800322c:	4b4e      	ldr	r3, [pc, #312]	; (8003368 <MX_TIM8_Init+0x180>)
 800322e:	2201      	movs	r2, #1
 8003230:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003232:	4b4d      	ldr	r3, [pc, #308]	; (8003368 <MX_TIM8_Init+0x180>)
 8003234:	2200      	movs	r2, #0
 8003236:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 8003238:	4b4b      	ldr	r3, [pc, #300]	; (8003368 <MX_TIM8_Init+0x180>)
 800323a:	2268      	movs	r2, #104	; 0x68
 800323c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800323e:	4b4a      	ldr	r3, [pc, #296]	; (8003368 <MX_TIM8_Init+0x180>)
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003244:	4b48      	ldr	r3, [pc, #288]	; (8003368 <MX_TIM8_Init+0x180>)
 8003246:	2200      	movs	r2, #0
 8003248:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800324a:	4b47      	ldr	r3, [pc, #284]	; (8003368 <MX_TIM8_Init+0x180>)
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003250:	4845      	ldr	r0, [pc, #276]	; (8003368 <MX_TIM8_Init+0x180>)
 8003252:	f002 fe7d 	bl	8005f50 <HAL_TIM_Base_Init>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800325c:	f7ff fc2e 	bl	8002abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003264:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003266:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800326a:	4619      	mov	r1, r3
 800326c:	483e      	ldr	r0, [pc, #248]	; (8003368 <MX_TIM8_Init+0x180>)
 800326e:	f003 fccf 	bl	8006c10 <HAL_TIM_ConfigClockSource>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8003278:	f7ff fc20 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800327c:	483a      	ldr	r0, [pc, #232]	; (8003368 <MX_TIM8_Init+0x180>)
 800327e:	f002 ff27 	bl	80060d0 <HAL_TIM_PWM_Init>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003288:	f7ff fc18 	bl	8002abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800328c:	2300      	movs	r3, #0
 800328e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003290:	2300      	movs	r3, #0
 8003292:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003294:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003298:	4619      	mov	r1, r3
 800329a:	4833      	ldr	r0, [pc, #204]	; (8003368 <MX_TIM8_Init+0x180>)
 800329c:	f004 fac6 	bl	800782c <HAL_TIMEx_MasterConfigSynchronization>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80032a6:	f7ff fc09 	bl	8002abc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032aa:	2360      	movs	r3, #96	; 0x60
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032b2:	2300      	movs	r3, #0
 80032b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032b6:	2300      	movs	r3, #0
 80032b8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032be:	2300      	movs	r3, #0
 80032c0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032c2:	2300      	movs	r3, #0
 80032c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ca:	2200      	movs	r2, #0
 80032cc:	4619      	mov	r1, r3
 80032ce:	4826      	ldr	r0, [pc, #152]	; (8003368 <MX_TIM8_Init+0x180>)
 80032d0:	f003 fbdc 	bl	8006a8c <HAL_TIM_PWM_ConfigChannel>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 80032da:	f7ff fbef 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032e2:	2204      	movs	r2, #4
 80032e4:	4619      	mov	r1, r3
 80032e6:	4820      	ldr	r0, [pc, #128]	; (8003368 <MX_TIM8_Init+0x180>)
 80032e8:	f003 fbd0 	bl	8006a8c <HAL_TIM_PWM_ConfigChannel>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 80032f2:	f7ff fbe3 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032fa:	2208      	movs	r2, #8
 80032fc:	4619      	mov	r1, r3
 80032fe:	481a      	ldr	r0, [pc, #104]	; (8003368 <MX_TIM8_Init+0x180>)
 8003300:	f003 fbc4 	bl	8006a8c <HAL_TIM_PWM_ConfigChannel>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 800330a:	f7ff fbd7 	bl	8002abc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800330e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003312:	220c      	movs	r2, #12
 8003314:	4619      	mov	r1, r3
 8003316:	4814      	ldr	r0, [pc, #80]	; (8003368 <MX_TIM8_Init+0x180>)
 8003318:	f003 fbb8 	bl	8006a8c <HAL_TIM_PWM_ConfigChannel>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8003322:	f7ff fbcb 	bl	8002abc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003326:	2300      	movs	r3, #0
 8003328:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003332:	2300      	movs	r3, #0
 8003334:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800333a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800333e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003340:	2300      	movs	r3, #0
 8003342:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	4619      	mov	r1, r3
 8003348:	4807      	ldr	r0, [pc, #28]	; (8003368 <MX_TIM8_Init+0x180>)
 800334a:	f004 faeb 	bl	8007924 <HAL_TIMEx_ConfigBreakDeadTime>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8003354:	f7ff fbb2 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003358:	4803      	ldr	r0, [pc, #12]	; (8003368 <MX_TIM8_Init+0x180>)
 800335a:	f000 f8e3 	bl	8003524 <HAL_TIM_MspPostInit>

}
 800335e:	bf00      	nop
 8003360:	3758      	adds	r7, #88	; 0x58
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000940 	.word	0x20000940
 800336c:	40010400 	.word	0x40010400

08003370 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	; 0x28
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	60da      	str	r2, [r3, #12]
 8003386:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a19      	ldr	r2, [pc, #100]	; (80033f4 <HAL_TIM_PWM_MspInit+0x84>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d12c      	bne.n	80033ec <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	4b18      	ldr	r3, [pc, #96]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 8003398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339a:	4a17      	ldr	r2, [pc, #92]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6453      	str	r3, [r2, #68]	; 0x44
 80033a2:	4b15      	ldr	r3, [pc, #84]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 80033a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	613b      	str	r3, [r7, #16]
 80033ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	60fb      	str	r3, [r7, #12]
 80033b2:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	4a10      	ldr	r2, [pc, #64]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	6313      	str	r3, [r2, #48]	; 0x30
 80033be:	4b0e      	ldr	r3, [pc, #56]	; (80033f8 <HAL_TIM_PWM_MspInit+0x88>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80033ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d0:	2302      	movs	r3, #2
 80033d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d8:	2300      	movs	r3, #0
 80033da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80033dc:	2301      	movs	r3, #1
 80033de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	4619      	mov	r1, r3
 80033e6:	4805      	ldr	r0, [pc, #20]	; (80033fc <HAL_TIM_PWM_MspInit+0x8c>)
 80033e8:	f001 fe52 	bl	8005090 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80033ec:	bf00      	nop
 80033ee:	3728      	adds	r7, #40	; 0x28
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	40010000 	.word	0x40010000
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40020000 	.word	0x40020000

08003400 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08a      	sub	sp, #40	; 0x28
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a3b      	ldr	r2, [pc, #236]	; (800350c <HAL_TIM_Base_MspInit+0x10c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d12c      	bne.n	800347c <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
 8003426:	4b3a      	ldr	r3, [pc, #232]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	4a39      	ldr	r2, [pc, #228]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 800342c:	f043 0302 	orr.w	r3, r3, #2
 8003430:	6413      	str	r3, [r2, #64]	; 0x40
 8003432:	4b37      	ldr	r3, [pc, #220]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	613b      	str	r3, [r7, #16]
 800343c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800343e:	2300      	movs	r3, #0
 8003440:	60fb      	str	r3, [r7, #12]
 8003442:	4b33      	ldr	r3, [pc, #204]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003446:	4a32      	ldr	r2, [pc, #200]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003448:	f043 0302 	orr.w	r3, r3, #2
 800344c:	6313      	str	r3, [r2, #48]	; 0x30
 800344e:	4b30      	ldr	r3, [pc, #192]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800345a:	2303      	movs	r3, #3
 800345c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345e:	2302      	movs	r3, #2
 8003460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003466:	2300      	movs	r3, #0
 8003468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800346a:	2302      	movs	r3, #2
 800346c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800346e:	f107 0314 	add.w	r3, r7, #20
 8003472:	4619      	mov	r1, r3
 8003474:	4827      	ldr	r0, [pc, #156]	; (8003514 <HAL_TIM_Base_MspInit+0x114>)
 8003476:	f001 fe0b 	bl	8005090 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800347a:	e042      	b.n	8003502 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a25      	ldr	r2, [pc, #148]	; (8003518 <HAL_TIM_Base_MspInit+0x118>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d13d      	bne.n	8003502 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	4b21      	ldr	r3, [pc, #132]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 800348c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348e:	4a20      	ldr	r2, [pc, #128]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003490:	f043 0302 	orr.w	r3, r3, #2
 8003494:	6453      	str	r3, [r2, #68]	; 0x44
 8003496:	4b1e      	ldr	r3, [pc, #120]	; (8003510 <HAL_TIM_Base_MspInit+0x110>)
 8003498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	60bb      	str	r3, [r7, #8]
 80034a0:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 80034a2:	4b1e      	ldr	r3, [pc, #120]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034a4:	4a1e      	ldr	r2, [pc, #120]	; (8003520 <HAL_TIM_Base_MspInit+0x120>)
 80034a6:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 80034a8:	4b1c      	ldr	r3, [pc, #112]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034aa:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80034ae:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034b2:	2240      	movs	r2, #64	; 0x40
 80034b4:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80034b6:	4b19      	ldr	r3, [pc, #100]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80034bc:	4b17      	ldr	r3, [pc, #92]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034c2:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80034c4:	4b15      	ldr	r3, [pc, #84]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034ca:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80034cc:	4b13      	ldr	r3, [pc, #76]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034d2:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 80034d4:	4b11      	ldr	r3, [pc, #68]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80034da:	4b10      	ldr	r3, [pc, #64]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034dc:	2200      	movs	r2, #0
 80034de:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034e0:	4b0e      	ldr	r3, [pc, #56]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 80034e6:	480d      	ldr	r0, [pc, #52]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034e8:	f001 f9d0 	bl	800488c <HAL_DMA_Init>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <HAL_TIM_Base_MspInit+0xf6>
      Error_Handler();
 80034f2:	f7ff fae3 	bl	8002abc <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a08      	ldr	r2, [pc, #32]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034fa:	625a      	str	r2, [r3, #36]	; 0x24
 80034fc:	4a07      	ldr	r2, [pc, #28]	; (800351c <HAL_TIM_Base_MspInit+0x11c>)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003502:	bf00      	nop
 8003504:	3728      	adds	r7, #40	; 0x28
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40000400 	.word	0x40000400
 8003510:	40023800 	.word	0x40023800
 8003514:	40020400 	.word	0x40020400
 8003518:	40010400 	.word	0x40010400
 800351c:	20000988 	.word	0x20000988
 8003520:	40026440 	.word	0x40026440

08003524 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b08a      	sub	sp, #40	; 0x28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	605a      	str	r2, [r3, #4]
 8003536:	609a      	str	r2, [r3, #8]
 8003538:	60da      	str	r2, [r3, #12]
 800353a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a25      	ldr	r2, [pc, #148]	; (80035d8 <HAL_TIM_MspPostInit+0xb4>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d11f      	bne.n	8003586 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	4b24      	ldr	r3, [pc, #144]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	4a23      	ldr	r2, [pc, #140]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 8003550:	f043 0301 	orr.w	r3, r3, #1
 8003554:	6313      	str	r3, [r2, #48]	; 0x30
 8003556:	4b21      	ldr	r3, [pc, #132]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	613b      	str	r3, [r7, #16]
 8003560:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003568:	2302      	movs	r3, #2
 800356a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356c:	2300      	movs	r3, #0
 800356e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003570:	2300      	movs	r3, #0
 8003572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003574:	2301      	movs	r3, #1
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	4619      	mov	r1, r3
 800357e:	4818      	ldr	r0, [pc, #96]	; (80035e0 <HAL_TIM_MspPostInit+0xbc>)
 8003580:	f001 fd86 	bl	8005090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003584:	e023      	b.n	80035ce <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a16      	ldr	r2, [pc, #88]	; (80035e4 <HAL_TIM_MspPostInit+0xc0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d11e      	bne.n	80035ce <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003590:	2300      	movs	r3, #0
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	4b11      	ldr	r3, [pc, #68]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 8003596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003598:	4a10      	ldr	r2, [pc, #64]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 800359a:	f043 0304 	orr.w	r3, r3, #4
 800359e:	6313      	str	r3, [r2, #48]	; 0x30
 80035a0:	4b0e      	ldr	r3, [pc, #56]	; (80035dc <HAL_TIM_MspPostInit+0xb8>)
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	f003 0304 	and.w	r3, r3, #4
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80035ac:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80035b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b2:	2302      	movs	r3, #2
 80035b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ba:	2300      	movs	r3, #0
 80035bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80035be:	2303      	movs	r3, #3
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035c2:	f107 0314 	add.w	r3, r7, #20
 80035c6:	4619      	mov	r1, r3
 80035c8:	4807      	ldr	r0, [pc, #28]	; (80035e8 <HAL_TIM_MspPostInit+0xc4>)
 80035ca:	f001 fd61 	bl	8005090 <HAL_GPIO_Init>
}
 80035ce:	bf00      	nop
 80035d0:	3728      	adds	r7, #40	; 0x28
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40010000 	.word	0x40010000
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40020000 	.word	0x40020000
 80035e4:	40010400 	.word	0x40010400
 80035e8:	40020800 	.word	0x40020800

080035ec <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035f0:	4b11      	ldr	r3, [pc, #68]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 80035f2:	4a12      	ldr	r2, [pc, #72]	; (800363c <MX_USART2_UART_Init+0x50>)
 80035f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 80035f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 8003600:	2200      	movs	r2, #0
 8003602:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003604:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 8003606:	2200      	movs	r2, #0
 8003608:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800360a:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 800360c:	2200      	movs	r2, #0
 800360e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003610:	4b09      	ldr	r3, [pc, #36]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 8003612:	220c      	movs	r2, #12
 8003614:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003616:	4b08      	ldr	r3, [pc, #32]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 8003618:	2200      	movs	r2, #0
 800361a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800361c:	4b06      	ldr	r3, [pc, #24]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 800361e:	2200      	movs	r2, #0
 8003620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003622:	4805      	ldr	r0, [pc, #20]	; (8003638 <MX_USART2_UART_Init+0x4c>)
 8003624:	f004 f9e4 	bl	80079f0 <HAL_UART_Init>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800362e:	f7ff fa45 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	200009e8 	.word	0x200009e8
 800363c:	40004400 	.word	0x40004400

08003640 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003644:	4b11      	ldr	r3, [pc, #68]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003646:	4a12      	ldr	r2, [pc, #72]	; (8003690 <MX_USART3_UART_Init+0x50>)
 8003648:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800364a:	4b10      	ldr	r3, [pc, #64]	; (800368c <MX_USART3_UART_Init+0x4c>)
 800364c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003650:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003652:	4b0e      	ldr	r3, [pc, #56]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <MX_USART3_UART_Init+0x4c>)
 800365a:	2200      	movs	r2, #0
 800365c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800365e:	4b0b      	ldr	r3, [pc, #44]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003660:	2200      	movs	r2, #0
 8003662:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003664:	4b09      	ldr	r3, [pc, #36]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003666:	220c      	movs	r2, #12
 8003668:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800366a:	4b08      	ldr	r3, [pc, #32]	; (800368c <MX_USART3_UART_Init+0x4c>)
 800366c:	2200      	movs	r2, #0
 800366e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003670:	4b06      	ldr	r3, [pc, #24]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003672:	2200      	movs	r2, #0
 8003674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003676:	4805      	ldr	r0, [pc, #20]	; (800368c <MX_USART3_UART_Init+0x4c>)
 8003678:	f004 f9ba 	bl	80079f0 <HAL_UART_Init>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003682:	f7ff fa1b 	bl	8002abc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20000a2c 	.word	0x20000a2c
 8003690:	40004800 	.word	0x40004800

08003694 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b08c      	sub	sp, #48	; 0x30
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800369c:	f107 031c 	add.w	r3, r7, #28
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	60da      	str	r2, [r3, #12]
 80036aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a51      	ldr	r2, [pc, #324]	; (80037f8 <HAL_UART_MspInit+0x164>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d134      	bne.n	8003720 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	4b50      	ldr	r3, [pc, #320]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	4a4f      	ldr	r2, [pc, #316]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036c4:	6413      	str	r3, [r2, #64]	; 0x40
 80036c6:	4b4d      	ldr	r3, [pc, #308]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ce:	61bb      	str	r3, [r7, #24]
 80036d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	4b49      	ldr	r3, [pc, #292]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	4a48      	ldr	r2, [pc, #288]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6313      	str	r3, [r2, #48]	; 0x30
 80036e2:	4b46      	ldr	r3, [pc, #280]	; (80037fc <HAL_UART_MspInit+0x168>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80036ee:	230c      	movs	r3, #12
 80036f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f2:	2302      	movs	r3, #2
 80036f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036fa:	2303      	movs	r3, #3
 80036fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036fe:	2307      	movs	r3, #7
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003702:	f107 031c 	add.w	r3, r7, #28
 8003706:	4619      	mov	r1, r3
 8003708:	483d      	ldr	r0, [pc, #244]	; (8003800 <HAL_UART_MspInit+0x16c>)
 800370a:	f001 fcc1 	bl	8005090 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800370e:	2200      	movs	r2, #0
 8003710:	2105      	movs	r1, #5
 8003712:	2026      	movs	r0, #38	; 0x26
 8003714:	f001 f882 	bl	800481c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003718:	2026      	movs	r0, #38	; 0x26
 800371a:	f001 f89b 	bl	8004854 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800371e:	e067      	b.n	80037f0 <HAL_UART_MspInit+0x15c>
  else if(uartHandle->Instance==USART3)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a37      	ldr	r2, [pc, #220]	; (8003804 <HAL_UART_MspInit+0x170>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d162      	bne.n	80037f0 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	4b33      	ldr	r3, [pc, #204]	; (80037fc <HAL_UART_MspInit+0x168>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	4a32      	ldr	r2, [pc, #200]	; (80037fc <HAL_UART_MspInit+0x168>)
 8003734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003738:	6413      	str	r3, [r2, #64]	; 0x40
 800373a:	4b30      	ldr	r3, [pc, #192]	; (80037fc <HAL_UART_MspInit+0x168>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003742:	613b      	str	r3, [r7, #16]
 8003744:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	4b2c      	ldr	r3, [pc, #176]	; (80037fc <HAL_UART_MspInit+0x168>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	4a2b      	ldr	r2, [pc, #172]	; (80037fc <HAL_UART_MspInit+0x168>)
 8003750:	f043 0302 	orr.w	r3, r3, #2
 8003754:	6313      	str	r3, [r2, #48]	; 0x30
 8003756:	4b29      	ldr	r3, [pc, #164]	; (80037fc <HAL_UART_MspInit+0x168>)
 8003758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003762:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003768:	2302      	movs	r3, #2
 800376a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376c:	2300      	movs	r3, #0
 800376e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003770:	2303      	movs	r3, #3
 8003772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003774:	2307      	movs	r3, #7
 8003776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003778:	f107 031c 	add.w	r3, r7, #28
 800377c:	4619      	mov	r1, r3
 800377e:	4822      	ldr	r0, [pc, #136]	; (8003808 <HAL_UART_MspInit+0x174>)
 8003780:	f001 fc86 	bl	8005090 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003784:	4b21      	ldr	r3, [pc, #132]	; (800380c <HAL_UART_MspInit+0x178>)
 8003786:	4a22      	ldr	r2, [pc, #136]	; (8003810 <HAL_UART_MspInit+0x17c>)
 8003788:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800378a:	4b20      	ldr	r3, [pc, #128]	; (800380c <HAL_UART_MspInit+0x178>)
 800378c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003790:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003792:	4b1e      	ldr	r3, [pc, #120]	; (800380c <HAL_UART_MspInit+0x178>)
 8003794:	2240      	movs	r2, #64	; 0x40
 8003796:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003798:	4b1c      	ldr	r3, [pc, #112]	; (800380c <HAL_UART_MspInit+0x178>)
 800379a:	2200      	movs	r2, #0
 800379c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800379e:	4b1b      	ldr	r3, [pc, #108]	; (800380c <HAL_UART_MspInit+0x178>)
 80037a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037a6:	4b19      	ldr	r3, [pc, #100]	; (800380c <HAL_UART_MspInit+0x178>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037ac:	4b17      	ldr	r3, [pc, #92]	; (800380c <HAL_UART_MspInit+0x178>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80037b2:	4b16      	ldr	r3, [pc, #88]	; (800380c <HAL_UART_MspInit+0x178>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80037b8:	4b14      	ldr	r3, [pc, #80]	; (800380c <HAL_UART_MspInit+0x178>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037be:	4b13      	ldr	r3, [pc, #76]	; (800380c <HAL_UART_MspInit+0x178>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80037c4:	4811      	ldr	r0, [pc, #68]	; (800380c <HAL_UART_MspInit+0x178>)
 80037c6:	f001 f861 	bl	800488c <HAL_DMA_Init>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <HAL_UART_MspInit+0x140>
      Error_Handler();
 80037d0:	f7ff f974 	bl	8002abc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a0d      	ldr	r2, [pc, #52]	; (800380c <HAL_UART_MspInit+0x178>)
 80037d8:	635a      	str	r2, [r3, #52]	; 0x34
 80037da:	4a0c      	ldr	r2, [pc, #48]	; (800380c <HAL_UART_MspInit+0x178>)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80037e0:	2200      	movs	r2, #0
 80037e2:	2105      	movs	r1, #5
 80037e4:	2027      	movs	r0, #39	; 0x27
 80037e6:	f001 f819 	bl	800481c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80037ea:	2027      	movs	r0, #39	; 0x27
 80037ec:	f001 f832 	bl	8004854 <HAL_NVIC_EnableIRQ>
}
 80037f0:	bf00      	nop
 80037f2:	3730      	adds	r7, #48	; 0x30
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40004400 	.word	0x40004400
 80037fc:	40023800 	.word	0x40023800
 8003800:	40020000 	.word	0x40020000
 8003804:	40004800 	.word	0x40004800
 8003808:	40020400 	.word	0x40020400
 800380c:	20000a70 	.word	0x20000a70
 8003810:	40026058 	.word	0x40026058

08003814 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003814:	f8df d034 	ldr.w	sp, [pc, #52]	; 800384c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003818:	480d      	ldr	r0, [pc, #52]	; (8003850 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800381a:	490e      	ldr	r1, [pc, #56]	; (8003854 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800381c:	4a0e      	ldr	r2, [pc, #56]	; (8003858 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800381e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003820:	e002      	b.n	8003828 <LoopCopyDataInit>

08003822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003826:	3304      	adds	r3, #4

08003828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800382a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800382c:	d3f9      	bcc.n	8003822 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800382e:	4a0b      	ldr	r2, [pc, #44]	; (800385c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003830:	4c0b      	ldr	r4, [pc, #44]	; (8003860 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003834:	e001      	b.n	800383a <LoopFillZerobss>

08003836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003838:	3204      	adds	r2, #4

0800383a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800383a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800383c:	d3fb      	bcc.n	8003836 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800383e:	f7ff fb93 	bl	8002f68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003842:	f008 fe7f 	bl	800c544 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003846:	f7ff f899 	bl	800297c <main>
  bx  lr    
 800384a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800384c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003854:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 8003858:	080110d0 	.word	0x080110d0
  ldr r2, =_sbss
 800385c:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 8003860:	200054f4 	.word	0x200054f4

08003864 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003864:	e7fe      	b.n	8003864 <ADC_IRQHandler>
	...

08003868 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800386c:	4b0e      	ldr	r3, [pc, #56]	; (80038a8 <HAL_Init+0x40>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a0d      	ldr	r2, [pc, #52]	; (80038a8 <HAL_Init+0x40>)
 8003872:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003876:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003878:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <HAL_Init+0x40>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a0a      	ldr	r2, [pc, #40]	; (80038a8 <HAL_Init+0x40>)
 800387e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003882:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003884:	4b08      	ldr	r3, [pc, #32]	; (80038a8 <HAL_Init+0x40>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <HAL_Init+0x40>)
 800388a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800388e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003890:	2003      	movs	r0, #3
 8003892:	f000 ffb8 	bl	8004806 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003896:	200f      	movs	r0, #15
 8003898:	f7ff f9fa 	bl	8002c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800389c:	f7ff f9cc 	bl	8002c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023c00 	.word	0x40023c00

080038ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038b0:	4b06      	ldr	r3, [pc, #24]	; (80038cc <HAL_IncTick+0x20>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	461a      	mov	r2, r3
 80038b6:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <HAL_IncTick+0x24>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4413      	add	r3, r2
 80038bc:	4a04      	ldr	r2, [pc, #16]	; (80038d0 <HAL_IncTick+0x24>)
 80038be:	6013      	str	r3, [r2, #0]
}
 80038c0:	bf00      	nop
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000074 	.word	0x20000074
 80038d0:	20000ad0 	.word	0x20000ad0

080038d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  return uwTick;
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <HAL_GetTick+0x14>)
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	20000ad0 	.word	0x20000ad0

080038ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038f4:	f7ff ffee 	bl	80038d4 <HAL_GetTick>
 80038f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003904:	d005      	beq.n	8003912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <HAL_Delay+0x44>)
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4413      	add	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003912:	bf00      	nop
 8003914:	f7ff ffde 	bl	80038d4 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	429a      	cmp	r2, r3
 8003922:	d8f7      	bhi.n	8003914 <HAL_Delay+0x28>
  {
  }
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20000074 	.word	0x20000074

08003934 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e0ed      	b.n	8003b22 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d102      	bne.n	8003958 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7fd fb9a 	bl	800108c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 0201 	orr.w	r2, r2, #1
 8003966:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003968:	f7ff ffb4 	bl	80038d4 <HAL_GetTick>
 800396c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800396e:	e012      	b.n	8003996 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003970:	f7ff ffb0 	bl	80038d4 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b0a      	cmp	r3, #10
 800397c:	d90b      	bls.n	8003996 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2205      	movs	r2, #5
 800398e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e0c5      	b.n	8003b22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0e5      	beq.n	8003970 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0202 	bic.w	r2, r2, #2
 80039b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039b4:	f7ff ff8e 	bl	80038d4 <HAL_GetTick>
 80039b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80039ba:	e012      	b.n	80039e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039bc:	f7ff ff8a 	bl	80038d4 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b0a      	cmp	r3, #10
 80039c8:	d90b      	bls.n	80039e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2205      	movs	r2, #5
 80039da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e09f      	b.n	8003b22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1e5      	bne.n	80039bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	7e1b      	ldrb	r3, [r3, #24]
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d108      	bne.n	8003a0a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	e007      	b.n	8003a1a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	7e5b      	ldrb	r3, [r3, #25]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d108      	bne.n	8003a34 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	e007      	b.n	8003a44 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	7e9b      	ldrb	r3, [r3, #26]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d108      	bne.n	8003a5e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0220 	orr.w	r2, r2, #32
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e007      	b.n	8003a6e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0220 	bic.w	r2, r2, #32
 8003a6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	7edb      	ldrb	r3, [r3, #27]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0210 	bic.w	r2, r2, #16
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	e007      	b.n	8003a98 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0210 	orr.w	r2, r2, #16
 8003a96:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	7f1b      	ldrb	r3, [r3, #28]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d108      	bne.n	8003ab2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0208 	orr.w	r2, r2, #8
 8003aae:	601a      	str	r2, [r3, #0]
 8003ab0:	e007      	b.n	8003ac2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0208 	bic.w	r2, r2, #8
 8003ac0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7f5b      	ldrb	r3, [r3, #29]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d108      	bne.n	8003adc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f042 0204 	orr.w	r2, r2, #4
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	e007      	b.n	8003aec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0204 	bic.w	r2, r2, #4
 8003aea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	ea42 0103 	orr.w	r1, r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	1e5a      	subs	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b087      	sub	sp, #28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b42:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003b44:	7cfb      	ldrb	r3, [r7, #19]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d003      	beq.n	8003b52 <HAL_CAN_ConfigFilter+0x26>
 8003b4a:	7cfb      	ldrb	r3, [r7, #19]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	f040 80be 	bne.w	8003cce <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003b52:	4b65      	ldr	r3, [pc, #404]	; (8003ce8 <HAL_CAN_ConfigFilter+0x1bc>)
 8003b54:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b6c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	431a      	orrs	r2, r3
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	2201      	movs	r2, #1
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	401a      	ands	r2, r3
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d123      	bne.n	8003bfc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	401a      	ands	r2, r3
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003bd6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	3248      	adds	r2, #72	; 0x48
 8003bdc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003bf0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003bf2:	6979      	ldr	r1, [r7, #20]
 8003bf4:	3348      	adds	r3, #72	; 0x48
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	440b      	add	r3, r1
 8003bfa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d122      	bne.n	8003c4a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003c24:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	3248      	adds	r2, #72	; 0x48
 8003c2a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003c3e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003c40:	6979      	ldr	r1, [r7, #20]
 8003c42:	3348      	adds	r3, #72	; 0x48
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	440b      	add	r3, r1
 8003c48:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d109      	bne.n	8003c66 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	401a      	ands	r2, r3
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003c64:	e007      	b.n	8003c76 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	43db      	mvns	r3, r3
 8003c88:	401a      	ands	r2, r3
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003c90:	e007      	b.n	8003ca2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d107      	bne.n	8003cba <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003cc0:	f023 0201 	bic.w	r2, r3, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e006      	b.n	8003cdc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
  }
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	371c      	adds	r7, #28
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	40006400 	.word	0x40006400

08003cec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d12e      	bne.n	8003d5e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d18:	f7ff fddc 	bl	80038d4 <HAL_GetTick>
 8003d1c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003d1e:	e012      	b.n	8003d46 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d20:	f7ff fdd8 	bl	80038d4 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b0a      	cmp	r3, #10
 8003d2c:	d90b      	bls.n	8003d46 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2205      	movs	r2, #5
 8003d3e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e012      	b.n	8003d6c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1e5      	bne.n	8003d20 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	e006      	b.n	8003d6c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d62:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
  }
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b089      	sub	sp, #36	; 0x24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d88:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d92:	7ffb      	ldrb	r3, [r7, #31]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d003      	beq.n	8003da0 <HAL_CAN_AddTxMessage+0x2c>
 8003d98:	7ffb      	ldrb	r3, [r7, #31]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	f040 80b8 	bne.w	8003f10 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10a      	bne.n	8003dc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d105      	bne.n	8003dc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 80a0 	beq.w	8003f00 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	0e1b      	lsrs	r3, r3, #24
 8003dc4:	f003 0303 	and.w	r3, r3, #3
 8003dc8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d907      	bls.n	8003de0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e09e      	b.n	8003f1e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003de0:	2201      	movs	r2, #1
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	409a      	lsls	r2, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10d      	bne.n	8003e0e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003dfc:	68f9      	ldr	r1, [r7, #12]
 8003dfe:	6809      	ldr	r1, [r1, #0]
 8003e00:	431a      	orrs	r2, r3
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	3318      	adds	r3, #24
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	440b      	add	r3, r1
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	e00f      	b.n	8003e2e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e18:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e1e:	68f9      	ldr	r1, [r7, #12]
 8003e20:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003e22:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	3318      	adds	r3, #24
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	440b      	add	r3, r1
 8003e2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6819      	ldr	r1, [r3, #0]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	3318      	adds	r3, #24
 8003e3a:	011b      	lsls	r3, r3, #4
 8003e3c:	440b      	add	r3, r1
 8003e3e:	3304      	adds	r3, #4
 8003e40:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	7d1b      	ldrb	r3, [r3, #20]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d111      	bne.n	8003e6e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	3318      	adds	r3, #24
 8003e52:	011b      	lsls	r3, r3, #4
 8003e54:	4413      	add	r3, r2
 8003e56:	3304      	adds	r3, #4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	6811      	ldr	r1, [r2, #0]
 8003e5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	3318      	adds	r3, #24
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	440b      	add	r3, r1
 8003e6a:	3304      	adds	r3, #4
 8003e6c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3307      	adds	r3, #7
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	061a      	lsls	r2, r3, #24
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3306      	adds	r3, #6
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3305      	adds	r3, #5
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	021b      	lsls	r3, r3, #8
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	3204      	adds	r2, #4
 8003e8e:	7812      	ldrb	r2, [r2, #0]
 8003e90:	4610      	mov	r0, r2
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	6811      	ldr	r1, [r2, #0]
 8003e96:	ea43 0200 	orr.w	r2, r3, r0
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	440b      	add	r3, r1
 8003ea0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003ea4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3303      	adds	r3, #3
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	061a      	lsls	r2, r3, #24
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3302      	adds	r3, #2
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	041b      	lsls	r3, r3, #16
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3301      	adds	r3, #1
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	7812      	ldrb	r2, [r2, #0]
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	6811      	ldr	r1, [r2, #0]
 8003ecc:	ea43 0200 	orr.w	r2, r3, r0
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	440b      	add	r3, r1
 8003ed6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003eda:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	3318      	adds	r3, #24
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	4413      	add	r3, r2
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	6811      	ldr	r1, [r2, #0]
 8003eee:	f043 0201 	orr.w	r2, r3, #1
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	3318      	adds	r3, #24
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	440b      	add	r3, r1
 8003efa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	e00e      	b.n	8003f1e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e006      	b.n	8003f1e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f14:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3724      	adds	r7, #36	; 0x24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f3c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003f3e:	7afb      	ldrb	r3, [r7, #11]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d002      	beq.n	8003f4a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003f44:	7afb      	ldrb	r3, [r7, #11]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d11d      	bne.n	8003f86 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	3301      	adds	r3, #1
 8003f84:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003f86:	68fb      	ldr	r3, [r7, #12]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fa8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003faa:	7dfb      	ldrb	r3, [r7, #23]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d003      	beq.n	8003fb8 <HAL_CAN_GetRxMessage+0x24>
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	f040 80f3 	bne.w	800419e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10e      	bne.n	8003fdc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d116      	bne.n	8003ffa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0e7      	b.n	80041ac <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d107      	bne.n	8003ffa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e0d8      	b.n	80041ac <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	331b      	adds	r3, #27
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	4413      	add	r3, r2
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0204 	and.w	r2, r3, #4
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10c      	bne.n	8004032 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	331b      	adds	r3, #27
 8004020:	011b      	lsls	r3, r3, #4
 8004022:	4413      	add	r3, r2
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	0d5b      	lsrs	r3, r3, #21
 8004028:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	e00b      	b.n	800404a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	331b      	adds	r3, #27
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	4413      	add	r3, r2
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	08db      	lsrs	r3, r3, #3
 8004042:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	331b      	adds	r3, #27
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	4413      	add	r3, r2
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0202 	and.w	r2, r3, #2
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	331b      	adds	r3, #27
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	4413      	add	r3, r2
 800406c:	3304      	adds	r3, #4
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 020f 	and.w	r2, r3, #15
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	331b      	adds	r3, #27
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	4413      	add	r3, r2
 8004084:	3304      	adds	r3, #4
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	0a1b      	lsrs	r3, r3, #8
 800408a:	b2da      	uxtb	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	331b      	adds	r3, #27
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	4413      	add	r3, r2
 800409c:	3304      	adds	r3, #4
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	0c1b      	lsrs	r3, r3, #16
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	0a1a      	lsrs	r2, r3, #8
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	3301      	adds	r3, #1
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	011b      	lsls	r3, r3, #4
 80040e0:	4413      	add	r3, r2
 80040e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	0c1a      	lsrs	r2, r3, #16
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	3302      	adds	r3, #2
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	011b      	lsls	r3, r3, #4
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	0e1a      	lsrs	r2, r3, #24
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	3303      	adds	r3, #3
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	4413      	add	r3, r2
 8004116:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	3304      	adds	r3, #4
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	4413      	add	r3, r2
 800412e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	0a1a      	lsrs	r2, r3, #8
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	3305      	adds	r3, #5
 800413a:	b2d2      	uxtb	r2, r2
 800413c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	4413      	add	r3, r2
 8004148:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	0c1a      	lsrs	r2, r3, #16
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	3306      	adds	r3, #6
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	4413      	add	r3, r2
 8004162:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	0e1a      	lsrs	r2, r3, #24
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	3307      	adds	r3, #7
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d108      	bne.n	800418a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0220 	orr.w	r2, r2, #32
 8004186:	60da      	str	r2, [r3, #12]
 8004188:	e007      	b.n	800419a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	691a      	ldr	r2, [r3, #16]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0220 	orr.w	r2, r2, #32
 8004198:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	e006      	b.n	80041ac <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
  }
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	371c      	adds	r7, #28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041c8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d002      	beq.n	80041d6 <HAL_CAN_ActivateNotification+0x1e>
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d109      	bne.n	80041ea <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6959      	ldr	r1, [r3, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	683a      	ldr	r2, [r7, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80041e6:	2300      	movs	r3, #0
 80041e8:	e006      	b.n	80041f8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
  }
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08a      	sub	sp, #40	; 0x28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800420c:	2300      	movs	r3, #0
 800420e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d07c      	beq.n	8004344 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b00      	cmp	r3, #0
 8004252:	d023      	beq.n	800429c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2201      	movs	r2, #1
 800425a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f983 	bl	8004572 <HAL_CAN_TxMailbox0CompleteCallback>
 800426c:	e016      	b.n	800429c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b00      	cmp	r3, #0
 8004276:	d004      	beq.n	8004282 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800427e:	627b      	str	r3, [r7, #36]	; 0x24
 8004280:	e00c      	b.n	800429c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	f003 0308 	and.w	r3, r3, #8
 8004288:	2b00      	cmp	r3, #0
 800428a:	d004      	beq.n	8004296 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800428c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
 8004294:	e002      	b.n	800429c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f989 	bl	80045ae <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d024      	beq.n	80042f0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f963 	bl	8004586 <HAL_CAN_TxMailbox1CompleteCallback>
 80042c0:	e016      	b.n	80042f0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d004      	beq.n	80042d6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80042cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
 80042d4:	e00c      	b.n	80042f0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80042e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042e6:	627b      	str	r3, [r7, #36]	; 0x24
 80042e8:	e002      	b.n	80042f0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f969 	bl	80045c2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d024      	beq.n	8004344 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004302:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d003      	beq.n	8004316 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 f943 	bl	800459a <HAL_CAN_TxMailbox2CompleteCallback>
 8004314:	e016      	b.n	8004344 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d004      	beq.n	800432a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004322:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
 8004328:	e00c      	b.n	8004344 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d004      	beq.n	800433e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800433a:	627b      	str	r3, [r7, #36]	; 0x24
 800433c:	e002      	b.n	8004344 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 f949 	bl	80045d6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00c      	beq.n	8004368 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f003 0310 	and.w	r3, r3, #16
 8004354:	2b00      	cmp	r3, #0
 8004356:	d007      	beq.n	8004368 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800435e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2210      	movs	r2, #16
 8004366:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00b      	beq.n	800438a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d006      	beq.n	800438a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2208      	movs	r2, #8
 8004382:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f930 	bl	80045ea <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800438a:	6a3b      	ldr	r3, [r7, #32]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d009      	beq.n	80043a8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7fd f922 	bl	80015ec <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00c      	beq.n	80043cc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d007      	beq.n	80043cc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80043bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2210      	movs	r2, #16
 80043ca:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f003 0308 	and.w	r3, r3, #8
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d006      	beq.n	80043ee <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2208      	movs	r2, #8
 80043e6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f912 	bl	8004612 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80043ee:	6a3b      	ldr	r3, [r7, #32]
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f8f9 	bl	80045fe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00b      	beq.n	800442e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	2b00      	cmp	r3, #0
 800441e:	d006      	beq.n	800442e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2210      	movs	r2, #16
 8004426:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f8fc 	bl	8004626 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00b      	beq.n	8004450 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d006      	beq.n	8004450 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2208      	movs	r2, #8
 8004448:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f8f5 	bl	800463a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d07b      	beq.n	8004552 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d072      	beq.n	800454a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004464:	6a3b      	ldr	r3, [r7, #32]
 8004466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446a:	2b00      	cmp	r3, #0
 800446c:	d008      	beq.n	8004480 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	f043 0301 	orr.w	r3, r3, #1
 800447e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004486:	2b00      	cmp	r3, #0
 8004488:	d008      	beq.n	800449c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	f043 0302 	orr.w	r3, r3, #2
 800449a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d008      	beq.n	80044b8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	f043 0304 	orr.w	r3, r3, #4
 80044b6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d043      	beq.n	800454a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d03e      	beq.n	800454a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80044d2:	2b60      	cmp	r3, #96	; 0x60
 80044d4:	d02b      	beq.n	800452e <HAL_CAN_IRQHandler+0x32a>
 80044d6:	2b60      	cmp	r3, #96	; 0x60
 80044d8:	d82e      	bhi.n	8004538 <HAL_CAN_IRQHandler+0x334>
 80044da:	2b50      	cmp	r3, #80	; 0x50
 80044dc:	d022      	beq.n	8004524 <HAL_CAN_IRQHandler+0x320>
 80044de:	2b50      	cmp	r3, #80	; 0x50
 80044e0:	d82a      	bhi.n	8004538 <HAL_CAN_IRQHandler+0x334>
 80044e2:	2b40      	cmp	r3, #64	; 0x40
 80044e4:	d019      	beq.n	800451a <HAL_CAN_IRQHandler+0x316>
 80044e6:	2b40      	cmp	r3, #64	; 0x40
 80044e8:	d826      	bhi.n	8004538 <HAL_CAN_IRQHandler+0x334>
 80044ea:	2b30      	cmp	r3, #48	; 0x30
 80044ec:	d010      	beq.n	8004510 <HAL_CAN_IRQHandler+0x30c>
 80044ee:	2b30      	cmp	r3, #48	; 0x30
 80044f0:	d822      	bhi.n	8004538 <HAL_CAN_IRQHandler+0x334>
 80044f2:	2b10      	cmp	r3, #16
 80044f4:	d002      	beq.n	80044fc <HAL_CAN_IRQHandler+0x2f8>
 80044f6:	2b20      	cmp	r3, #32
 80044f8:	d005      	beq.n	8004506 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80044fa:	e01d      	b.n	8004538 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	f043 0308 	orr.w	r3, r3, #8
 8004502:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004504:	e019      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	f043 0310 	orr.w	r3, r3, #16
 800450c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800450e:	e014      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	f043 0320 	orr.w	r3, r3, #32
 8004516:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004518:	e00f      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004520:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004522:	e00a      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800452a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800452c:	e005      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004534:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004536:	e000      	b.n	800453a <HAL_CAN_IRQHandler+0x336>
            break;
 8004538:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699a      	ldr	r2, [r3, #24]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004548:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2204      	movs	r2, #4
 8004550:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	2b00      	cmp	r3, #0
 8004556:	d008      	beq.n	800456a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f872 	bl	800464e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800456a:	bf00      	nop
 800456c:	3728      	adds	r7, #40	; 0x28
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800459a:	b480      	push	{r7}
 800459c:	b083      	sub	sp, #12
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80045a2:	bf00      	nop
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80045fe:	b480      	push	{r7}
 8004600:	b083      	sub	sp, #12
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004606:	bf00      	nop
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004612:	b480      	push	{r7}
 8004614:	b083      	sub	sp, #12
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800461a:	bf00      	nop
 800461c:	370c      	adds	r7, #12
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004626:	b480      	push	{r7}
 8004628:	b083      	sub	sp, #12
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800464e:	b480      	push	{r7}
 8004650:	b083      	sub	sp, #12
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004674:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004680:	4013      	ands	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800468c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004696:	4a04      	ldr	r2, [pc, #16]	; (80046a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	60d3      	str	r3, [r2, #12]
}
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	e000ed00 	.word	0xe000ed00

080046ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046b0:	4b04      	ldr	r3, [pc, #16]	; (80046c4 <__NVIC_GetPriorityGrouping+0x18>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	0a1b      	lsrs	r3, r3, #8
 80046b6:	f003 0307 	and.w	r3, r3, #7
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	e000ed00 	.word	0xe000ed00

080046c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	db0b      	blt.n	80046f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	f003 021f 	and.w	r2, r3, #31
 80046e0:	4907      	ldr	r1, [pc, #28]	; (8004700 <__NVIC_EnableIRQ+0x38>)
 80046e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	2001      	movs	r0, #1
 80046ea:	fa00 f202 	lsl.w	r2, r0, r2
 80046ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000e100 	.word	0xe000e100

08004704 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800470e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004712:	2b00      	cmp	r3, #0
 8004714:	db12      	blt.n	800473c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	f003 021f 	and.w	r2, r3, #31
 800471c:	490a      	ldr	r1, [pc, #40]	; (8004748 <__NVIC_DisableIRQ+0x44>)
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2001      	movs	r0, #1
 8004726:	fa00 f202 	lsl.w	r2, r0, r2
 800472a:	3320      	adds	r3, #32
 800472c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004730:	f3bf 8f4f 	dsb	sy
}
 8004734:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004736:	f3bf 8f6f 	isb	sy
}
 800473a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	e000e100 	.word	0xe000e100

0800474c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	6039      	str	r1, [r7, #0]
 8004756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475c:	2b00      	cmp	r3, #0
 800475e:	db0a      	blt.n	8004776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	b2da      	uxtb	r2, r3
 8004764:	490c      	ldr	r1, [pc, #48]	; (8004798 <__NVIC_SetPriority+0x4c>)
 8004766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476a:	0112      	lsls	r2, r2, #4
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	440b      	add	r3, r1
 8004770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004774:	e00a      	b.n	800478c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	b2da      	uxtb	r2, r3
 800477a:	4908      	ldr	r1, [pc, #32]	; (800479c <__NVIC_SetPriority+0x50>)
 800477c:	79fb      	ldrb	r3, [r7, #7]
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	3b04      	subs	r3, #4
 8004784:	0112      	lsls	r2, r2, #4
 8004786:	b2d2      	uxtb	r2, r2
 8004788:	440b      	add	r3, r1
 800478a:	761a      	strb	r2, [r3, #24]
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	e000e100 	.word	0xe000e100
 800479c:	e000ed00 	.word	0xe000ed00

080047a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b089      	sub	sp, #36	; 0x24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	f1c3 0307 	rsb	r3, r3, #7
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	bf28      	it	cs
 80047be:	2304      	movcs	r3, #4
 80047c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	3304      	adds	r3, #4
 80047c6:	2b06      	cmp	r3, #6
 80047c8:	d902      	bls.n	80047d0 <NVIC_EncodePriority+0x30>
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	3b03      	subs	r3, #3
 80047ce:	e000      	b.n	80047d2 <NVIC_EncodePriority+0x32>
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d4:	f04f 32ff 	mov.w	r2, #4294967295
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43da      	mvns	r2, r3
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	401a      	ands	r2, r3
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047e8:	f04f 31ff 	mov.w	r1, #4294967295
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	fa01 f303 	lsl.w	r3, r1, r3
 80047f2:	43d9      	mvns	r1, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047f8:	4313      	orrs	r3, r2
         );
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3724      	adds	r7, #36	; 0x24
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b082      	sub	sp, #8
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff ff28 	bl	8004664 <__NVIC_SetPriorityGrouping>
}
 8004814:	bf00      	nop
 8004816:	3708      	adds	r7, #8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	4603      	mov	r3, r0
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
 8004828:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800482e:	f7ff ff3d 	bl	80046ac <__NVIC_GetPriorityGrouping>
 8004832:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	68b9      	ldr	r1, [r7, #8]
 8004838:	6978      	ldr	r0, [r7, #20]
 800483a:	f7ff ffb1 	bl	80047a0 <NVIC_EncodePriority>
 800483e:	4602      	mov	r2, r0
 8004840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f7ff ff80 	bl	800474c <__NVIC_SetPriority>
}
 800484c:	bf00      	nop
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800485e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff ff30 	bl	80046c8 <__NVIC_EnableIRQ>
}
 8004868:	bf00      	nop
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	4603      	mov	r3, r0
 8004878:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800487a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487e:	4618      	mov	r0, r3
 8004880:	f7ff ff40 	bl	8004704 <__NVIC_DisableIRQ>
}
 8004884:	bf00      	nop
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004898:	f7ff f81c 	bl	80038d4 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e099      	b.n	80049dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 0201 	bic.w	r2, r2, #1
 80048c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048c8:	e00f      	b.n	80048ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048ca:	f7ff f803 	bl	80038d4 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b05      	cmp	r3, #5
 80048d6:	d908      	bls.n	80048ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2220      	movs	r2, #32
 80048dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2203      	movs	r2, #3
 80048e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e078      	b.n	80049dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e8      	bne.n	80048ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4b38      	ldr	r3, [pc, #224]	; (80049e4 <HAL_DMA_Init+0x158>)
 8004904:	4013      	ands	r3, r2
 8004906:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004916:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004922:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800492e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b04      	cmp	r3, #4
 8004942:	d107      	bne.n	8004954 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	4313      	orrs	r3, r2
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4313      	orrs	r3, r2
 8004952:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f023 0307 	bic.w	r3, r3, #7
 800496a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497a:	2b04      	cmp	r3, #4
 800497c:	d117      	bne.n	80049ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	4313      	orrs	r3, r2
 8004986:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00e      	beq.n	80049ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 fb01 	bl	8004f98 <DMA_CheckFifoParam>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2240      	movs	r2, #64	; 0x40
 80049a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80049aa:	2301      	movs	r3, #1
 80049ac:	e016      	b.n	80049dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fab8 	bl	8004f2c <DMA_CalcBaseAndBitshift>
 80049bc:	4603      	mov	r3, r0
 80049be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c4:	223f      	movs	r2, #63	; 0x3f
 80049c6:	409a      	lsls	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	f010803f 	.word	0xf010803f

080049e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d101      	bne.n	8004a0e <HAL_DMA_Start_IT+0x26>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e040      	b.n	8004a90 <HAL_DMA_Start_IT+0xa8>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d12f      	bne.n	8004a82 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2202      	movs	r2, #2
 8004a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68b9      	ldr	r1, [r7, #8]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 fa4a 	bl	8004ed0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a40:	223f      	movs	r2, #63	; 0x3f
 8004a42:	409a      	lsls	r2, r3
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0216 	orr.w	r2, r2, #22
 8004a56:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d007      	beq.n	8004a70 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0208 	orr.w	r2, r2, #8
 8004a6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	e005      	b.n	8004a8e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004aa6:	f7fe ff15 	bl	80038d4 <HAL_GetTick>
 8004aaa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d008      	beq.n	8004aca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e052      	b.n	8004b70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0216 	bic.w	r2, r2, #22
 8004ad8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695a      	ldr	r2, [r3, #20]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ae8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d103      	bne.n	8004afa <HAL_DMA_Abort+0x62>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d007      	beq.n	8004b0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0208 	bic.w	r2, r2, #8
 8004b08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0201 	bic.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b1a:	e013      	b.n	8004b44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b1c:	f7fe feda 	bl	80038d4 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b05      	cmp	r3, #5
 8004b28:	d90c      	bls.n	8004b44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2203      	movs	r2, #3
 8004b34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e015      	b.n	8004b70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e4      	bne.n	8004b1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b56:	223f      	movs	r2, #63	; 0x3f
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d004      	beq.n	8004b96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2280      	movs	r2, #128	; 0x80
 8004b90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e00c      	b.n	8004bb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2205      	movs	r2, #5
 8004b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0201 	bic.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004bc8:	4b8e      	ldr	r3, [pc, #568]	; (8004e04 <HAL_DMA_IRQHandler+0x248>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a8e      	ldr	r2, [pc, #568]	; (8004e08 <HAL_DMA_IRQHandler+0x24c>)
 8004bce:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd2:	0a9b      	lsrs	r3, r3, #10
 8004bd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be6:	2208      	movs	r2, #8
 8004be8:	409a      	lsls	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01a      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d013      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0204 	bic.w	r2, r2, #4
 8004c0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c14:	2208      	movs	r2, #8
 8004c16:	409a      	lsls	r2, r3
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c20:	f043 0201 	orr.w	r2, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4013      	ands	r3, r2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d012      	beq.n	8004c5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00b      	beq.n	8004c5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	409a      	lsls	r2, r3
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c56:	f043 0202 	orr.w	r2, r3, #2
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c62:	2204      	movs	r2, #4
 8004c64:	409a      	lsls	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d012      	beq.n	8004c94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00b      	beq.n	8004c94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c80:	2204      	movs	r2, #4
 8004c82:	409a      	lsls	r2, r3
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8c:	f043 0204 	orr.w	r2, r3, #4
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c98:	2210      	movs	r2, #16
 8004c9a:	409a      	lsls	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d043      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d03c      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb6:	2210      	movs	r2, #16
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d018      	beq.n	8004cfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d108      	bne.n	8004cec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d024      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	4798      	blx	r3
 8004cea:	e01f      	b.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d01b      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	4798      	blx	r3
 8004cfc:	e016      	b.n	8004d2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d107      	bne.n	8004d1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0208 	bic.w	r2, r2, #8
 8004d1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d30:	2220      	movs	r2, #32
 8004d32:	409a      	lsls	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4013      	ands	r3, r2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 808f 	beq.w	8004e5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0310 	and.w	r3, r3, #16
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 8087 	beq.w	8004e5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d52:	2220      	movs	r2, #32
 8004d54:	409a      	lsls	r2, r3
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	d136      	bne.n	8004dd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0216 	bic.w	r2, r2, #22
 8004d74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d103      	bne.n	8004d96 <HAL_DMA_IRQHandler+0x1da>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d007      	beq.n	8004da6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0208 	bic.w	r2, r2, #8
 8004da4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004daa:	223f      	movs	r2, #63	; 0x3f
 8004dac:	409a      	lsls	r2, r3
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d07e      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	4798      	blx	r3
        }
        return;
 8004dd2:	e079      	b.n	8004ec8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01d      	beq.n	8004e1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10d      	bne.n	8004e0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d031      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	4798      	blx	r3
 8004e00:	e02c      	b.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
 8004e02:	bf00      	nop
 8004e04:	2000006c 	.word	0x2000006c
 8004e08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d023      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	4798      	blx	r3
 8004e1c:	e01e      	b.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10f      	bne.n	8004e4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0210 	bic.w	r2, r2, #16
 8004e3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d032      	beq.n	8004eca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d022      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2205      	movs	r2, #5
 8004e74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d307      	bcc.n	8004ea4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f2      	bne.n	8004e88 <HAL_DMA_IRQHandler+0x2cc>
 8004ea2:	e000      	b.n	8004ea6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004ea4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
 8004ec6:	e000      	b.n	8004eca <HAL_DMA_IRQHandler+0x30e>
        return;
 8004ec8:	bf00      	nop
    }
  }
}
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004eec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2b40      	cmp	r3, #64	; 0x40
 8004efc:	d108      	bne.n	8004f10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f0e:	e007      	b.n	8004f20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	60da      	str	r2, [r3, #12]
}
 8004f20:	bf00      	nop
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	3b10      	subs	r3, #16
 8004f3c:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <DMA_CalcBaseAndBitshift+0x64>)
 8004f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f46:	4a13      	ldr	r2, [pc, #76]	; (8004f94 <DMA_CalcBaseAndBitshift+0x68>)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d909      	bls.n	8004f6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f62:	f023 0303 	bic.w	r3, r3, #3
 8004f66:	1d1a      	adds	r2, r3, #4
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	659a      	str	r2, [r3, #88]	; 0x58
 8004f6c:	e007      	b.n	8004f7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f76:	f023 0303 	bic.w	r3, r3, #3
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	aaaaaaab 	.word	0xaaaaaaab
 8004f94:	08010a94 	.word	0x08010a94

08004f98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d11f      	bne.n	8004ff2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2b03      	cmp	r3, #3
 8004fb6:	d856      	bhi.n	8005066 <DMA_CheckFifoParam+0xce>
 8004fb8:	a201      	add	r2, pc, #4	; (adr r2, 8004fc0 <DMA_CheckFifoParam+0x28>)
 8004fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fbe:	bf00      	nop
 8004fc0:	08004fd1 	.word	0x08004fd1
 8004fc4:	08004fe3 	.word	0x08004fe3
 8004fc8:	08004fd1 	.word	0x08004fd1
 8004fcc:	08005067 	.word	0x08005067
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d046      	beq.n	800506a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe0:	e043      	b.n	800506a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fea:	d140      	bne.n	800506e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ff0:	e03d      	b.n	800506e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ffa:	d121      	bne.n	8005040 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b03      	cmp	r3, #3
 8005000:	d837      	bhi.n	8005072 <DMA_CheckFifoParam+0xda>
 8005002:	a201      	add	r2, pc, #4	; (adr r2, 8005008 <DMA_CheckFifoParam+0x70>)
 8005004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005008:	08005019 	.word	0x08005019
 800500c:	0800501f 	.word	0x0800501f
 8005010:	08005019 	.word	0x08005019
 8005014:	08005031 	.word	0x08005031
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	73fb      	strb	r3, [r7, #15]
      break;
 800501c:	e030      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005022:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d025      	beq.n	8005076 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800502e:	e022      	b.n	8005076 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005038:	d11f      	bne.n	800507a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800503e:	e01c      	b.n	800507a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d903      	bls.n	800504e <DMA_CheckFifoParam+0xb6>
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b03      	cmp	r3, #3
 800504a:	d003      	beq.n	8005054 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800504c:	e018      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	73fb      	strb	r3, [r7, #15]
      break;
 8005052:	e015      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005058:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00e      	beq.n	800507e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	73fb      	strb	r3, [r7, #15]
      break;
 8005064:	e00b      	b.n	800507e <DMA_CheckFifoParam+0xe6>
      break;
 8005066:	bf00      	nop
 8005068:	e00a      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800506a:	bf00      	nop
 800506c:	e008      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800506e:	bf00      	nop
 8005070:	e006      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 8005072:	bf00      	nop
 8005074:	e004      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 8005076:	bf00      	nop
 8005078:	e002      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;   
 800507a:	bf00      	nop
 800507c:	e000      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800507e:	bf00      	nop
    }
  } 
  
  return status; 
 8005080:	7bfb      	ldrb	r3, [r7, #15]
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop

08005090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005090:	b480      	push	{r7}
 8005092:	b089      	sub	sp, #36	; 0x24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800509a:	2300      	movs	r3, #0
 800509c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
 80050aa:	e16b      	b.n	8005384 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80050ac:	2201      	movs	r2, #1
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4013      	ands	r3, r2
 80050be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	f040 815a 	bne.w	800537e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d005      	beq.n	80050e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d130      	bne.n	8005144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	005b      	lsls	r3, r3, #1
 80050ec:	2203      	movs	r2, #3
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43db      	mvns	r3, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	4013      	ands	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	69ba      	ldr	r2, [r7, #24]
 8005108:	4313      	orrs	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005118:	2201      	movs	r2, #1
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	43db      	mvns	r3, r3
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 0201 	and.w	r2, r3, #1
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	2b03      	cmp	r3, #3
 800514e:	d017      	beq.n	8005180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	2203      	movs	r2, #3
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	43db      	mvns	r3, r3
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	4013      	ands	r3, r2
 8005166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	fa02 f303 	lsl.w	r3, r2, r3
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	4313      	orrs	r3, r2
 8005178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f003 0303 	and.w	r3, r3, #3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d123      	bne.n	80051d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	08da      	lsrs	r2, r3, #3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3208      	adds	r2, #8
 8005194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	220f      	movs	r2, #15
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	4013      	ands	r3, r2
 80051ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	08da      	lsrs	r2, r3, #3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3208      	adds	r2, #8
 80051ce:	69b9      	ldr	r1, [r7, #24]
 80051d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	2203      	movs	r2, #3
 80051e0:	fa02 f303 	lsl.w	r3, r2, r3
 80051e4:	43db      	mvns	r3, r3
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	4013      	ands	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f003 0203 	and.w	r2, r3, #3
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	fa02 f303 	lsl.w	r3, r2, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4313      	orrs	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005210:	2b00      	cmp	r3, #0
 8005212:	f000 80b4 	beq.w	800537e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005216:	2300      	movs	r3, #0
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	4b60      	ldr	r3, [pc, #384]	; (800539c <HAL_GPIO_Init+0x30c>)
 800521c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521e:	4a5f      	ldr	r2, [pc, #380]	; (800539c <HAL_GPIO_Init+0x30c>)
 8005220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005224:	6453      	str	r3, [r2, #68]	; 0x44
 8005226:	4b5d      	ldr	r3, [pc, #372]	; (800539c <HAL_GPIO_Init+0x30c>)
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005232:	4a5b      	ldr	r2, [pc, #364]	; (80053a0 <HAL_GPIO_Init+0x310>)
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	089b      	lsrs	r3, r3, #2
 8005238:	3302      	adds	r3, #2
 800523a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800523e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	f003 0303 	and.w	r3, r3, #3
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	220f      	movs	r2, #15
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	43db      	mvns	r3, r3
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	4013      	ands	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a52      	ldr	r2, [pc, #328]	; (80053a4 <HAL_GPIO_Init+0x314>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d02b      	beq.n	80052b6 <HAL_GPIO_Init+0x226>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a51      	ldr	r2, [pc, #324]	; (80053a8 <HAL_GPIO_Init+0x318>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d025      	beq.n	80052b2 <HAL_GPIO_Init+0x222>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a50      	ldr	r2, [pc, #320]	; (80053ac <HAL_GPIO_Init+0x31c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d01f      	beq.n	80052ae <HAL_GPIO_Init+0x21e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a4f      	ldr	r2, [pc, #316]	; (80053b0 <HAL_GPIO_Init+0x320>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d019      	beq.n	80052aa <HAL_GPIO_Init+0x21a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a4e      	ldr	r2, [pc, #312]	; (80053b4 <HAL_GPIO_Init+0x324>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_GPIO_Init+0x216>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a4d      	ldr	r2, [pc, #308]	; (80053b8 <HAL_GPIO_Init+0x328>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00d      	beq.n	80052a2 <HAL_GPIO_Init+0x212>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a4c      	ldr	r2, [pc, #304]	; (80053bc <HAL_GPIO_Init+0x32c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d007      	beq.n	800529e <HAL_GPIO_Init+0x20e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a4b      	ldr	r2, [pc, #300]	; (80053c0 <HAL_GPIO_Init+0x330>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d101      	bne.n	800529a <HAL_GPIO_Init+0x20a>
 8005296:	2307      	movs	r3, #7
 8005298:	e00e      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 800529a:	2308      	movs	r3, #8
 800529c:	e00c      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 800529e:	2306      	movs	r3, #6
 80052a0:	e00a      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052a2:	2305      	movs	r3, #5
 80052a4:	e008      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052a6:	2304      	movs	r3, #4
 80052a8:	e006      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052aa:	2303      	movs	r3, #3
 80052ac:	e004      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e002      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052b6:	2300      	movs	r3, #0
 80052b8:	69fa      	ldr	r2, [r7, #28]
 80052ba:	f002 0203 	and.w	r2, r2, #3
 80052be:	0092      	lsls	r2, r2, #2
 80052c0:	4093      	lsls	r3, r2
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052c8:	4935      	ldr	r1, [pc, #212]	; (80053a0 <HAL_GPIO_Init+0x310>)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	089b      	lsrs	r3, r3, #2
 80052ce:	3302      	adds	r3, #2
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052d6:	4b3b      	ldr	r3, [pc, #236]	; (80053c4 <HAL_GPIO_Init+0x334>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	43db      	mvns	r3, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4013      	ands	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052fa:	4a32      	ldr	r2, [pc, #200]	; (80053c4 <HAL_GPIO_Init+0x334>)
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005300:	4b30      	ldr	r3, [pc, #192]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	43db      	mvns	r3, r3
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	4013      	ands	r3, r2
 800530e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005324:	4a27      	ldr	r2, [pc, #156]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800532a:	4b26      	ldr	r3, [pc, #152]	; (80053c4 <HAL_GPIO_Init+0x334>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	43db      	mvns	r3, r3
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	4013      	ands	r3, r2
 8005338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	4313      	orrs	r3, r2
 800534c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800534e:	4a1d      	ldr	r2, [pc, #116]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005354:	4b1b      	ldr	r3, [pc, #108]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	43db      	mvns	r3, r3
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	4013      	ands	r3, r2
 8005362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	4313      	orrs	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005378:	4a12      	ldr	r2, [pc, #72]	; (80053c4 <HAL_GPIO_Init+0x334>)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	3301      	adds	r3, #1
 8005382:	61fb      	str	r3, [r7, #28]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	2b0f      	cmp	r3, #15
 8005388:	f67f ae90 	bls.w	80050ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800538c:	bf00      	nop
 800538e:	bf00      	nop
 8005390:	3724      	adds	r7, #36	; 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	40023800 	.word	0x40023800
 80053a0:	40013800 	.word	0x40013800
 80053a4:	40020000 	.word	0x40020000
 80053a8:	40020400 	.word	0x40020400
 80053ac:	40020800 	.word	0x40020800
 80053b0:	40020c00 	.word	0x40020c00
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40021400 	.word	0x40021400
 80053bc:	40021800 	.word	0x40021800
 80053c0:	40021c00 	.word	0x40021c00
 80053c4:	40013c00 	.word	0x40013c00

080053c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	887b      	ldrh	r3, [r7, #2]
 80053da:	4013      	ands	r3, r2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053e0:	2301      	movs	r3, #1
 80053e2:	73fb      	strb	r3, [r7, #15]
 80053e4:	e001      	b.n	80053ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053e6:	2300      	movs	r3, #0
 80053e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	807b      	strh	r3, [r7, #2]
 8005404:	4613      	mov	r3, r2
 8005406:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005408:	787b      	ldrb	r3, [r7, #1]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800540e:	887a      	ldrh	r2, [r7, #2]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005414:	e003      	b.n	800541e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005416:	887b      	ldrh	r3, [r7, #2]
 8005418:	041a      	lsls	r2, r3, #16
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	619a      	str	r2, [r3, #24]
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800542a:	b480      	push	{r7}
 800542c:	b085      	sub	sp, #20
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
 8005432:	460b      	mov	r3, r1
 8005434:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800543c:	887a      	ldrh	r2, [r7, #2]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4013      	ands	r3, r2
 8005442:	041a      	lsls	r2, r3, #16
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	43d9      	mvns	r1, r3
 8005448:	887b      	ldrh	r3, [r7, #2]
 800544a:	400b      	ands	r3, r1
 800544c:	431a      	orrs	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	619a      	str	r2, [r3, #24]
}
 8005452:	bf00      	nop
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
	...

08005460 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	4603      	mov	r3, r0
 8005468:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800546a:	4b08      	ldr	r3, [pc, #32]	; (800548c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800546c:	695a      	ldr	r2, [r3, #20]
 800546e:	88fb      	ldrh	r3, [r7, #6]
 8005470:	4013      	ands	r3, r2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d006      	beq.n	8005484 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005476:	4a05      	ldr	r2, [pc, #20]	; (800548c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005478:	88fb      	ldrh	r3, [r7, #6]
 800547a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800547c:	88fb      	ldrh	r3, [r7, #6]
 800547e:	4618      	mov	r0, r3
 8005480:	f7fc f95c 	bl	800173c <HAL_GPIO_EXTI_Callback>
  }
}
 8005484:	bf00      	nop
 8005486:	3708      	adds	r7, #8
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40013c00 	.word	0x40013c00

08005490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e267      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d075      	beq.n	800559a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054ae:	4b88      	ldr	r3, [pc, #544]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f003 030c 	and.w	r3, r3, #12
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d00c      	beq.n	80054d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054ba:	4b85      	ldr	r3, [pc, #532]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80054c2:	2b08      	cmp	r3, #8
 80054c4:	d112      	bne.n	80054ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054c6:	4b82      	ldr	r3, [pc, #520]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054d2:	d10b      	bne.n	80054ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d4:	4b7e      	ldr	r3, [pc, #504]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d05b      	beq.n	8005598 <HAL_RCC_OscConfig+0x108>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d157      	bne.n	8005598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e242      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054f4:	d106      	bne.n	8005504 <HAL_RCC_OscConfig+0x74>
 80054f6:	4b76      	ldr	r3, [pc, #472]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a75      	ldr	r2, [pc, #468]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80054fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	e01d      	b.n	8005540 <HAL_RCC_OscConfig+0xb0>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800550c:	d10c      	bne.n	8005528 <HAL_RCC_OscConfig+0x98>
 800550e:	4b70      	ldr	r3, [pc, #448]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a6f      	ldr	r2, [pc, #444]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005518:	6013      	str	r3, [r2, #0]
 800551a:	4b6d      	ldr	r3, [pc, #436]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a6c      	ldr	r2, [pc, #432]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	e00b      	b.n	8005540 <HAL_RCC_OscConfig+0xb0>
 8005528:	4b69      	ldr	r3, [pc, #420]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a68      	ldr	r2, [pc, #416]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800552e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005532:	6013      	str	r3, [r2, #0]
 8005534:	4b66      	ldr	r3, [pc, #408]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a65      	ldr	r2, [pc, #404]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800553a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800553e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d013      	beq.n	8005570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005548:	f7fe f9c4 	bl	80038d4 <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800554e:	e008      	b.n	8005562 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005550:	f7fe f9c0 	bl	80038d4 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b64      	cmp	r3, #100	; 0x64
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e207      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	4b5b      	ldr	r3, [pc, #364]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0f0      	beq.n	8005550 <HAL_RCC_OscConfig+0xc0>
 800556e:	e014      	b.n	800559a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005570:	f7fe f9b0 	bl	80038d4 <HAL_GetTick>
 8005574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005576:	e008      	b.n	800558a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005578:	f7fe f9ac 	bl	80038d4 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b64      	cmp	r3, #100	; 0x64
 8005584:	d901      	bls.n	800558a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e1f3      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800558a:	4b51      	ldr	r3, [pc, #324]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1f0      	bne.n	8005578 <HAL_RCC_OscConfig+0xe8>
 8005596:	e000      	b.n	800559a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d063      	beq.n	800566e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055a6:	4b4a      	ldr	r3, [pc, #296]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00b      	beq.n	80055ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055b2:	4b47      	ldr	r3, [pc, #284]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055ba:	2b08      	cmp	r3, #8
 80055bc:	d11c      	bne.n	80055f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055be:	4b44      	ldr	r3, [pc, #272]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d116      	bne.n	80055f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ca:	4b41      	ldr	r3, [pc, #260]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <HAL_RCC_OscConfig+0x152>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d001      	beq.n	80055e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e1c7      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e2:	4b3b      	ldr	r3, [pc, #236]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	4937      	ldr	r1, [pc, #220]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055f6:	e03a      	b.n	800566e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d020      	beq.n	8005642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005600:	4b34      	ldr	r3, [pc, #208]	; (80056d4 <HAL_RCC_OscConfig+0x244>)
 8005602:	2201      	movs	r2, #1
 8005604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005606:	f7fe f965 	bl	80038d4 <HAL_GetTick>
 800560a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800560c:	e008      	b.n	8005620 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800560e:	f7fe f961 	bl	80038d4 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e1a8      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005620:	4b2b      	ldr	r3, [pc, #172]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0f0      	beq.n	800560e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800562c:	4b28      	ldr	r3, [pc, #160]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	4925      	ldr	r1, [pc, #148]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 800563c:	4313      	orrs	r3, r2
 800563e:	600b      	str	r3, [r1, #0]
 8005640:	e015      	b.n	800566e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005642:	4b24      	ldr	r3, [pc, #144]	; (80056d4 <HAL_RCC_OscConfig+0x244>)
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005648:	f7fe f944 	bl	80038d4 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005650:	f7fe f940 	bl	80038d4 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e187      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005662:	4b1b      	ldr	r3, [pc, #108]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0302 	and.w	r3, r3, #2
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1f0      	bne.n	8005650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b00      	cmp	r3, #0
 8005678:	d036      	beq.n	80056e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d016      	beq.n	80056b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005682:	4b15      	ldr	r3, [pc, #84]	; (80056d8 <HAL_RCC_OscConfig+0x248>)
 8005684:	2201      	movs	r2, #1
 8005686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005688:	f7fe f924 	bl	80038d4 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005690:	f7fe f920 	bl	80038d4 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e167      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056a2:	4b0b      	ldr	r3, [pc, #44]	; (80056d0 <HAL_RCC_OscConfig+0x240>)
 80056a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0f0      	beq.n	8005690 <HAL_RCC_OscConfig+0x200>
 80056ae:	e01b      	b.n	80056e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056b0:	4b09      	ldr	r3, [pc, #36]	; (80056d8 <HAL_RCC_OscConfig+0x248>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056b6:	f7fe f90d 	bl	80038d4 <HAL_GetTick>
 80056ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056bc:	e00e      	b.n	80056dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056be:	f7fe f909 	bl	80038d4 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d907      	bls.n	80056dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e150      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
 80056d0:	40023800 	.word	0x40023800
 80056d4:	42470000 	.word	0x42470000
 80056d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056dc:	4b88      	ldr	r3, [pc, #544]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80056de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1ea      	bne.n	80056be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 8097 	beq.w	8005824 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056f6:	2300      	movs	r3, #0
 80056f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056fa:	4b81      	ldr	r3, [pc, #516]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10f      	bne.n	8005726 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005706:	2300      	movs	r3, #0
 8005708:	60bb      	str	r3, [r7, #8]
 800570a:	4b7d      	ldr	r3, [pc, #500]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	4a7c      	ldr	r2, [pc, #496]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005714:	6413      	str	r3, [r2, #64]	; 0x40
 8005716:	4b7a      	ldr	r3, [pc, #488]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800571e:	60bb      	str	r3, [r7, #8]
 8005720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005722:	2301      	movs	r3, #1
 8005724:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005726:	4b77      	ldr	r3, [pc, #476]	; (8005904 <HAL_RCC_OscConfig+0x474>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572e:	2b00      	cmp	r3, #0
 8005730:	d118      	bne.n	8005764 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005732:	4b74      	ldr	r3, [pc, #464]	; (8005904 <HAL_RCC_OscConfig+0x474>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a73      	ldr	r2, [pc, #460]	; (8005904 <HAL_RCC_OscConfig+0x474>)
 8005738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800573c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800573e:	f7fe f8c9 	bl	80038d4 <HAL_GetTick>
 8005742:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005744:	e008      	b.n	8005758 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005746:	f7fe f8c5 	bl	80038d4 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b02      	cmp	r3, #2
 8005752:	d901      	bls.n	8005758 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e10c      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005758:	4b6a      	ldr	r3, [pc, #424]	; (8005904 <HAL_RCC_OscConfig+0x474>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0f0      	beq.n	8005746 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	2b01      	cmp	r3, #1
 800576a:	d106      	bne.n	800577a <HAL_RCC_OscConfig+0x2ea>
 800576c:	4b64      	ldr	r3, [pc, #400]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 800576e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005770:	4a63      	ldr	r2, [pc, #396]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005772:	f043 0301 	orr.w	r3, r3, #1
 8005776:	6713      	str	r3, [r2, #112]	; 0x70
 8005778:	e01c      	b.n	80057b4 <HAL_RCC_OscConfig+0x324>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	2b05      	cmp	r3, #5
 8005780:	d10c      	bne.n	800579c <HAL_RCC_OscConfig+0x30c>
 8005782:	4b5f      	ldr	r3, [pc, #380]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005786:	4a5e      	ldr	r2, [pc, #376]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005788:	f043 0304 	orr.w	r3, r3, #4
 800578c:	6713      	str	r3, [r2, #112]	; 0x70
 800578e:	4b5c      	ldr	r3, [pc, #368]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005792:	4a5b      	ldr	r2, [pc, #364]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	6713      	str	r3, [r2, #112]	; 0x70
 800579a:	e00b      	b.n	80057b4 <HAL_RCC_OscConfig+0x324>
 800579c:	4b58      	ldr	r3, [pc, #352]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 800579e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a0:	4a57      	ldr	r2, [pc, #348]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80057a2:	f023 0301 	bic.w	r3, r3, #1
 80057a6:	6713      	str	r3, [r2, #112]	; 0x70
 80057a8:	4b55      	ldr	r3, [pc, #340]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80057aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ac:	4a54      	ldr	r2, [pc, #336]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80057ae:	f023 0304 	bic.w	r3, r3, #4
 80057b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d015      	beq.n	80057e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057bc:	f7fe f88a 	bl	80038d4 <HAL_GetTick>
 80057c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057c2:	e00a      	b.n	80057da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057c4:	f7fe f886 	bl	80038d4 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e0cb      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057da:	4b49      	ldr	r3, [pc, #292]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80057dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0ee      	beq.n	80057c4 <HAL_RCC_OscConfig+0x334>
 80057e6:	e014      	b.n	8005812 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057e8:	f7fe f874 	bl	80038d4 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f0:	f7fe f870 	bl	80038d4 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e0b5      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005806:	4b3e      	ldr	r3, [pc, #248]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1ee      	bne.n	80057f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005812:	7dfb      	ldrb	r3, [r7, #23]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d105      	bne.n	8005824 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005818:	4b39      	ldr	r3, [pc, #228]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 800581a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581c:	4a38      	ldr	r2, [pc, #224]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 800581e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005822:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 80a1 	beq.w	8005970 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800582e:	4b34      	ldr	r3, [pc, #208]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f003 030c 	and.w	r3, r3, #12
 8005836:	2b08      	cmp	r3, #8
 8005838:	d05c      	beq.n	80058f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	2b02      	cmp	r3, #2
 8005840:	d141      	bne.n	80058c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005842:	4b31      	ldr	r3, [pc, #196]	; (8005908 <HAL_RCC_OscConfig+0x478>)
 8005844:	2200      	movs	r2, #0
 8005846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005848:	f7fe f844 	bl	80038d4 <HAL_GetTick>
 800584c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800584e:	e008      	b.n	8005862 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005850:	f7fe f840 	bl	80038d4 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e087      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005862:	4b27      	ldr	r3, [pc, #156]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1f0      	bne.n	8005850 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	69da      	ldr	r2, [r3, #28]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	019b      	lsls	r3, r3, #6
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005884:	085b      	lsrs	r3, r3, #1
 8005886:	3b01      	subs	r3, #1
 8005888:	041b      	lsls	r3, r3, #16
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005890:	061b      	lsls	r3, r3, #24
 8005892:	491b      	ldr	r1, [pc, #108]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 8005894:	4313      	orrs	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005898:	4b1b      	ldr	r3, [pc, #108]	; (8005908 <HAL_RCC_OscConfig+0x478>)
 800589a:	2201      	movs	r2, #1
 800589c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800589e:	f7fe f819 	bl	80038d4 <HAL_GetTick>
 80058a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058a6:	f7fe f815 	bl	80038d4 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e05c      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b8:	4b11      	ldr	r3, [pc, #68]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0f0      	beq.n	80058a6 <HAL_RCC_OscConfig+0x416>
 80058c4:	e054      	b.n	8005970 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058c6:	4b10      	ldr	r3, [pc, #64]	; (8005908 <HAL_RCC_OscConfig+0x478>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058cc:	f7fe f802 	bl	80038d4 <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058d4:	f7fd fffe 	bl	80038d4 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e045      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e6:	4b06      	ldr	r3, [pc, #24]	; (8005900 <HAL_RCC_OscConfig+0x470>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1f0      	bne.n	80058d4 <HAL_RCC_OscConfig+0x444>
 80058f2:	e03d      	b.n	8005970 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d107      	bne.n	800590c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e038      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
 8005900:	40023800 	.word	0x40023800
 8005904:	40007000 	.word	0x40007000
 8005908:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800590c:	4b1b      	ldr	r3, [pc, #108]	; (800597c <HAL_RCC_OscConfig+0x4ec>)
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d028      	beq.n	800596c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005924:	429a      	cmp	r2, r3
 8005926:	d121      	bne.n	800596c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005932:	429a      	cmp	r2, r3
 8005934:	d11a      	bne.n	800596c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800593c:	4013      	ands	r3, r2
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005942:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005944:	4293      	cmp	r3, r2
 8005946:	d111      	bne.n	800596c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005952:	085b      	lsrs	r3, r3, #1
 8005954:	3b01      	subs	r3, #1
 8005956:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005958:	429a      	cmp	r2, r3
 800595a:	d107      	bne.n	800596c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005966:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005968:	429a      	cmp	r2, r3
 800596a:	d001      	beq.n	8005970 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3718      	adds	r7, #24
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	40023800 	.word	0x40023800

08005980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e0cc      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005994:	4b68      	ldr	r3, [pc, #416]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	683a      	ldr	r2, [r7, #0]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d90c      	bls.n	80059bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059a2:	4b65      	ldr	r3, [pc, #404]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	b2d2      	uxtb	r2, r2
 80059a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059aa:	4b63      	ldr	r3, [pc, #396]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0307 	and.w	r3, r3, #7
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d001      	beq.n	80059bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e0b8      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d020      	beq.n	8005a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d005      	beq.n	80059e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059d4:	4b59      	ldr	r3, [pc, #356]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	4a58      	ldr	r2, [pc, #352]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 80059da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0308 	and.w	r3, r3, #8
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059ec:	4b53      	ldr	r3, [pc, #332]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	4a52      	ldr	r2, [pc, #328]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 80059f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80059f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059f8:	4b50      	ldr	r3, [pc, #320]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	494d      	ldr	r1, [pc, #308]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d044      	beq.n	8005aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d107      	bne.n	8005a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a1e:	4b47      	ldr	r3, [pc, #284]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d119      	bne.n	8005a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e07f      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d003      	beq.n	8005a3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d107      	bne.n	8005a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a3e:	4b3f      	ldr	r3, [pc, #252]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d109      	bne.n	8005a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e06f      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a4e:	4b3b      	ldr	r3, [pc, #236]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e067      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a5e:	4b37      	ldr	r3, [pc, #220]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f023 0203 	bic.w	r2, r3, #3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	4934      	ldr	r1, [pc, #208]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a70:	f7fd ff30 	bl	80038d4 <HAL_GetTick>
 8005a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a76:	e00a      	b.n	8005a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a78:	f7fd ff2c 	bl	80038d4 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e04f      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a8e:	4b2b      	ldr	r3, [pc, #172]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 020c 	and.w	r2, r3, #12
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d1eb      	bne.n	8005a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005aa0:	4b25      	ldr	r3, [pc, #148]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0307 	and.w	r3, r3, #7
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d20c      	bcs.n	8005ac8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aae:	4b22      	ldr	r3, [pc, #136]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab0:	683a      	ldr	r2, [r7, #0]
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab6:	4b20      	ldr	r3, [pc, #128]	; (8005b38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0307 	and.w	r3, r3, #7
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d001      	beq.n	8005ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e032      	b.n	8005b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0304 	and.w	r3, r3, #4
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d008      	beq.n	8005ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ad4:	4b19      	ldr	r3, [pc, #100]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	4916      	ldr	r1, [pc, #88]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d009      	beq.n	8005b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005af2:	4b12      	ldr	r3, [pc, #72]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	490e      	ldr	r1, [pc, #56]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b06:	f000 f821 	bl	8005b4c <HAL_RCC_GetSysClockFreq>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	4b0b      	ldr	r3, [pc, #44]	; (8005b3c <HAL_RCC_ClockConfig+0x1bc>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	091b      	lsrs	r3, r3, #4
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	490a      	ldr	r1, [pc, #40]	; (8005b40 <HAL_RCC_ClockConfig+0x1c0>)
 8005b18:	5ccb      	ldrb	r3, [r1, r3]
 8005b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b1e:	4a09      	ldr	r2, [pc, #36]	; (8005b44 <HAL_RCC_ClockConfig+0x1c4>)
 8005b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b22:	4b09      	ldr	r3, [pc, #36]	; (8005b48 <HAL_RCC_ClockConfig+0x1c8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fd f8b2 	bl	8002c90 <HAL_InitTick>

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	40023c00 	.word	0x40023c00
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	08010a7c 	.word	0x08010a7c
 8005b44:	2000006c 	.word	0x2000006c
 8005b48:	20000070 	.word	0x20000070

08005b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b50:	b090      	sub	sp, #64	; 0x40
 8005b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	637b      	str	r3, [r7, #52]	; 0x34
 8005b58:	2300      	movs	r3, #0
 8005b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b64:	4b59      	ldr	r3, [pc, #356]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 030c 	and.w	r3, r3, #12
 8005b6c:	2b08      	cmp	r3, #8
 8005b6e:	d00d      	beq.n	8005b8c <HAL_RCC_GetSysClockFreq+0x40>
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	f200 80a1 	bhi.w	8005cb8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <HAL_RCC_GetSysClockFreq+0x34>
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	d003      	beq.n	8005b86 <HAL_RCC_GetSysClockFreq+0x3a>
 8005b7e:	e09b      	b.n	8005cb8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b80:	4b53      	ldr	r3, [pc, #332]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b82:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005b84:	e09b      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b86:	4b53      	ldr	r3, [pc, #332]	; (8005cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b88:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b8a:	e098      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b8c:	4b4f      	ldr	r3, [pc, #316]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b94:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b96:	4b4d      	ldr	r3, [pc, #308]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d028      	beq.n	8005bf4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba2:	4b4a      	ldr	r3, [pc, #296]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	099b      	lsrs	r3, r3, #6
 8005ba8:	2200      	movs	r2, #0
 8005baa:	623b      	str	r3, [r7, #32]
 8005bac:	627a      	str	r2, [r7, #36]	; 0x24
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4b47      	ldr	r3, [pc, #284]	; (8005cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bb8:	fb03 f201 	mul.w	r2, r3, r1
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	fb00 f303 	mul.w	r3, r0, r3
 8005bc2:	4413      	add	r3, r2
 8005bc4:	4a43      	ldr	r2, [pc, #268]	; (8005cd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bc6:	fba0 1202 	umull	r1, r2, r0, r2
 8005bca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bcc:	460a      	mov	r2, r1
 8005bce:	62ba      	str	r2, [r7, #40]	; 0x28
 8005bd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bd2:	4413      	add	r3, r2
 8005bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bd8:	2200      	movs	r2, #0
 8005bda:	61bb      	str	r3, [r7, #24]
 8005bdc:	61fa      	str	r2, [r7, #28]
 8005bde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005be2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005be6:	f7fa ffdf 	bl	8000ba8 <__aeabi_uldivmod>
 8005bea:	4602      	mov	r2, r0
 8005bec:	460b      	mov	r3, r1
 8005bee:	4613      	mov	r3, r2
 8005bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bf2:	e053      	b.n	8005c9c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bf4:	4b35      	ldr	r3, [pc, #212]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	099b      	lsrs	r3, r3, #6
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	617a      	str	r2, [r7, #20]
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005c06:	f04f 0b00 	mov.w	fp, #0
 8005c0a:	4652      	mov	r2, sl
 8005c0c:	465b      	mov	r3, fp
 8005c0e:	f04f 0000 	mov.w	r0, #0
 8005c12:	f04f 0100 	mov.w	r1, #0
 8005c16:	0159      	lsls	r1, r3, #5
 8005c18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c1c:	0150      	lsls	r0, r2, #5
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	ebb2 080a 	subs.w	r8, r2, sl
 8005c26:	eb63 090b 	sbc.w	r9, r3, fp
 8005c2a:	f04f 0200 	mov.w	r2, #0
 8005c2e:	f04f 0300 	mov.w	r3, #0
 8005c32:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005c36:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005c3a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005c3e:	ebb2 0408 	subs.w	r4, r2, r8
 8005c42:	eb63 0509 	sbc.w	r5, r3, r9
 8005c46:	f04f 0200 	mov.w	r2, #0
 8005c4a:	f04f 0300 	mov.w	r3, #0
 8005c4e:	00eb      	lsls	r3, r5, #3
 8005c50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c54:	00e2      	lsls	r2, r4, #3
 8005c56:	4614      	mov	r4, r2
 8005c58:	461d      	mov	r5, r3
 8005c5a:	eb14 030a 	adds.w	r3, r4, sl
 8005c5e:	603b      	str	r3, [r7, #0]
 8005c60:	eb45 030b 	adc.w	r3, r5, fp
 8005c64:	607b      	str	r3, [r7, #4]
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	f04f 0300 	mov.w	r3, #0
 8005c6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c72:	4629      	mov	r1, r5
 8005c74:	028b      	lsls	r3, r1, #10
 8005c76:	4621      	mov	r1, r4
 8005c78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	028a      	lsls	r2, r1, #10
 8005c80:	4610      	mov	r0, r2
 8005c82:	4619      	mov	r1, r3
 8005c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c86:	2200      	movs	r2, #0
 8005c88:	60bb      	str	r3, [r7, #8]
 8005c8a:	60fa      	str	r2, [r7, #12]
 8005c8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c90:	f7fa ff8a 	bl	8000ba8 <__aeabi_uldivmod>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4613      	mov	r3, r2
 8005c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c9c:	4b0b      	ldr	r3, [pc, #44]	; (8005ccc <HAL_RCC_GetSysClockFreq+0x180>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	0c1b      	lsrs	r3, r3, #16
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005cac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005cb6:	e002      	b.n	8005cbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cb8:	4b05      	ldr	r3, [pc, #20]	; (8005cd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005cba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005cbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3740      	adds	r7, #64	; 0x40
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cca:	bf00      	nop
 8005ccc:	40023800 	.word	0x40023800
 8005cd0:	00f42400 	.word	0x00f42400
 8005cd4:	00b71b00 	.word	0x00b71b00

08005cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cdc:	4b03      	ldr	r3, [pc, #12]	; (8005cec <HAL_RCC_GetHCLKFreq+0x14>)
 8005cde:	681b      	ldr	r3, [r3, #0]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	2000006c 	.word	0x2000006c

08005cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005cf4:	f7ff fff0 	bl	8005cd8 <HAL_RCC_GetHCLKFreq>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	0a9b      	lsrs	r3, r3, #10
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	4903      	ldr	r1, [pc, #12]	; (8005d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d06:	5ccb      	ldrb	r3, [r1, r3]
 8005d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	40023800 	.word	0x40023800
 8005d14:	08010a8c 	.word	0x08010a8c

08005d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005d1c:	f7ff ffdc 	bl	8005cd8 <HAL_RCC_GetHCLKFreq>
 8005d20:	4602      	mov	r2, r0
 8005d22:	4b05      	ldr	r3, [pc, #20]	; (8005d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	0b5b      	lsrs	r3, r3, #13
 8005d28:	f003 0307 	and.w	r3, r3, #7
 8005d2c:	4903      	ldr	r1, [pc, #12]	; (8005d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d2e:	5ccb      	ldrb	r3, [r1, r3]
 8005d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	40023800 	.word	0x40023800
 8005d3c:	08010a8c 	.word	0x08010a8c

08005d40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	220f      	movs	r2, #15
 8005d4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005d50:	4b12      	ldr	r3, [pc, #72]	; (8005d9c <HAL_RCC_GetClockConfig+0x5c>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 0203 	and.w	r2, r3, #3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005d5c:	4b0f      	ldr	r3, [pc, #60]	; (8005d9c <HAL_RCC_GetClockConfig+0x5c>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005d68:	4b0c      	ldr	r3, [pc, #48]	; (8005d9c <HAL_RCC_GetClockConfig+0x5c>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005d74:	4b09      	ldr	r3, [pc, #36]	; (8005d9c <HAL_RCC_GetClockConfig+0x5c>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	08db      	lsrs	r3, r3, #3
 8005d7a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005d82:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <HAL_RCC_GetClockConfig+0x60>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0207 	and.w	r2, r3, #7
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	601a      	str	r2, [r3, #0]
}
 8005d8e:	bf00      	nop
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	40023c00 	.word	0x40023c00

08005da4 <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8005db0:	2300      	movs	r3, #0
 8005db2:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e0a1      	b.n	8005f02 <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d106      	bne.n	8005dd8 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f7fc fd76 	bl	80028c4 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2224      	movs	r2, #36	; 0x24
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f022 0201 	bic.w	r2, r2, #1
 8005dee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005df0:	f7ff ff7e 	bl	8005cf0 <HAL_RCC_GetPCLK1Freq>
 8005df4:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	4a44      	ldr	r2, [pc, #272]	; (8005f0c <HAL_SMBUS_Init+0x168>)
 8005dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfe:	0c9b      	lsrs	r3, r3, #18
 8005e00:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	430a      	orrs	r2, r1
 8005e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8005e36:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	6852      	ldr	r2, [r2, #4]
 8005e3e:	0052      	lsls	r2, r2, #1
 8005e40:	68b9      	ldr	r1, [r7, #8]
 8005e42:	fbb1 f1f2 	udiv	r1, r1, r2
 8005e46:	f640 72fc 	movw	r2, #4092	; 0xffc
 8005e4a:	400a      	ands	r2, r1
 8005e4c:	2a00      	cmp	r2, #0
 8005e4e:	d006      	beq.n	8005e5e <HAL_SMBUS_Init+0xba>
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6852      	ldr	r2, [r2, #4]
 8005e54:	0052      	lsls	r2, r2, #1
 8005e56:	68b9      	ldr	r1, [r7, #8]
 8005e58:	fbb1 f2f2 	udiv	r2, r1, r2
 8005e5c:	e000      	b.n	8005e60 <HAL_SMBUS_Init+0xbc>
 8005e5e:	2204      	movs	r2, #4
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	6809      	ldr	r1, [r1, #0]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a1a      	ldr	r2, [r3, #32]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e80:	431a      	orrs	r2, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6911      	ldr	r1, [r2, #16]
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	68d2      	ldr	r2, [r2, #12]
 8005ea6:	4311      	orrs	r1, r2
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6812      	ldr	r2, [r2, #0]
 8005eac:	430b      	orrs	r3, r1
 8005eae:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	695a      	ldr	r2, [r3, #20]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f042 0201 	orr.w	r2, r2, #1
 8005eda:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3710      	adds	r7, #16
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop
 8005f0c:	431bde83 	.word	0x431bde83

08005f10 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f26:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8005f30:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f40:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e041      	b.n	8005fe6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d106      	bne.n	8005f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f7fd fa42 	bl	8003400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	f001 f812 	bl	8006fb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3708      	adds	r7, #8
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
	...

08005ff0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b01      	cmp	r3, #1
 8006002:	d001      	beq.n	8006008 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e04e      	b.n	80060a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0201 	orr.w	r2, r2, #1
 800601e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a23      	ldr	r2, [pc, #140]	; (80060b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d022      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006032:	d01d      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a1f      	ldr	r2, [pc, #124]	; (80060b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d018      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a1e      	ldr	r2, [pc, #120]	; (80060bc <HAL_TIM_Base_Start_IT+0xcc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d013      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a1c      	ldr	r2, [pc, #112]	; (80060c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00e      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1b      	ldr	r2, [pc, #108]	; (80060c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d009      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a19      	ldr	r2, [pc, #100]	; (80060c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d004      	beq.n	8006070 <HAL_TIM_Base_Start_IT+0x80>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a18      	ldr	r2, [pc, #96]	; (80060cc <HAL_TIM_Base_Start_IT+0xdc>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d111      	bne.n	8006094 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 0307 	and.w	r3, r3, #7
 800607a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2b06      	cmp	r3, #6
 8006080:	d010      	beq.n	80060a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f042 0201 	orr.w	r2, r2, #1
 8006090:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006092:	e007      	b.n	80060a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0201 	orr.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40010000 	.word	0x40010000
 80060b8:	40000400 	.word	0x40000400
 80060bc:	40000800 	.word	0x40000800
 80060c0:	40000c00 	.word	0x40000c00
 80060c4:	40010400 	.word	0x40010400
 80060c8:	40014000 	.word	0x40014000
 80060cc:	40001800 	.word	0x40001800

080060d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e041      	b.n	8006166 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d106      	bne.n	80060fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7fd f93a 	bl	8003370 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2202      	movs	r2, #2
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3304      	adds	r3, #4
 800610c:	4619      	mov	r1, r3
 800610e:	4610      	mov	r0, r2
 8006110:	f000 ff52 	bl	8006fb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d109      	bne.n	8006194 <HAL_TIM_PWM_Start+0x24>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b01      	cmp	r3, #1
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	e022      	b.n	80061da <HAL_TIM_PWM_Start+0x6a>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	2b04      	cmp	r3, #4
 8006198:	d109      	bne.n	80061ae <HAL_TIM_PWM_Start+0x3e>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	bf14      	ite	ne
 80061a6:	2301      	movne	r3, #1
 80061a8:	2300      	moveq	r3, #0
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	e015      	b.n	80061da <HAL_TIM_PWM_Start+0x6a>
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d109      	bne.n	80061c8 <HAL_TIM_PWM_Start+0x58>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b01      	cmp	r3, #1
 80061be:	bf14      	ite	ne
 80061c0:	2301      	movne	r3, #1
 80061c2:	2300      	moveq	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	e008      	b.n	80061da <HAL_TIM_PWM_Start+0x6a>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	bf14      	ite	ne
 80061d4:	2301      	movne	r3, #1
 80061d6:	2300      	moveq	r3, #0
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d001      	beq.n	80061e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e07c      	b.n	80062dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d104      	bne.n	80061f2 <HAL_TIM_PWM_Start+0x82>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061f0:	e013      	b.n	800621a <HAL_TIM_PWM_Start+0xaa>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b04      	cmp	r3, #4
 80061f6:	d104      	bne.n	8006202 <HAL_TIM_PWM_Start+0x92>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006200:	e00b      	b.n	800621a <HAL_TIM_PWM_Start+0xaa>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b08      	cmp	r3, #8
 8006206:	d104      	bne.n	8006212 <HAL_TIM_PWM_Start+0xa2>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006210:	e003      	b.n	800621a <HAL_TIM_PWM_Start+0xaa>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2202      	movs	r2, #2
 8006216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2201      	movs	r2, #1
 8006220:	6839      	ldr	r1, [r7, #0]
 8006222:	4618      	mov	r0, r3
 8006224:	f001 fadc 	bl	80077e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a2d      	ldr	r2, [pc, #180]	; (80062e4 <HAL_TIM_PWM_Start+0x174>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d004      	beq.n	800623c <HAL_TIM_PWM_Start+0xcc>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a2c      	ldr	r2, [pc, #176]	; (80062e8 <HAL_TIM_PWM_Start+0x178>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d101      	bne.n	8006240 <HAL_TIM_PWM_Start+0xd0>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <HAL_TIM_PWM_Start+0xd2>
 8006240:	2300      	movs	r3, #0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006254:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a22      	ldr	r2, [pc, #136]	; (80062e4 <HAL_TIM_PWM_Start+0x174>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d022      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006268:	d01d      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1f      	ldr	r2, [pc, #124]	; (80062ec <HAL_TIM_PWM_Start+0x17c>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d018      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1d      	ldr	r2, [pc, #116]	; (80062f0 <HAL_TIM_PWM_Start+0x180>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1c      	ldr	r2, [pc, #112]	; (80062f4 <HAL_TIM_PWM_Start+0x184>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d00e      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a16      	ldr	r2, [pc, #88]	; (80062e8 <HAL_TIM_PWM_Start+0x178>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d009      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a18      	ldr	r2, [pc, #96]	; (80062f8 <HAL_TIM_PWM_Start+0x188>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d004      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x136>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a16      	ldr	r2, [pc, #88]	; (80062fc <HAL_TIM_PWM_Start+0x18c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d111      	bne.n	80062ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f003 0307 	and.w	r3, r3, #7
 80062b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2b06      	cmp	r3, #6
 80062b6:	d010      	beq.n	80062da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0201 	orr.w	r2, r2, #1
 80062c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c8:	e007      	b.n	80062da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f042 0201 	orr.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	40010000 	.word	0x40010000
 80062e8:	40010400 	.word	0x40010400
 80062ec:	40000400 	.word	0x40000400
 80062f0:	40000800 	.word	0x40000800
 80062f4:	40000c00 	.word	0x40000c00
 80062f8:	40014000 	.word	0x40014000
 80062fc:	40001800 	.word	0x40001800

08006300 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
 800630c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d109      	bne.n	800632c <HAL_TIM_PWM_Start_DMA+0x2c>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	bf0c      	ite	eq
 8006324:	2301      	moveq	r3, #1
 8006326:	2300      	movne	r3, #0
 8006328:	b2db      	uxtb	r3, r3
 800632a:	e022      	b.n	8006372 <HAL_TIM_PWM_Start_DMA+0x72>
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	2b04      	cmp	r3, #4
 8006330:	d109      	bne.n	8006346 <HAL_TIM_PWM_Start_DMA+0x46>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	bf0c      	ite	eq
 800633e:	2301      	moveq	r3, #1
 8006340:	2300      	movne	r3, #0
 8006342:	b2db      	uxtb	r3, r3
 8006344:	e015      	b.n	8006372 <HAL_TIM_PWM_Start_DMA+0x72>
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2b08      	cmp	r3, #8
 800634a:	d109      	bne.n	8006360 <HAL_TIM_PWM_Start_DMA+0x60>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006352:	b2db      	uxtb	r3, r3
 8006354:	2b02      	cmp	r3, #2
 8006356:	bf0c      	ite	eq
 8006358:	2301      	moveq	r3, #1
 800635a:	2300      	movne	r3, #0
 800635c:	b2db      	uxtb	r3, r3
 800635e:	e008      	b.n	8006372 <HAL_TIM_PWM_Start_DMA+0x72>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b02      	cmp	r3, #2
 800636a:	bf0c      	ite	eq
 800636c:	2301      	moveq	r3, #1
 800636e:	2300      	movne	r3, #0
 8006370:	b2db      	uxtb	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8006376:	2302      	movs	r3, #2
 8006378:	e171      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d109      	bne.n	8006394 <HAL_TIM_PWM_Start_DMA+0x94>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b01      	cmp	r3, #1
 800638a:	bf0c      	ite	eq
 800638c:	2301      	moveq	r3, #1
 800638e:	2300      	movne	r3, #0
 8006390:	b2db      	uxtb	r3, r3
 8006392:	e022      	b.n	80063da <HAL_TIM_PWM_Start_DMA+0xda>
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	2b04      	cmp	r3, #4
 8006398:	d109      	bne.n	80063ae <HAL_TIM_PWM_Start_DMA+0xae>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	bf0c      	ite	eq
 80063a6:	2301      	moveq	r3, #1
 80063a8:	2300      	movne	r3, #0
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	e015      	b.n	80063da <HAL_TIM_PWM_Start_DMA+0xda>
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d109      	bne.n	80063c8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	2b01      	cmp	r3, #1
 80063be:	bf0c      	ite	eq
 80063c0:	2301      	moveq	r3, #1
 80063c2:	2300      	movne	r3, #0
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	e008      	b.n	80063da <HAL_TIM_PWM_Start_DMA+0xda>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	bf0c      	ite	eq
 80063d4:	2301      	moveq	r3, #1
 80063d6:	2300      	movne	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d024      	beq.n	8006428 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d104      	bne.n	80063ee <HAL_TIM_PWM_Start_DMA+0xee>
 80063e4:	887b      	ldrh	r3, [r7, #2]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d001      	beq.n	80063ee <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e137      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d104      	bne.n	80063fe <HAL_TIM_PWM_Start_DMA+0xfe>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063fc:	e016      	b.n	800642c <HAL_TIM_PWM_Start_DMA+0x12c>
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	2b04      	cmp	r3, #4
 8006402:	d104      	bne.n	800640e <HAL_TIM_PWM_Start_DMA+0x10e>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800640c:	e00e      	b.n	800642c <HAL_TIM_PWM_Start_DMA+0x12c>
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	2b08      	cmp	r3, #8
 8006412:	d104      	bne.n	800641e <HAL_TIM_PWM_Start_DMA+0x11e>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800641c:	e006      	b.n	800642c <HAL_TIM_PWM_Start_DMA+0x12c>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2202      	movs	r2, #2
 8006422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006426:	e001      	b.n	800642c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e118      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b0c      	cmp	r3, #12
 8006430:	f200 80ae 	bhi.w	8006590 <HAL_TIM_PWM_Start_DMA+0x290>
 8006434:	a201      	add	r2, pc, #4	; (adr r2, 800643c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8006436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800643a:	bf00      	nop
 800643c:	08006471 	.word	0x08006471
 8006440:	08006591 	.word	0x08006591
 8006444:	08006591 	.word	0x08006591
 8006448:	08006591 	.word	0x08006591
 800644c:	080064b9 	.word	0x080064b9
 8006450:	08006591 	.word	0x08006591
 8006454:	08006591 	.word	0x08006591
 8006458:	08006591 	.word	0x08006591
 800645c:	08006501 	.word	0x08006501
 8006460:	08006591 	.word	0x08006591
 8006464:	08006591 	.word	0x08006591
 8006468:	08006591 	.word	0x08006591
 800646c:	08006549 	.word	0x08006549
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	4a7c      	ldr	r2, [pc, #496]	; (8006668 <HAL_TIM_PWM_Start_DMA+0x368>)
 8006476:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	4a7b      	ldr	r2, [pc, #492]	; (800666c <HAL_TIM_PWM_Start_DMA+0x36c>)
 800647e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006484:	4a7a      	ldr	r2, [pc, #488]	; (8006670 <HAL_TIM_PWM_Start_DMA+0x370>)
 8006486:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800648c:	6879      	ldr	r1, [r7, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3334      	adds	r3, #52	; 0x34
 8006494:	461a      	mov	r2, r3
 8006496:	887b      	ldrh	r3, [r7, #2]
 8006498:	f7fe faa6 	bl	80049e8 <HAL_DMA_Start_IT>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e0db      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68da      	ldr	r2, [r3, #12]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064b4:	60da      	str	r2, [r3, #12]
      break;
 80064b6:	e06e      	b.n	8006596 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064bc:	4a6a      	ldr	r2, [pc, #424]	; (8006668 <HAL_TIM_PWM_Start_DMA+0x368>)
 80064be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c4:	4a69      	ldr	r2, [pc, #420]	; (800666c <HAL_TIM_PWM_Start_DMA+0x36c>)
 80064c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064cc:	4a68      	ldr	r2, [pc, #416]	; (8006670 <HAL_TIM_PWM_Start_DMA+0x370>)
 80064ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3338      	adds	r3, #56	; 0x38
 80064dc:	461a      	mov	r2, r3
 80064de:	887b      	ldrh	r3, [r7, #2]
 80064e0:	f7fe fa82 	bl	80049e8 <HAL_DMA_Start_IT>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d001      	beq.n	80064ee <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e0b7      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064fc:	60da      	str	r2, [r3, #12]
      break;
 80064fe:	e04a      	b.n	8006596 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006504:	4a58      	ldr	r2, [pc, #352]	; (8006668 <HAL_TIM_PWM_Start_DMA+0x368>)
 8006506:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800650c:	4a57      	ldr	r2, [pc, #348]	; (800666c <HAL_TIM_PWM_Start_DMA+0x36c>)
 800650e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006514:	4a56      	ldr	r2, [pc, #344]	; (8006670 <HAL_TIM_PWM_Start_DMA+0x370>)
 8006516:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800651c:	6879      	ldr	r1, [r7, #4]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	333c      	adds	r3, #60	; 0x3c
 8006524:	461a      	mov	r2, r3
 8006526:	887b      	ldrh	r3, [r7, #2]
 8006528:	f7fe fa5e 	bl	80049e8 <HAL_DMA_Start_IT>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e093      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006544:	60da      	str	r2, [r3, #12]
      break;
 8006546:	e026      	b.n	8006596 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800654c:	4a46      	ldr	r2, [pc, #280]	; (8006668 <HAL_TIM_PWM_Start_DMA+0x368>)
 800654e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006554:	4a45      	ldr	r2, [pc, #276]	; (800666c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8006556:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800655c:	4a44      	ldr	r2, [pc, #272]	; (8006670 <HAL_TIM_PWM_Start_DMA+0x370>)
 800655e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3340      	adds	r3, #64	; 0x40
 800656c:	461a      	mov	r2, r3
 800656e:	887b      	ldrh	r3, [r7, #2]
 8006570:	f7fe fa3a 	bl	80049e8 <HAL_DMA_Start_IT>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d001      	beq.n	800657e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e06f      	b.n	800665e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68da      	ldr	r2, [r3, #12]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800658c:	60da      	str	r2, [r3, #12]
      break;
 800658e:	e002      	b.n	8006596 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	75fb      	strb	r3, [r7, #23]
      break;
 8006594:	bf00      	nop
  }

  if (status == HAL_OK)
 8006596:	7dfb      	ldrb	r3, [r7, #23]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d15f      	bne.n	800665c <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2201      	movs	r2, #1
 80065a2:	68b9      	ldr	r1, [r7, #8]
 80065a4:	4618      	mov	r0, r3
 80065a6:	f001 f91b 	bl	80077e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a31      	ldr	r2, [pc, #196]	; (8006674 <HAL_TIM_PWM_Start_DMA+0x374>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d004      	beq.n	80065be <HAL_TIM_PWM_Start_DMA+0x2be>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a2f      	ldr	r2, [pc, #188]	; (8006678 <HAL_TIM_PWM_Start_DMA+0x378>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d101      	bne.n	80065c2 <HAL_TIM_PWM_Start_DMA+0x2c2>
 80065be:	2301      	movs	r3, #1
 80065c0:	e000      	b.n	80065c4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 80065c2:	2300      	movs	r3, #0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d007      	beq.n	80065d8 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a25      	ldr	r2, [pc, #148]	; (8006674 <HAL_TIM_PWM_Start_DMA+0x374>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d022      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ea:	d01d      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a22      	ldr	r2, [pc, #136]	; (800667c <HAL_TIM_PWM_Start_DMA+0x37c>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d018      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a21      	ldr	r2, [pc, #132]	; (8006680 <HAL_TIM_PWM_Start_DMA+0x380>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d013      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a1f      	ldr	r2, [pc, #124]	; (8006684 <HAL_TIM_PWM_Start_DMA+0x384>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00e      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a1a      	ldr	r2, [pc, #104]	; (8006678 <HAL_TIM_PWM_Start_DMA+0x378>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d009      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a1b      	ldr	r2, [pc, #108]	; (8006688 <HAL_TIM_PWM_Start_DMA+0x388>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d004      	beq.n	8006628 <HAL_TIM_PWM_Start_DMA+0x328>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1a      	ldr	r2, [pc, #104]	; (800668c <HAL_TIM_PWM_Start_DMA+0x38c>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d111      	bne.n	800664c <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f003 0307 	and.w	r3, r3, #7
 8006632:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	2b06      	cmp	r3, #6
 8006638:	d010      	beq.n	800665c <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0201 	orr.w	r2, r2, #1
 8006648:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800664a:	e007      	b.n	800665c <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
 800665a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800665c:	7dfb      	ldrb	r3, [r7, #23]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3718      	adds	r7, #24
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	08006ea9 	.word	0x08006ea9
 800666c:	08006f51 	.word	0x08006f51
 8006670:	08006e17 	.word	0x08006e17
 8006674:	40010000 	.word	0x40010000
 8006678:	40010400 	.word	0x40010400
 800667c:	40000400 	.word	0x40000400
 8006680:	40000800 	.word	0x40000800
 8006684:	40000c00 	.word	0x40000c00
 8006688:	40014000 	.word	0x40014000
 800668c:	40001800 	.word	0x40001800

08006690 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e041      	b.n	8006726 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d106      	bne.n	80066bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f839 	bl	800672e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3304      	adds	r3, #4
 80066cc:	4619      	mov	r1, r3
 80066ce:	4610      	mov	r0, r2
 80066d0:	f000 fc72 	bl	8006fb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr

08006742 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006742:	b580      	push	{r7, lr}
 8006744:	b082      	sub	sp, #8
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	691b      	ldr	r3, [r3, #16]
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b02      	cmp	r3, #2
 8006756:	d122      	bne.n	800679e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f003 0302 	and.w	r3, r3, #2
 8006762:	2b02      	cmp	r3, #2
 8006764:	d11b      	bne.n	800679e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f06f 0202 	mvn.w	r2, #2
 800676e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	f003 0303 	and.w	r3, r3, #3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d003      	beq.n	800678c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fb14 	bl	8006db2 <HAL_TIM_IC_CaptureCallback>
 800678a:	e005      	b.n	8006798 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 fb06 	bl	8006d9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fb17 	bl	8006dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d122      	bne.n	80067f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	f003 0304 	and.w	r3, r3, #4
 80067b6:	2b04      	cmp	r3, #4
 80067b8:	d11b      	bne.n	80067f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f06f 0204 	mvn.w	r2, #4
 80067c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2202      	movs	r2, #2
 80067c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d003      	beq.n	80067e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 faea 	bl	8006db2 <HAL_TIM_IC_CaptureCallback>
 80067de:	e005      	b.n	80067ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 fadc 	bl	8006d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 faed 	bl	8006dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	f003 0308 	and.w	r3, r3, #8
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d122      	bne.n	8006846 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f003 0308 	and.w	r3, r3, #8
 800680a:	2b08      	cmp	r3, #8
 800680c:	d11b      	bne.n	8006846 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f06f 0208 	mvn.w	r2, #8
 8006816:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2204      	movs	r2, #4
 800681c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69db      	ldr	r3, [r3, #28]
 8006824:	f003 0303 	and.w	r3, r3, #3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 fac0 	bl	8006db2 <HAL_TIM_IC_CaptureCallback>
 8006832:	e005      	b.n	8006840 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fab2 	bl	8006d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 fac3 	bl	8006dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f003 0310 	and.w	r3, r3, #16
 8006850:	2b10      	cmp	r3, #16
 8006852:	d122      	bne.n	800689a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f003 0310 	and.w	r3, r3, #16
 800685e:	2b10      	cmp	r3, #16
 8006860:	d11b      	bne.n	800689a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f06f 0210 	mvn.w	r2, #16
 800686a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2208      	movs	r2, #8
 8006870:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fa96 	bl	8006db2 <HAL_TIM_IC_CaptureCallback>
 8006886:	e005      	b.n	8006894 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fa88 	bl	8006d9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fa99 	bl	8006dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d10e      	bne.n	80068c6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d107      	bne.n	80068c6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f06f 0201 	mvn.w	r2, #1
 80068be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7fc f8e9 	bl	8002a98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068d0:	2b80      	cmp	r3, #128	; 0x80
 80068d2:	d10e      	bne.n	80068f2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068de:	2b80      	cmp	r3, #128	; 0x80
 80068e0:	d107      	bne.n	80068f2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80068ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f001 f875 	bl	80079dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068fc:	2b40      	cmp	r3, #64	; 0x40
 80068fe:	d10e      	bne.n	800691e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800690a:	2b40      	cmp	r3, #64	; 0x40
 800690c:	d107      	bne.n	800691e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 fa68 	bl	8006dee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	f003 0320 	and.w	r3, r3, #32
 8006928:	2b20      	cmp	r3, #32
 800692a:	d10e      	bne.n	800694a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	f003 0320 	and.w	r3, r3, #32
 8006936:	2b20      	cmp	r3, #32
 8006938:	d107      	bne.n	800694a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f06f 0220 	mvn.w	r2, #32
 8006942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f001 f83f 	bl	80079c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800694a:	bf00      	nop
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b086      	sub	sp, #24
 8006956:	af00      	add	r7, sp, #0
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	60b9      	str	r1, [r7, #8]
 800695c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800695e:	2300      	movs	r3, #0
 8006960:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006968:	2b01      	cmp	r3, #1
 800696a:	d101      	bne.n	8006970 <HAL_TIM_IC_ConfigChannel+0x1e>
 800696c:	2302      	movs	r3, #2
 800696e:	e088      	b.n	8006a82 <HAL_TIM_IC_ConfigChannel+0x130>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d11b      	bne.n	80069b6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6818      	ldr	r0, [r3, #0]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	6819      	ldr	r1, [r3, #0]
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	685a      	ldr	r2, [r3, #4]
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	f000 fd63 	bl	8007458 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	699a      	ldr	r2, [r3, #24]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 020c 	bic.w	r2, r2, #12
 80069a0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6999      	ldr	r1, [r3, #24]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	689a      	ldr	r2, [r3, #8]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	430a      	orrs	r2, r1
 80069b2:	619a      	str	r2, [r3, #24]
 80069b4:	e060      	b.n	8006a78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2b04      	cmp	r3, #4
 80069ba:	d11c      	bne.n	80069f6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	6819      	ldr	r1, [r3, #0]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f000 fde7 	bl	800759e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	699a      	ldr	r2, [r3, #24]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80069de:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6999      	ldr	r1, [r3, #24]
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	021a      	lsls	r2, r3, #8
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	430a      	orrs	r2, r1
 80069f2:	619a      	str	r2, [r3, #24]
 80069f4:	e040      	b.n	8006a78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2b08      	cmp	r3, #8
 80069fa:	d11b      	bne.n	8006a34 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6818      	ldr	r0, [r3, #0]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	6819      	ldr	r1, [r3, #0]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	685a      	ldr	r2, [r3, #4]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f000 fe34 	bl	8007678 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	69da      	ldr	r2, [r3, #28]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 020c 	bic.w	r2, r2, #12
 8006a1e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	69d9      	ldr	r1, [r3, #28]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	61da      	str	r2, [r3, #28]
 8006a32:	e021      	b.n	8006a78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b0c      	cmp	r3, #12
 8006a38:	d11c      	bne.n	8006a74 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	6819      	ldr	r1, [r3, #0]
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	f000 fe51 	bl	80076f0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	69da      	ldr	r2, [r3, #28]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006a5c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	69d9      	ldr	r1, [r3, #28]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	021a      	lsls	r2, r3, #8
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	61da      	str	r2, [r3, #28]
 8006a72:	e001      	b.n	8006a78 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3718      	adds	r7, #24
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
	...

08006a8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d101      	bne.n	8006aaa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006aa6:	2302      	movs	r3, #2
 8006aa8:	e0ae      	b.n	8006c08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2b0c      	cmp	r3, #12
 8006ab6:	f200 809f 	bhi.w	8006bf8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006aba:	a201      	add	r2, pc, #4	; (adr r2, 8006ac0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ac0:	08006af5 	.word	0x08006af5
 8006ac4:	08006bf9 	.word	0x08006bf9
 8006ac8:	08006bf9 	.word	0x08006bf9
 8006acc:	08006bf9 	.word	0x08006bf9
 8006ad0:	08006b35 	.word	0x08006b35
 8006ad4:	08006bf9 	.word	0x08006bf9
 8006ad8:	08006bf9 	.word	0x08006bf9
 8006adc:	08006bf9 	.word	0x08006bf9
 8006ae0:	08006b77 	.word	0x08006b77
 8006ae4:	08006bf9 	.word	0x08006bf9
 8006ae8:	08006bf9 	.word	0x08006bf9
 8006aec:	08006bf9 	.word	0x08006bf9
 8006af0:	08006bb7 	.word	0x08006bb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68b9      	ldr	r1, [r7, #8]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 fafc 	bl	80070f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	699a      	ldr	r2, [r3, #24]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0208 	orr.w	r2, r2, #8
 8006b0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f022 0204 	bic.w	r2, r2, #4
 8006b1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6999      	ldr	r1, [r3, #24]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	691a      	ldr	r2, [r3, #16]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	619a      	str	r2, [r3, #24]
      break;
 8006b32:	e064      	b.n	8006bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68b9      	ldr	r1, [r7, #8]
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f000 fb4c 	bl	80071d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699a      	ldr	r2, [r3, #24]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699a      	ldr	r2, [r3, #24]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	6999      	ldr	r1, [r3, #24]
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	021a      	lsls	r2, r3, #8
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	619a      	str	r2, [r3, #24]
      break;
 8006b74:	e043      	b.n	8006bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68b9      	ldr	r1, [r7, #8]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fba1 	bl	80072c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69da      	ldr	r2, [r3, #28]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f042 0208 	orr.w	r2, r2, #8
 8006b90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69da      	ldr	r2, [r3, #28]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f022 0204 	bic.w	r2, r2, #4
 8006ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	69d9      	ldr	r1, [r3, #28]
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	691a      	ldr	r2, [r3, #16]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	61da      	str	r2, [r3, #28]
      break;
 8006bb4:	e023      	b.n	8006bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68b9      	ldr	r1, [r7, #8]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f000 fbf5 	bl	80073ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	69da      	ldr	r2, [r3, #28]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	69da      	ldr	r2, [r3, #28]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	69d9      	ldr	r1, [r3, #28]
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	021a      	lsls	r2, r3, #8
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	61da      	str	r2, [r3, #28]
      break;
 8006bf6:	e002      	b.n	8006bfe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8006bfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3718      	adds	r7, #24
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d101      	bne.n	8006c2c <HAL_TIM_ConfigClockSource+0x1c>
 8006c28:	2302      	movs	r3, #2
 8006c2a:	e0b4      	b.n	8006d96 <HAL_TIM_ConfigClockSource+0x186>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2202      	movs	r2, #2
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c64:	d03e      	beq.n	8006ce4 <HAL_TIM_ConfigClockSource+0xd4>
 8006c66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c6a:	f200 8087 	bhi.w	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c72:	f000 8086 	beq.w	8006d82 <HAL_TIM_ConfigClockSource+0x172>
 8006c76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7a:	d87f      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c7c:	2b70      	cmp	r3, #112	; 0x70
 8006c7e:	d01a      	beq.n	8006cb6 <HAL_TIM_ConfigClockSource+0xa6>
 8006c80:	2b70      	cmp	r3, #112	; 0x70
 8006c82:	d87b      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c84:	2b60      	cmp	r3, #96	; 0x60
 8006c86:	d050      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x11a>
 8006c88:	2b60      	cmp	r3, #96	; 0x60
 8006c8a:	d877      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c8c:	2b50      	cmp	r3, #80	; 0x50
 8006c8e:	d03c      	beq.n	8006d0a <HAL_TIM_ConfigClockSource+0xfa>
 8006c90:	2b50      	cmp	r3, #80	; 0x50
 8006c92:	d873      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c94:	2b40      	cmp	r3, #64	; 0x40
 8006c96:	d058      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x13a>
 8006c98:	2b40      	cmp	r3, #64	; 0x40
 8006c9a:	d86f      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006c9c:	2b30      	cmp	r3, #48	; 0x30
 8006c9e:	d064      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x15a>
 8006ca0:	2b30      	cmp	r3, #48	; 0x30
 8006ca2:	d86b      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006ca4:	2b20      	cmp	r3, #32
 8006ca6:	d060      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x15a>
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	d867      	bhi.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d05c      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x15a>
 8006cb0:	2b10      	cmp	r3, #16
 8006cb2:	d05a      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x15a>
 8006cb4:	e062      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6818      	ldr	r0, [r3, #0]
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	6899      	ldr	r1, [r3, #8]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	f000 fd6b 	bl	80077a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	609a      	str	r2, [r3, #8]
      break;
 8006ce2:	e04f      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6818      	ldr	r0, [r3, #0]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	6899      	ldr	r1, [r3, #8]
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	f000 fd54 	bl	80077a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	689a      	ldr	r2, [r3, #8]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d06:	609a      	str	r2, [r3, #8]
      break;
 8006d08:	e03c      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	6859      	ldr	r1, [r3, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f000 fc12 	bl	8007540 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2150      	movs	r1, #80	; 0x50
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 fd21 	bl	800776a <TIM_ITRx_SetConfig>
      break;
 8006d28:	e02c      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6818      	ldr	r0, [r3, #0]
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	6859      	ldr	r1, [r3, #4]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	461a      	mov	r2, r3
 8006d38:	f000 fc6e 	bl	8007618 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2160      	movs	r1, #96	; 0x60
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 fd11 	bl	800776a <TIM_ITRx_SetConfig>
      break;
 8006d48:	e01c      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6818      	ldr	r0, [r3, #0]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	6859      	ldr	r1, [r3, #4]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	461a      	mov	r2, r3
 8006d58:	f000 fbf2 	bl	8007540 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2140      	movs	r1, #64	; 0x40
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fd01 	bl	800776a <TIM_ITRx_SetConfig>
      break;
 8006d68:	e00c      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4619      	mov	r1, r3
 8006d74:	4610      	mov	r0, r2
 8006d76:	f000 fcf8 	bl	800776a <TIM_ITRx_SetConfig>
      break;
 8006d7a:	e003      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d80:	e000      	b.n	8006d84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006d82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b083      	sub	sp, #12
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006da6:	bf00      	nop
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b083      	sub	sp, #12
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dba:	bf00      	nop
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b083      	sub	sp, #12
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006dce:	bf00      	nop
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006de2:	bf00      	nop
 8006de4:	370c      	adds	r7, #12
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr

08006dee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b083      	sub	sp, #12
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006df6:	bf00      	nop
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b084      	sub	sp, #16
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e22:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d107      	bne.n	8006e3e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2201      	movs	r2, #1
 8006e32:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e3c:	e02a      	b.n	8006e94 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d107      	bne.n	8006e58 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e56:	e01d      	b.n	8006e94 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d107      	bne.n	8006e72 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2204      	movs	r2, #4
 8006e66:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e70:	e010      	b.n	8006e94 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d107      	bne.n	8006e8c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2208      	movs	r2, #8
 8006e80:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2201      	movs	r2, #1
 8006e86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e8a:	e003      	b.n	8006e94 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f7ff ffb4 	bl	8006e02 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	771a      	strb	r2, [r3, #28]
}
 8006ea0:	bf00      	nop
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d10b      	bne.n	8006ed8 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	69db      	ldr	r3, [r3, #28]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d136      	bne.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ed6:	e031      	b.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d10b      	bne.n	8006efa <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d125      	bne.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ef8:	e020      	b.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d10b      	bne.n	8006f1c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2204      	movs	r2, #4
 8006f08:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d114      	bne.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f1a:	e00f      	b.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d10a      	bne.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2208      	movs	r2, #8
 8006f2a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	69db      	ldr	r3, [r3, #28]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d103      	bne.n	8006f3c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f7ff ff42 	bl	8006dc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	771a      	strb	r2, [r3, #28]
}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f5c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d103      	bne.n	8006f70 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	771a      	strb	r2, [r3, #28]
 8006f6e:	e019      	b.n	8006fa4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d103      	bne.n	8006f82 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	771a      	strb	r2, [r3, #28]
 8006f80:	e010      	b.n	8006fa4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d103      	bne.n	8006f94 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2204      	movs	r2, #4
 8006f90:	771a      	strb	r2, [r3, #28]
 8006f92:	e007      	b.n	8006fa4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d102      	bne.n	8006fa4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f7ff ff18 	bl	8006dda <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	771a      	strb	r2, [r3, #28]
}
 8006fb0:	bf00      	nop
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a40      	ldr	r2, [pc, #256]	; (80070cc <TIM_Base_SetConfig+0x114>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d013      	beq.n	8006ff8 <TIM_Base_SetConfig+0x40>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fd6:	d00f      	beq.n	8006ff8 <TIM_Base_SetConfig+0x40>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a3d      	ldr	r2, [pc, #244]	; (80070d0 <TIM_Base_SetConfig+0x118>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d00b      	beq.n	8006ff8 <TIM_Base_SetConfig+0x40>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a3c      	ldr	r2, [pc, #240]	; (80070d4 <TIM_Base_SetConfig+0x11c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d007      	beq.n	8006ff8 <TIM_Base_SetConfig+0x40>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a3b      	ldr	r2, [pc, #236]	; (80070d8 <TIM_Base_SetConfig+0x120>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d003      	beq.n	8006ff8 <TIM_Base_SetConfig+0x40>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a3a      	ldr	r2, [pc, #232]	; (80070dc <TIM_Base_SetConfig+0x124>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d108      	bne.n	800700a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2f      	ldr	r2, [pc, #188]	; (80070cc <TIM_Base_SetConfig+0x114>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d02b      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007018:	d027      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a2c      	ldr	r2, [pc, #176]	; (80070d0 <TIM_Base_SetConfig+0x118>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d023      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a2b      	ldr	r2, [pc, #172]	; (80070d4 <TIM_Base_SetConfig+0x11c>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d01f      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a2a      	ldr	r2, [pc, #168]	; (80070d8 <TIM_Base_SetConfig+0x120>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d01b      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a29      	ldr	r2, [pc, #164]	; (80070dc <TIM_Base_SetConfig+0x124>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d017      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a28      	ldr	r2, [pc, #160]	; (80070e0 <TIM_Base_SetConfig+0x128>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d013      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a27      	ldr	r2, [pc, #156]	; (80070e4 <TIM_Base_SetConfig+0x12c>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00f      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a26      	ldr	r2, [pc, #152]	; (80070e8 <TIM_Base_SetConfig+0x130>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d00b      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a25      	ldr	r2, [pc, #148]	; (80070ec <TIM_Base_SetConfig+0x134>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d007      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a24      	ldr	r2, [pc, #144]	; (80070f0 <TIM_Base_SetConfig+0x138>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d003      	beq.n	800706a <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a23      	ldr	r2, [pc, #140]	; (80070f4 <TIM_Base_SetConfig+0x13c>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d108      	bne.n	800707c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	4313      	orrs	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	4313      	orrs	r3, r2
 8007088:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	689a      	ldr	r2, [r3, #8]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a0a      	ldr	r2, [pc, #40]	; (80070cc <TIM_Base_SetConfig+0x114>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d003      	beq.n	80070b0 <TIM_Base_SetConfig+0xf8>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a0c      	ldr	r2, [pc, #48]	; (80070dc <TIM_Base_SetConfig+0x124>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d103      	bne.n	80070b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	691a      	ldr	r2, [r3, #16]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	615a      	str	r2, [r3, #20]
}
 80070be:	bf00      	nop
 80070c0:	3714      	adds	r7, #20
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	40010000 	.word	0x40010000
 80070d0:	40000400 	.word	0x40000400
 80070d4:	40000800 	.word	0x40000800
 80070d8:	40000c00 	.word	0x40000c00
 80070dc:	40010400 	.word	0x40010400
 80070e0:	40014000 	.word	0x40014000
 80070e4:	40014400 	.word	0x40014400
 80070e8:	40014800 	.word	0x40014800
 80070ec:	40001800 	.word	0x40001800
 80070f0:	40001c00 	.word	0x40001c00
 80070f4:	40002000 	.word	0x40002000

080070f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f023 0201 	bic.w	r2, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 0303 	bic.w	r3, r3, #3
 800712e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f023 0302 	bic.w	r3, r3, #2
 8007140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	4313      	orrs	r3, r2
 800714a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a20      	ldr	r2, [pc, #128]	; (80071d0 <TIM_OC1_SetConfig+0xd8>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d003      	beq.n	800715c <TIM_OC1_SetConfig+0x64>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a1f      	ldr	r2, [pc, #124]	; (80071d4 <TIM_OC1_SetConfig+0xdc>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d10c      	bne.n	8007176 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	f023 0308 	bic.w	r3, r3, #8
 8007162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	697a      	ldr	r2, [r7, #20]
 800716a:	4313      	orrs	r3, r2
 800716c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f023 0304 	bic.w	r3, r3, #4
 8007174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a15      	ldr	r2, [pc, #84]	; (80071d0 <TIM_OC1_SetConfig+0xd8>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d003      	beq.n	8007186 <TIM_OC1_SetConfig+0x8e>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a14      	ldr	r2, [pc, #80]	; (80071d4 <TIM_OC1_SetConfig+0xdc>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d111      	bne.n	80071aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800718c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	621a      	str	r2, [r3, #32]
}
 80071c4:	bf00      	nop
 80071c6:	371c      	adds	r7, #28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr
 80071d0:	40010000 	.word	0x40010000
 80071d4:	40010400 	.word	0x40010400

080071d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	f023 0210 	bic.w	r2, r3, #16
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800720e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	021b      	lsls	r3, r3, #8
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	f023 0320 	bic.w	r3, r3, #32
 8007222:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	011b      	lsls	r3, r3, #4
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	4313      	orrs	r3, r2
 800722e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a22      	ldr	r2, [pc, #136]	; (80072bc <TIM_OC2_SetConfig+0xe4>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d003      	beq.n	8007240 <TIM_OC2_SetConfig+0x68>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a21      	ldr	r2, [pc, #132]	; (80072c0 <TIM_OC2_SetConfig+0xe8>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d10d      	bne.n	800725c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007246:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	4313      	orrs	r3, r2
 8007252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800725a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a17      	ldr	r2, [pc, #92]	; (80072bc <TIM_OC2_SetConfig+0xe4>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d003      	beq.n	800726c <TIM_OC2_SetConfig+0x94>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a16      	ldr	r2, [pc, #88]	; (80072c0 <TIM_OC2_SetConfig+0xe8>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d113      	bne.n	8007294 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007272:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800727a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	4313      	orrs	r3, r2
 8007286:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	4313      	orrs	r3, r2
 8007292:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	621a      	str	r2, [r3, #32]
}
 80072ae:	bf00      	nop
 80072b0:	371c      	adds	r7, #28
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	40010000 	.word	0x40010000
 80072c0:	40010400 	.word	0x40010400

080072c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b087      	sub	sp, #28
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a1b      	ldr	r3, [r3, #32]
 80072d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a1b      	ldr	r3, [r3, #32]
 80072de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	69db      	ldr	r3, [r3, #28]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f023 0303 	bic.w	r3, r3, #3
 80072fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	68fa      	ldr	r2, [r7, #12]
 8007302:	4313      	orrs	r3, r2
 8007304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800730c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	021b      	lsls	r3, r3, #8
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	4313      	orrs	r3, r2
 8007318:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a21      	ldr	r2, [pc, #132]	; (80073a4 <TIM_OC3_SetConfig+0xe0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d003      	beq.n	800732a <TIM_OC3_SetConfig+0x66>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	4a20      	ldr	r2, [pc, #128]	; (80073a8 <TIM_OC3_SetConfig+0xe4>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d10d      	bne.n	8007346 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	021b      	lsls	r3, r3, #8
 8007338:	697a      	ldr	r2, [r7, #20]
 800733a:	4313      	orrs	r3, r2
 800733c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a16      	ldr	r2, [pc, #88]	; (80073a4 <TIM_OC3_SetConfig+0xe0>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d003      	beq.n	8007356 <TIM_OC3_SetConfig+0x92>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a15      	ldr	r2, [pc, #84]	; (80073a8 <TIM_OC3_SetConfig+0xe4>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d113      	bne.n	800737e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800735c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	011b      	lsls	r3, r3, #4
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	4313      	orrs	r3, r2
 8007370:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	011b      	lsls	r3, r3, #4
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	4313      	orrs	r3, r2
 800737c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68fa      	ldr	r2, [r7, #12]
 8007388:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	685a      	ldr	r2, [r3, #4]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	697a      	ldr	r2, [r7, #20]
 8007396:	621a      	str	r2, [r3, #32]
}
 8007398:	bf00      	nop
 800739a:	371c      	adds	r7, #28
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr
 80073a4:	40010000 	.word	0x40010000
 80073a8:	40010400 	.word	0x40010400

080073ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b087      	sub	sp, #28
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	021b      	lsls	r3, r3, #8
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	031b      	lsls	r3, r3, #12
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	4313      	orrs	r3, r2
 8007402:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a12      	ldr	r2, [pc, #72]	; (8007450 <TIM_OC4_SetConfig+0xa4>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d003      	beq.n	8007414 <TIM_OC4_SetConfig+0x68>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a11      	ldr	r2, [pc, #68]	; (8007454 <TIM_OC4_SetConfig+0xa8>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d109      	bne.n	8007428 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800741a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	019b      	lsls	r3, r3, #6
 8007422:	697a      	ldr	r2, [r7, #20]
 8007424:	4313      	orrs	r3, r2
 8007426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	697a      	ldr	r2, [r7, #20]
 800742c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	621a      	str	r2, [r3, #32]
}
 8007442:	bf00      	nop
 8007444:	371c      	adds	r7, #28
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	40010000 	.word	0x40010000
 8007454:	40010400 	.word	0x40010400

08007458 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
 8007464:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	f023 0201 	bic.w	r2, r3, #1
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4a28      	ldr	r2, [pc, #160]	; (8007524 <TIM_TI1_SetConfig+0xcc>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d01b      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800748c:	d017      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a25      	ldr	r2, [pc, #148]	; (8007528 <TIM_TI1_SetConfig+0xd0>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d013      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4a24      	ldr	r2, [pc, #144]	; (800752c <TIM_TI1_SetConfig+0xd4>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d00f      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a23      	ldr	r2, [pc, #140]	; (8007530 <TIM_TI1_SetConfig+0xd8>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00b      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4a22      	ldr	r2, [pc, #136]	; (8007534 <TIM_TI1_SetConfig+0xdc>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d007      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	4a21      	ldr	r2, [pc, #132]	; (8007538 <TIM_TI1_SetConfig+0xe0>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d003      	beq.n	80074be <TIM_TI1_SetConfig+0x66>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	4a20      	ldr	r2, [pc, #128]	; (800753c <TIM_TI1_SetConfig+0xe4>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d101      	bne.n	80074c2 <TIM_TI1_SetConfig+0x6a>
 80074be:	2301      	movs	r3, #1
 80074c0:	e000      	b.n	80074c4 <TIM_TI1_SetConfig+0x6c>
 80074c2:	2300      	movs	r3, #0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d008      	beq.n	80074da <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	f023 0303 	bic.w	r3, r3, #3
 80074ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	e003      	b.n	80074e2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f043 0301 	orr.w	r3, r3, #1
 80074e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	011b      	lsls	r3, r3, #4
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f023 030a 	bic.w	r3, r3, #10
 80074fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f003 030a 	and.w	r3, r3, #10
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	4313      	orrs	r3, r2
 8007508:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	693a      	ldr	r2, [r7, #16]
 8007514:	621a      	str	r2, [r3, #32]
}
 8007516:	bf00      	nop
 8007518:	371c      	adds	r7, #28
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40010000 	.word	0x40010000
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	40000c00 	.word	0x40000c00
 8007534:	40010400 	.word	0x40010400
 8007538:	40014000 	.word	0x40014000
 800753c:	40001800 	.word	0x40001800

08007540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007540:	b480      	push	{r7}
 8007542:	b087      	sub	sp, #28
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6a1b      	ldr	r3, [r3, #32]
 8007556:	f023 0201 	bic.w	r2, r3, #1
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	699b      	ldr	r3, [r3, #24]
 8007562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800756a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	011b      	lsls	r3, r3, #4
 8007570:	693a      	ldr	r2, [r7, #16]
 8007572:	4313      	orrs	r3, r2
 8007574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	f023 030a 	bic.w	r3, r3, #10
 800757c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	4313      	orrs	r3, r2
 8007584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	621a      	str	r2, [r3, #32]
}
 8007592:	bf00      	nop
 8007594:	371c      	adds	r7, #28
 8007596:	46bd      	mov	sp, r7
 8007598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759c:	4770      	bx	lr

0800759e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800759e:	b480      	push	{r7}
 80075a0:	b087      	sub	sp, #28
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	60f8      	str	r0, [r7, #12]
 80075a6:	60b9      	str	r1, [r7, #8]
 80075a8:	607a      	str	r2, [r7, #4]
 80075aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6a1b      	ldr	r3, [r3, #32]
 80075b0:	f023 0210 	bic.w	r2, r3, #16
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	021b      	lsls	r3, r3, #8
 80075d0:	697a      	ldr	r2, [r7, #20]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	031b      	lsls	r3, r3, #12
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	011b      	lsls	r3, r3, #4
 80075f6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	621a      	str	r2, [r3, #32]
}
 800760c:	bf00      	nop
 800760e:	371c      	adds	r7, #28
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6a1b      	ldr	r3, [r3, #32]
 8007628:	f023 0210 	bic.w	r2, r3, #16
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6a1b      	ldr	r3, [r3, #32]
 800763a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007642:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	031b      	lsls	r3, r3, #12
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	4313      	orrs	r3, r2
 800764c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007654:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	011b      	lsls	r3, r3, #4
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	4313      	orrs	r3, r2
 800765e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	693a      	ldr	r2, [r7, #16]
 800766a:	621a      	str	r2, [r3, #32]
}
 800766c:	bf00      	nop
 800766e:	371c      	adds	r7, #28
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
 8007684:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6a1b      	ldr	r3, [r3, #32]
 800769c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f023 0303 	bic.w	r3, r3, #3
 80076a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	011b      	lsls	r3, r3, #4
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	4313      	orrs	r3, r2
 80076c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80076c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	693a      	ldr	r2, [r7, #16]
 80076e2:	621a      	str	r2, [r3, #32]
}
 80076e4:	bf00      	nop
 80076e6:	371c      	adds	r7, #28
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
 80076fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6a1b      	ldr	r3, [r3, #32]
 8007702:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800771c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	021b      	lsls	r3, r3, #8
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	4313      	orrs	r3, r2
 8007726:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800772e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	031b      	lsls	r3, r3, #12
 8007734:	b29b      	uxth	r3, r3
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007742:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	031b      	lsls	r3, r3, #12
 8007748:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800774c:	693a      	ldr	r2, [r7, #16]
 800774e:	4313      	orrs	r3, r2
 8007750:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	693a      	ldr	r2, [r7, #16]
 800775c:	621a      	str	r2, [r3, #32]
}
 800775e:	bf00      	nop
 8007760:	371c      	adds	r7, #28
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800776a:	b480      	push	{r7}
 800776c:	b085      	sub	sp, #20
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
 8007772:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007780:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	4313      	orrs	r3, r2
 8007788:	f043 0307 	orr.w	r3, r3, #7
 800778c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	609a      	str	r2, [r3, #8]
}
 8007794:	bf00      	nop
 8007796:	3714      	adds	r7, #20
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b087      	sub	sp, #28
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
 80077ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	021a      	lsls	r2, r3, #8
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	431a      	orrs	r2, r3
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	609a      	str	r2, [r3, #8]
}
 80077d4:	bf00      	nop
 80077d6:	371c      	adds	r7, #28
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	f003 031f 	and.w	r3, r3, #31
 80077f2:	2201      	movs	r2, #1
 80077f4:	fa02 f303 	lsl.w	r3, r2, r3
 80077f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6a1a      	ldr	r2, [r3, #32]
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	43db      	mvns	r3, r3
 8007802:	401a      	ands	r2, r3
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1a      	ldr	r2, [r3, #32]
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	f003 031f 	and.w	r3, r3, #31
 8007812:	6879      	ldr	r1, [r7, #4]
 8007814:	fa01 f303 	lsl.w	r3, r1, r3
 8007818:	431a      	orrs	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	621a      	str	r2, [r3, #32]
}
 800781e:	bf00      	nop
 8007820:	371c      	adds	r7, #28
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
	...

0800782c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800783c:	2b01      	cmp	r3, #1
 800783e:	d101      	bne.n	8007844 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007840:	2302      	movs	r3, #2
 8007842:	e05a      	b.n	80078fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800786a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	4313      	orrs	r3, r2
 8007874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a21      	ldr	r2, [pc, #132]	; (8007908 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d022      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007890:	d01d      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a1d      	ldr	r2, [pc, #116]	; (800790c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d018      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a1b      	ldr	r2, [pc, #108]	; (8007910 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d013      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a1a      	ldr	r2, [pc, #104]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00e      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a18      	ldr	r2, [pc, #96]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d009      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a17      	ldr	r2, [pc, #92]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d004      	beq.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a15      	ldr	r2, [pc, #84]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d10c      	bne.n	80078e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	68ba      	ldr	r2, [r7, #8]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40010000 	.word	0x40010000
 800790c:	40000400 	.word	0x40000400
 8007910:	40000800 	.word	0x40000800
 8007914:	40000c00 	.word	0x40000c00
 8007918:	40010400 	.word	0x40010400
 800791c:	40014000 	.word	0x40014000
 8007920:	40001800 	.word	0x40001800

08007924 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007938:	2b01      	cmp	r3, #1
 800793a:	d101      	bne.n	8007940 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800793c:	2302      	movs	r3, #2
 800793e:	e03d      	b.n	80079bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	4313      	orrs	r3, r2
 8007954:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	4313      	orrs	r3, r2
 8007962:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4313      	orrs	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	4313      	orrs	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	69db      	ldr	r3, [r3, #28]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079dc:	b480      	push	{r7}
 80079de:	b083      	sub	sp, #12
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d101      	bne.n	8007a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e03f      	b.n	8007a82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d106      	bne.n	8007a1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7fb fe3c 	bl	8003694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2224      	movs	r2, #36	; 0x24
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68da      	ldr	r2, [r3, #12]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 ff35 	bl	80088a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	691a      	ldr	r2, [r3, #16]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	695a      	ldr	r2, [r3, #20]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68da      	ldr	r2, [r3, #12]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2220      	movs	r2, #32
 8007a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3708      	adds	r7, #8
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}

08007a8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a8a:	b580      	push	{r7, lr}
 8007a8c:	b08a      	sub	sp, #40	; 0x28
 8007a8e:	af02      	add	r7, sp, #8
 8007a90:	60f8      	str	r0, [r7, #12]
 8007a92:	60b9      	str	r1, [r7, #8]
 8007a94:	603b      	str	r3, [r7, #0]
 8007a96:	4613      	mov	r3, r2
 8007a98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	2b20      	cmp	r3, #32
 8007aa8:	d17c      	bne.n	8007ba4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d002      	beq.n	8007ab6 <HAL_UART_Transmit+0x2c>
 8007ab0:	88fb      	ldrh	r3, [r7, #6]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e075      	b.n	8007ba6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d101      	bne.n	8007ac8 <HAL_UART_Transmit+0x3e>
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	e06e      	b.n	8007ba6 <HAL_UART_Transmit+0x11c>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2221      	movs	r2, #33	; 0x21
 8007ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ade:	f7fb fef9 	bl	80038d4 <HAL_GetTick>
 8007ae2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	88fa      	ldrh	r2, [r7, #6]
 8007ae8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	88fa      	ldrh	r2, [r7, #6]
 8007aee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007af8:	d108      	bne.n	8007b0c <HAL_UART_Transmit+0x82>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d104      	bne.n	8007b0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007b02:	2300      	movs	r3, #0
 8007b04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	61bb      	str	r3, [r7, #24]
 8007b0a:	e003      	b.n	8007b14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b10:	2300      	movs	r3, #0
 8007b12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007b1c:	e02a      	b.n	8007b74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	9300      	str	r3, [sp, #0]
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2200      	movs	r2, #0
 8007b26:	2180      	movs	r1, #128	; 0x80
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f000 fc4c 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d001      	beq.n	8007b38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007b34:	2303      	movs	r3, #3
 8007b36:	e036      	b.n	8007ba6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007b38:	69fb      	ldr	r3, [r7, #28]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d10b      	bne.n	8007b56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	881b      	ldrh	r3, [r3, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	3302      	adds	r3, #2
 8007b52:	61bb      	str	r3, [r7, #24]
 8007b54:	e007      	b.n	8007b66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	781a      	ldrb	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	3301      	adds	r3, #1
 8007b64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1cf      	bne.n	8007b1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	2200      	movs	r2, #0
 8007b86:	2140      	movs	r1, #64	; 0x40
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 fc1c 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d001      	beq.n	8007b98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e006      	b.n	8007ba6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e000      	b.n	8007ba6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ba4:	2302      	movs	r3, #2
  }
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3720      	adds	r7, #32
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b084      	sub	sp, #16
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b20      	cmp	r3, #32
 8007bc6:	d11d      	bne.n	8007c04 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d002      	beq.n	8007bd4 <HAL_UART_Receive_IT+0x26>
 8007bce:	88fb      	ldrh	r3, [r7, #6]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e016      	b.n	8007c06 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <HAL_UART_Receive_IT+0x38>
 8007be2:	2302      	movs	r3, #2
 8007be4:	e00f      	b.n	8007c06 <HAL_UART_Receive_IT+0x58>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007bf4:	88fb      	ldrh	r3, [r7, #6]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	68b9      	ldr	r1, [r7, #8]
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 fc51 	bl	80084a2 <UART_Start_Receive_IT>
 8007c00:	4603      	mov	r3, r0
 8007c02:	e000      	b.n	8007c06 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007c04:	2302      	movs	r3, #2
  }
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
	...

08007c10 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b08c      	sub	sp, #48	; 0x30
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b20      	cmp	r3, #32
 8007c28:	d165      	bne.n	8007cf6 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d002      	beq.n	8007c36 <HAL_UART_Transmit_DMA+0x26>
 8007c30:	88fb      	ldrh	r3, [r7, #6]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d101      	bne.n	8007c3a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	e05e      	b.n	8007cf8 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d101      	bne.n	8007c48 <HAL_UART_Transmit_DMA+0x38>
 8007c44:	2302      	movs	r3, #2
 8007c46:	e057      	b.n	8007cf8 <HAL_UART_Transmit_DMA+0xe8>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	88fa      	ldrh	r2, [r7, #6]
 8007c5a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	88fa      	ldrh	r2, [r7, #6]
 8007c60:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2221      	movs	r2, #33	; 0x21
 8007c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c74:	4a22      	ldr	r2, [pc, #136]	; (8007d00 <HAL_UART_Transmit_DMA+0xf0>)
 8007c76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c7c:	4a21      	ldr	r2, [pc, #132]	; (8007d04 <HAL_UART_Transmit_DMA+0xf4>)
 8007c7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c84:	4a20      	ldr	r2, [pc, #128]	; (8007d08 <HAL_UART_Transmit_DMA+0xf8>)
 8007c86:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007c90:	f107 0308 	add.w	r3, r7, #8
 8007c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9c:	6819      	ldr	r1, [r3, #0]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	88fb      	ldrh	r3, [r7, #6]
 8007ca8:	f7fc fe9e 	bl	80049e8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007cb4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	3314      	adds	r3, #20
 8007cc4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	617b      	str	r3, [r7, #20]
   return(result);
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3314      	adds	r3, #20
 8007cdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cde:	627a      	str	r2, [r7, #36]	; 0x24
 8007ce0:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	6a39      	ldr	r1, [r7, #32]
 8007ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e5      	bne.n	8007cbe <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	e000      	b.n	8007cf8 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007cf6:	2302      	movs	r3, #2
  }
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3730      	adds	r7, #48	; 0x30
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	0800827d 	.word	0x0800827d
 8007d04:	08008317 	.word	0x08008317
 8007d08:	08008333 	.word	0x08008333

08007d0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b0ba      	sub	sp, #232	; 0xe8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007d32:	2300      	movs	r3, #0
 8007d34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007d4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10f      	bne.n	8007d72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d56:	f003 0320 	and.w	r3, r3, #32
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d009      	beq.n	8007d72 <HAL_UART_IRQHandler+0x66>
 8007d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d62:	f003 0320 	and.w	r3, r3, #32
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d003      	beq.n	8007d72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 fcde 	bl	800872c <UART_Receive_IT>
      return;
 8007d70:	e256      	b.n	8008220 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 80de 	beq.w	8007f38 <HAL_UART_IRQHandler+0x22c>
 8007d7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d80:	f003 0301 	and.w	r3, r3, #1
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d106      	bne.n	8007d96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d8c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 80d1 	beq.w	8007f38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00b      	beq.n	8007dba <HAL_UART_IRQHandler+0xae>
 8007da2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d005      	beq.n	8007dba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db2:	f043 0201 	orr.w	r2, r3, #1
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dbe:	f003 0304 	and.w	r3, r3, #4
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00b      	beq.n	8007dde <HAL_UART_IRQHandler+0xd2>
 8007dc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dca:	f003 0301 	and.w	r3, r3, #1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d005      	beq.n	8007dde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd6:	f043 0202 	orr.w	r2, r3, #2
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00b      	beq.n	8007e02 <HAL_UART_IRQHandler+0xf6>
 8007dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dee:	f003 0301 	and.w	r3, r3, #1
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d005      	beq.n	8007e02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfa:	f043 0204 	orr.w	r2, r3, #4
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e06:	f003 0308 	and.w	r3, r3, #8
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d011      	beq.n	8007e32 <HAL_UART_IRQHandler+0x126>
 8007e0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e12:	f003 0320 	and.w	r3, r3, #32
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d105      	bne.n	8007e26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e1e:	f003 0301 	and.w	r3, r3, #1
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d005      	beq.n	8007e32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2a:	f043 0208 	orr.w	r2, r3, #8
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f000 81ed 	beq.w	8008216 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e40:	f003 0320 	and.w	r3, r3, #32
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d008      	beq.n	8007e5a <HAL_UART_IRQHandler+0x14e>
 8007e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e4c:	f003 0320 	and.w	r3, r3, #32
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 fc69 	bl	800872c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e64:	2b40      	cmp	r3, #64	; 0x40
 8007e66:	bf0c      	ite	eq
 8007e68:	2301      	moveq	r3, #1
 8007e6a:	2300      	movne	r3, #0
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e76:	f003 0308 	and.w	r3, r3, #8
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d103      	bne.n	8007e86 <HAL_UART_IRQHandler+0x17a>
 8007e7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d04f      	beq.n	8007f26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fb71 	bl	800856e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	695b      	ldr	r3, [r3, #20]
 8007e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e96:	2b40      	cmp	r3, #64	; 0x40
 8007e98:	d141      	bne.n	8007f1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3314      	adds	r3, #20
 8007ea0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007eb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007eb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	3314      	adds	r3, #20
 8007ec2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007ec6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007eca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ece:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007ed2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007ede:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1d9      	bne.n	8007e9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d013      	beq.n	8007f16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef2:	4a7d      	ldr	r2, [pc, #500]	; (80080e8 <HAL_UART_IRQHandler+0x3dc>)
 8007ef4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7fc fe3c 	bl	8004b78 <HAL_DMA_Abort_IT>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d016      	beq.n	8007f34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f10:	4610      	mov	r0, r2
 8007f12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f14:	e00e      	b.n	8007f34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 f99a 	bl	8008250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f1c:	e00a      	b.n	8007f34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 f996 	bl	8008250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f24:	e006      	b.n	8007f34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 f992 	bl	8008250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007f32:	e170      	b.n	8008216 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f34:	bf00      	nop
    return;
 8007f36:	e16e      	b.n	8008216 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	f040 814a 	bne.w	80081d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f46:	f003 0310 	and.w	r3, r3, #16
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f000 8143 	beq.w	80081d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f54:	f003 0310 	and.w	r3, r3, #16
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	f000 813c 	beq.w	80081d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f5e:	2300      	movs	r3, #0
 8007f60:	60bb      	str	r3, [r7, #8]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	60bb      	str	r3, [r7, #8]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	60bb      	str	r3, [r7, #8]
 8007f72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	695b      	ldr	r3, [r3, #20]
 8007f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f7e:	2b40      	cmp	r3, #64	; 0x40
 8007f80:	f040 80b4 	bne.w	80080ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f000 8140 	beq.w	800821a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	f080 8139 	bcs.w	800821a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007fae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fba:	f000 8088 	beq.w	80080ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	330c      	adds	r3, #12
 8007fc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007fcc:	e853 3f00 	ldrex	r3, [r3]
 8007fd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007fd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007fd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fdc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	330c      	adds	r3, #12
 8007fe6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007fea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007fee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ff6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ffa:	e841 2300 	strex	r3, r2, [r1]
 8007ffe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008002:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1d9      	bne.n	8007fbe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3314      	adds	r3, #20
 8008010:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800801a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800801c:	f023 0301 	bic.w	r3, r3, #1
 8008020:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	3314      	adds	r3, #20
 800802a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800802e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008032:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008036:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800803a:	e841 2300 	strex	r3, r2, [r1]
 800803e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008040:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1e1      	bne.n	800800a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3314      	adds	r3, #20
 800804c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008056:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008058:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800805c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	3314      	adds	r3, #20
 8008066:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800806a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800806c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008070:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008072:	e841 2300 	strex	r3, r2, [r1]
 8008076:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008078:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1e3      	bne.n	8008046 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2220      	movs	r2, #32
 8008082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	330c      	adds	r3, #12
 8008092:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008096:	e853 3f00 	ldrex	r3, [r3]
 800809a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800809c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800809e:	f023 0310 	bic.w	r3, r3, #16
 80080a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	330c      	adds	r3, #12
 80080ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80080b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80080b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80080b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80080b8:	e841 2300 	strex	r3, r2, [r1]
 80080bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80080be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1e3      	bne.n	800808c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fc fce5 	bl	8004a98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080d6:	b29b      	uxth	r3, r3
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	b29b      	uxth	r3, r3
 80080dc:	4619      	mov	r1, r3
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f8c0 	bl	8008264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080e4:	e099      	b.n	800821a <HAL_UART_IRQHandler+0x50e>
 80080e6:	bf00      	nop
 80080e8:	08008635 	.word	0x08008635
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008100:	b29b      	uxth	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 808b 	beq.w	800821e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008108:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800810c:	2b00      	cmp	r3, #0
 800810e:	f000 8086 	beq.w	800821e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	330c      	adds	r3, #12
 8008118:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811c:	e853 3f00 	ldrex	r3, [r3]
 8008120:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008124:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008128:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	330c      	adds	r3, #12
 8008132:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008136:	647a      	str	r2, [r7, #68]	; 0x44
 8008138:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800813c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e3      	bne.n	8008112 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3314      	adds	r3, #20
 8008150:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	623b      	str	r3, [r7, #32]
   return(result);
 800815a:	6a3b      	ldr	r3, [r7, #32]
 800815c:	f023 0301 	bic.w	r3, r3, #1
 8008160:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	3314      	adds	r3, #20
 800816a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800816e:	633a      	str	r2, [r7, #48]	; 0x30
 8008170:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008172:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008176:	e841 2300 	strex	r3, r2, [r1]
 800817a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800817c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1e3      	bne.n	800814a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2220      	movs	r2, #32
 8008186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	330c      	adds	r3, #12
 8008196:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	e853 3f00 	ldrex	r3, [r3]
 800819e:	60fb      	str	r3, [r7, #12]
   return(result);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f023 0310 	bic.w	r3, r3, #16
 80081a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	330c      	adds	r3, #12
 80081b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80081b4:	61fa      	str	r2, [r7, #28]
 80081b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	69b9      	ldr	r1, [r7, #24]
 80081ba:	69fa      	ldr	r2, [r7, #28]
 80081bc:	e841 2300 	strex	r3, r2, [r1]
 80081c0:	617b      	str	r3, [r7, #20]
   return(result);
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e3      	bne.n	8008190 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 f848 	bl	8008264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80081d4:	e023      	b.n	800821e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80081d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d009      	beq.n	80081f6 <HAL_UART_IRQHandler+0x4ea>
 80081e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d003      	beq.n	80081f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 fa34 	bl	800865c <UART_Transmit_IT>
    return;
 80081f4:	e014      	b.n	8008220 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00e      	beq.n	8008220 <HAL_UART_IRQHandler+0x514>
 8008202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800820a:	2b00      	cmp	r3, #0
 800820c:	d008      	beq.n	8008220 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 fa74 	bl	80086fc <UART_EndTransmit_IT>
    return;
 8008214:	e004      	b.n	8008220 <HAL_UART_IRQHandler+0x514>
    return;
 8008216:	bf00      	nop
 8008218:	e002      	b.n	8008220 <HAL_UART_IRQHandler+0x514>
      return;
 800821a:	bf00      	nop
 800821c:	e000      	b.n	8008220 <HAL_UART_IRQHandler+0x514>
      return;
 800821e:	bf00      	nop
  }
}
 8008220:	37e8      	adds	r7, #232	; 0xe8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop

08008228 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008230:	bf00      	nop
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008244:	bf00      	nop
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	460b      	mov	r3, r1
 800826e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008270:	bf00      	nop
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b090      	sub	sp, #64	; 0x40
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008288:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008294:	2b00      	cmp	r3, #0
 8008296:	d137      	bne.n	8008308 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800829a:	2200      	movs	r2, #0
 800829c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800829e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3314      	adds	r3, #20
 80082a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	623b      	str	r3, [r7, #32]
   return(result);
 80082ae:	6a3b      	ldr	r3, [r7, #32]
 80082b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80082b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3314      	adds	r3, #20
 80082bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082be:	633a      	str	r2, [r7, #48]	; 0x30
 80082c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082c6:	e841 2300 	strex	r3, r2, [r1]
 80082ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80082cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1e5      	bne.n	800829e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	330c      	adds	r3, #12
 80082d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082e8:	637b      	str	r3, [r7, #52]	; 0x34
 80082ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	330c      	adds	r3, #12
 80082f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082f2:	61fa      	str	r2, [r7, #28]
 80082f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f6:	69b9      	ldr	r1, [r7, #24]
 80082f8:	69fa      	ldr	r2, [r7, #28]
 80082fa:	e841 2300 	strex	r3, r2, [r1]
 80082fe:	617b      	str	r3, [r7, #20]
   return(result);
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1e5      	bne.n	80082d2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008306:	e002      	b.n	800830e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008308:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800830a:	f7ff ff8d 	bl	8008228 <HAL_UART_TxCpltCallback>
}
 800830e:	bf00      	nop
 8008310:	3740      	adds	r7, #64	; 0x40
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008322:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f7ff ff89 	bl	800823c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800832a:	bf00      	nop
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b084      	sub	sp, #16
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800833a:	2300      	movs	r3, #0
 800833c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800834e:	2b80      	cmp	r3, #128	; 0x80
 8008350:	bf0c      	ite	eq
 8008352:	2301      	moveq	r3, #1
 8008354:	2300      	movne	r3, #0
 8008356:	b2db      	uxtb	r3, r3
 8008358:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b21      	cmp	r3, #33	; 0x21
 8008364:	d108      	bne.n	8008378 <UART_DMAError+0x46>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d005      	beq.n	8008378 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	2200      	movs	r2, #0
 8008370:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008372:	68b8      	ldr	r0, [r7, #8]
 8008374:	f000 f8d3 	bl	800851e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008382:	2b40      	cmp	r3, #64	; 0x40
 8008384:	bf0c      	ite	eq
 8008386:	2301      	moveq	r3, #1
 8008388:	2300      	movne	r3, #0
 800838a:	b2db      	uxtb	r3, r3
 800838c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b22      	cmp	r3, #34	; 0x22
 8008398:	d108      	bne.n	80083ac <UART_DMAError+0x7a>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d005      	beq.n	80083ac <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2200      	movs	r2, #0
 80083a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80083a6:	68b8      	ldr	r0, [r7, #8]
 80083a8:	f000 f8e1 	bl	800856e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b0:	f043 0210 	orr.w	r2, r3, #16
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083b8:	68b8      	ldr	r0, [r7, #8]
 80083ba:	f7ff ff49 	bl	8008250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b090      	sub	sp, #64	; 0x40
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	603b      	str	r3, [r7, #0]
 80083d2:	4613      	mov	r3, r2
 80083d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083d6:	e050      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083de:	d04c      	beq.n	800847a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80083e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d007      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80083e6:	f7fb fa75 	bl	80038d4 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d241      	bcs.n	800847a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	330c      	adds	r3, #12
 80083fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008400:	e853 3f00 	ldrex	r3, [r3]
 8008404:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008408:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800840c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	330c      	adds	r3, #12
 8008414:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008416:	637a      	str	r2, [r7, #52]	; 0x34
 8008418:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800841c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800841e:	e841 2300 	strex	r3, r2, [r1]
 8008422:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1e5      	bne.n	80083f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	3314      	adds	r3, #20
 8008430:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	613b      	str	r3, [r7, #16]
   return(result);
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	f023 0301 	bic.w	r3, r3, #1
 8008440:	63bb      	str	r3, [r7, #56]	; 0x38
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800844a:	623a      	str	r2, [r7, #32]
 800844c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844e:	69f9      	ldr	r1, [r7, #28]
 8008450:	6a3a      	ldr	r2, [r7, #32]
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	61bb      	str	r3, [r7, #24]
   return(result);
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1e5      	bne.n	800842a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2220      	movs	r2, #32
 8008462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2220      	movs	r2, #32
 800846a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e00f      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	4013      	ands	r3, r2
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	429a      	cmp	r2, r3
 8008488:	bf0c      	ite	eq
 800848a:	2301      	moveq	r3, #1
 800848c:	2300      	movne	r3, #0
 800848e:	b2db      	uxtb	r3, r3
 8008490:	461a      	mov	r2, r3
 8008492:	79fb      	ldrb	r3, [r7, #7]
 8008494:	429a      	cmp	r2, r3
 8008496:	d09f      	beq.n	80083d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3740      	adds	r7, #64	; 0x40
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b085      	sub	sp, #20
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	4613      	mov	r3, r2
 80084ae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	68ba      	ldr	r2, [r7, #8]
 80084b4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	88fa      	ldrh	r2, [r7, #6]
 80084ba:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	88fa      	ldrh	r2, [r7, #6]
 80084c0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2200      	movs	r2, #0
 80084c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2222      	movs	r2, #34	; 0x22
 80084cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d007      	beq.n	80084f0 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68da      	ldr	r2, [r3, #12]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084ee:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	695a      	ldr	r2, [r3, #20]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f042 0201 	orr.w	r2, r2, #1
 80084fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68da      	ldr	r2, [r3, #12]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f042 0220 	orr.w	r2, r2, #32
 800850e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr

0800851e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800851e:	b480      	push	{r7}
 8008520:	b089      	sub	sp, #36	; 0x24
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	330c      	adds	r3, #12
 800852c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	e853 3f00 	ldrex	r3, [r3]
 8008534:	60bb      	str	r3, [r7, #8]
   return(result);
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800853c:	61fb      	str	r3, [r7, #28]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	330c      	adds	r3, #12
 8008544:	69fa      	ldr	r2, [r7, #28]
 8008546:	61ba      	str	r2, [r7, #24]
 8008548:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854a:	6979      	ldr	r1, [r7, #20]
 800854c:	69ba      	ldr	r2, [r7, #24]
 800854e:	e841 2300 	strex	r3, r2, [r1]
 8008552:	613b      	str	r3, [r7, #16]
   return(result);
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1e5      	bne.n	8008526 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2220      	movs	r2, #32
 800855e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008562:	bf00      	nop
 8008564:	3724      	adds	r7, #36	; 0x24
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800856e:	b480      	push	{r7}
 8008570:	b095      	sub	sp, #84	; 0x54
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	330c      	adds	r3, #12
 800857c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008580:	e853 3f00 	ldrex	r3, [r3]
 8008584:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008588:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800858c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008596:	643a      	str	r2, [r7, #64]	; 0x40
 8008598:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800859c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800859e:	e841 2300 	strex	r3, r2, [r1]
 80085a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1e5      	bne.n	8008576 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	3314      	adds	r3, #20
 80085b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b2:	6a3b      	ldr	r3, [r7, #32]
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80085ba:	69fb      	ldr	r3, [r7, #28]
 80085bc:	f023 0301 	bic.w	r3, r3, #1
 80085c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	3314      	adds	r3, #20
 80085c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80085cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e5      	bne.n	80085aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d119      	bne.n	800861a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	330c      	adds	r3, #12
 80085ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	e853 3f00 	ldrex	r3, [r3]
 80085f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	f023 0310 	bic.w	r3, r3, #16
 80085fc:	647b      	str	r3, [r7, #68]	; 0x44
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	330c      	adds	r3, #12
 8008604:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008606:	61ba      	str	r2, [r7, #24]
 8008608:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860a:	6979      	ldr	r1, [r7, #20]
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	e841 2300 	strex	r3, r2, [r1]
 8008612:	613b      	str	r3, [r7, #16]
   return(result);
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1e5      	bne.n	80085e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2220      	movs	r2, #32
 800861e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008628:	bf00      	nop
 800862a:	3754      	adds	r7, #84	; 0x54
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008640:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f7ff fdfe 	bl	8008250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008654:	bf00      	nop
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b21      	cmp	r3, #33	; 0x21
 800866e:	d13e      	bne.n	80086ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008678:	d114      	bne.n	80086a4 <UART_Transmit_IT+0x48>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d110      	bne.n	80086a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	881b      	ldrh	r3, [r3, #0]
 800868c:	461a      	mov	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008696:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	1c9a      	adds	r2, r3, #2
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	621a      	str	r2, [r3, #32]
 80086a2:	e008      	b.n	80086b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6a1b      	ldr	r3, [r3, #32]
 80086a8:	1c59      	adds	r1, r3, #1
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	6211      	str	r1, [r2, #32]
 80086ae:	781a      	ldrb	r2, [r3, #0]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	3b01      	subs	r3, #1
 80086be:	b29b      	uxth	r3, r3
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	4619      	mov	r1, r3
 80086c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d10f      	bne.n	80086ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68da      	ldr	r2, [r3, #12]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68da      	ldr	r2, [r3, #12]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80086ea:	2300      	movs	r3, #0
 80086ec:	e000      	b.n	80086f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80086ee:	2302      	movs	r3, #2
  }
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3714      	adds	r7, #20
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008712:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2220      	movs	r2, #32
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7ff fd83 	bl	8008228 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3708      	adds	r7, #8
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b08c      	sub	sp, #48	; 0x30
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800873a:	b2db      	uxtb	r3, r3
 800873c:	2b22      	cmp	r3, #34	; 0x22
 800873e:	f040 80ab 	bne.w	8008898 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800874a:	d117      	bne.n	800877c <UART_Receive_IT+0x50>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d113      	bne.n	800877c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008754:	2300      	movs	r3, #0
 8008756:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800875c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	b29b      	uxth	r3, r3
 8008766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800876a:	b29a      	uxth	r2, r3
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008774:	1c9a      	adds	r2, r3, #2
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	629a      	str	r2, [r3, #40]	; 0x28
 800877a:	e026      	b.n	80087ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008780:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008782:	2300      	movs	r3, #0
 8008784:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800878e:	d007      	beq.n	80087a0 <UART_Receive_IT+0x74>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10a      	bne.n	80087ae <UART_Receive_IT+0x82>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d106      	bne.n	80087ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	b2da      	uxtb	r2, r3
 80087a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087aa:	701a      	strb	r2, [r3, #0]
 80087ac:	e008      	b.n	80087c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087ba:	b2da      	uxtb	r2, r3
 80087bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087c4:	1c5a      	adds	r2, r3, #1
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	3b01      	subs	r3, #1
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	687a      	ldr	r2, [r7, #4]
 80087d6:	4619      	mov	r1, r3
 80087d8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d15a      	bne.n	8008894 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68da      	ldr	r2, [r3, #12]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 0220 	bic.w	r2, r2, #32
 80087ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68da      	ldr	r2, [r3, #12]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	695a      	ldr	r2, [r3, #20]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f022 0201 	bic.w	r2, r2, #1
 800880c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2220      	movs	r2, #32
 8008812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881a:	2b01      	cmp	r3, #1
 800881c:	d135      	bne.n	800888a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	330c      	adds	r3, #12
 800882a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	e853 3f00 	ldrex	r3, [r3]
 8008832:	613b      	str	r3, [r7, #16]
   return(result);
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	f023 0310 	bic.w	r3, r3, #16
 800883a:	627b      	str	r3, [r7, #36]	; 0x24
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	330c      	adds	r3, #12
 8008842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008844:	623a      	str	r2, [r7, #32]
 8008846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	69f9      	ldr	r1, [r7, #28]
 800884a:	6a3a      	ldr	r2, [r7, #32]
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	61bb      	str	r3, [r7, #24]
   return(result);
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e5      	bne.n	8008824 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 0310 	and.w	r3, r3, #16
 8008862:	2b10      	cmp	r3, #16
 8008864:	d10a      	bne.n	800887c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008866:	2300      	movs	r3, #0
 8008868:	60fb      	str	r3, [r7, #12]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	60fb      	str	r3, [r7, #12]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	60fb      	str	r3, [r7, #12]
 800887a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008880:	4619      	mov	r1, r3
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f7ff fcee 	bl	8008264 <HAL_UARTEx_RxEventCallback>
 8008888:	e002      	b.n	8008890 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7fa f91c 	bl	8002ac8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	e002      	b.n	800889a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008894:	2300      	movs	r3, #0
 8008896:	e000      	b.n	800889a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008898:	2302      	movs	r3, #2
  }
}
 800889a:	4618      	mov	r0, r3
 800889c:	3730      	adds	r7, #48	; 0x30
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088a8:	b0c0      	sub	sp, #256	; 0x100
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80088bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c0:	68d9      	ldr	r1, [r3, #12]
 80088c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	ea40 0301 	orr.w	r3, r0, r1
 80088cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80088ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088d2:	689a      	ldr	r2, [r3, #8]
 80088d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088d8:	691b      	ldr	r3, [r3, #16]
 80088da:	431a      	orrs	r2, r3
 80088dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	431a      	orrs	r2, r3
 80088e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80088f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80088fc:	f021 010c 	bic.w	r1, r1, #12
 8008900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800890a:	430b      	orrs	r3, r1
 800890c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800890e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800891a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800891e:	6999      	ldr	r1, [r3, #24]
 8008920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	ea40 0301 	orr.w	r3, r0, r1
 800892a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800892c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	4b8f      	ldr	r3, [pc, #572]	; (8008b70 <UART_SetConfig+0x2cc>)
 8008934:	429a      	cmp	r2, r3
 8008936:	d005      	beq.n	8008944 <UART_SetConfig+0xa0>
 8008938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	4b8d      	ldr	r3, [pc, #564]	; (8008b74 <UART_SetConfig+0x2d0>)
 8008940:	429a      	cmp	r2, r3
 8008942:	d104      	bne.n	800894e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008944:	f7fd f9e8 	bl	8005d18 <HAL_RCC_GetPCLK2Freq>
 8008948:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800894c:	e003      	b.n	8008956 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800894e:	f7fd f9cf 	bl	8005cf0 <HAL_RCC_GetPCLK1Freq>
 8008952:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008960:	f040 810c 	bne.w	8008b7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008964:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008968:	2200      	movs	r2, #0
 800896a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800896e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008972:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008976:	4622      	mov	r2, r4
 8008978:	462b      	mov	r3, r5
 800897a:	1891      	adds	r1, r2, r2
 800897c:	65b9      	str	r1, [r7, #88]	; 0x58
 800897e:	415b      	adcs	r3, r3
 8008980:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008982:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008986:	4621      	mov	r1, r4
 8008988:	eb12 0801 	adds.w	r8, r2, r1
 800898c:	4629      	mov	r1, r5
 800898e:	eb43 0901 	adc.w	r9, r3, r1
 8008992:	f04f 0200 	mov.w	r2, #0
 8008996:	f04f 0300 	mov.w	r3, #0
 800899a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800899e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80089a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80089a6:	4690      	mov	r8, r2
 80089a8:	4699      	mov	r9, r3
 80089aa:	4623      	mov	r3, r4
 80089ac:	eb18 0303 	adds.w	r3, r8, r3
 80089b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80089b4:	462b      	mov	r3, r5
 80089b6:	eb49 0303 	adc.w	r3, r9, r3
 80089ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80089be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80089ca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80089ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80089d2:	460b      	mov	r3, r1
 80089d4:	18db      	adds	r3, r3, r3
 80089d6:	653b      	str	r3, [r7, #80]	; 0x50
 80089d8:	4613      	mov	r3, r2
 80089da:	eb42 0303 	adc.w	r3, r2, r3
 80089de:	657b      	str	r3, [r7, #84]	; 0x54
 80089e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80089e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80089e8:	f7f8 f8de 	bl	8000ba8 <__aeabi_uldivmod>
 80089ec:	4602      	mov	r2, r0
 80089ee:	460b      	mov	r3, r1
 80089f0:	4b61      	ldr	r3, [pc, #388]	; (8008b78 <UART_SetConfig+0x2d4>)
 80089f2:	fba3 2302 	umull	r2, r3, r3, r2
 80089f6:	095b      	lsrs	r3, r3, #5
 80089f8:	011c      	lsls	r4, r3, #4
 80089fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089fe:	2200      	movs	r2, #0
 8008a00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a04:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008a08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008a0c:	4642      	mov	r2, r8
 8008a0e:	464b      	mov	r3, r9
 8008a10:	1891      	adds	r1, r2, r2
 8008a12:	64b9      	str	r1, [r7, #72]	; 0x48
 8008a14:	415b      	adcs	r3, r3
 8008a16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008a1c:	4641      	mov	r1, r8
 8008a1e:	eb12 0a01 	adds.w	sl, r2, r1
 8008a22:	4649      	mov	r1, r9
 8008a24:	eb43 0b01 	adc.w	fp, r3, r1
 8008a28:	f04f 0200 	mov.w	r2, #0
 8008a2c:	f04f 0300 	mov.w	r3, #0
 8008a30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008a34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008a38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a3c:	4692      	mov	sl, r2
 8008a3e:	469b      	mov	fp, r3
 8008a40:	4643      	mov	r3, r8
 8008a42:	eb1a 0303 	adds.w	r3, sl, r3
 8008a46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a4a:	464b      	mov	r3, r9
 8008a4c:	eb4b 0303 	adc.w	r3, fp, r3
 8008a50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008a60:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008a64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	18db      	adds	r3, r3, r3
 8008a6c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a6e:	4613      	mov	r3, r2
 8008a70:	eb42 0303 	adc.w	r3, r2, r3
 8008a74:	647b      	str	r3, [r7, #68]	; 0x44
 8008a76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008a7e:	f7f8 f893 	bl	8000ba8 <__aeabi_uldivmod>
 8008a82:	4602      	mov	r2, r0
 8008a84:	460b      	mov	r3, r1
 8008a86:	4611      	mov	r1, r2
 8008a88:	4b3b      	ldr	r3, [pc, #236]	; (8008b78 <UART_SetConfig+0x2d4>)
 8008a8a:	fba3 2301 	umull	r2, r3, r3, r1
 8008a8e:	095b      	lsrs	r3, r3, #5
 8008a90:	2264      	movs	r2, #100	; 0x64
 8008a92:	fb02 f303 	mul.w	r3, r2, r3
 8008a96:	1acb      	subs	r3, r1, r3
 8008a98:	00db      	lsls	r3, r3, #3
 8008a9a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008a9e:	4b36      	ldr	r3, [pc, #216]	; (8008b78 <UART_SetConfig+0x2d4>)
 8008aa0:	fba3 2302 	umull	r2, r3, r3, r2
 8008aa4:	095b      	lsrs	r3, r3, #5
 8008aa6:	005b      	lsls	r3, r3, #1
 8008aa8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008aac:	441c      	add	r4, r3
 8008aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008ab8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008abc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008ac0:	4642      	mov	r2, r8
 8008ac2:	464b      	mov	r3, r9
 8008ac4:	1891      	adds	r1, r2, r2
 8008ac6:	63b9      	str	r1, [r7, #56]	; 0x38
 8008ac8:	415b      	adcs	r3, r3
 8008aca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008acc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008ad0:	4641      	mov	r1, r8
 8008ad2:	1851      	adds	r1, r2, r1
 8008ad4:	6339      	str	r1, [r7, #48]	; 0x30
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	414b      	adcs	r3, r1
 8008ada:	637b      	str	r3, [r7, #52]	; 0x34
 8008adc:	f04f 0200 	mov.w	r2, #0
 8008ae0:	f04f 0300 	mov.w	r3, #0
 8008ae4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008ae8:	4659      	mov	r1, fp
 8008aea:	00cb      	lsls	r3, r1, #3
 8008aec:	4651      	mov	r1, sl
 8008aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008af2:	4651      	mov	r1, sl
 8008af4:	00ca      	lsls	r2, r1, #3
 8008af6:	4610      	mov	r0, r2
 8008af8:	4619      	mov	r1, r3
 8008afa:	4603      	mov	r3, r0
 8008afc:	4642      	mov	r2, r8
 8008afe:	189b      	adds	r3, r3, r2
 8008b00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008b04:	464b      	mov	r3, r9
 8008b06:	460a      	mov	r2, r1
 8008b08:	eb42 0303 	adc.w	r3, r2, r3
 8008b0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008b1c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008b20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008b24:	460b      	mov	r3, r1
 8008b26:	18db      	adds	r3, r3, r3
 8008b28:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	eb42 0303 	adc.w	r3, r2, r3
 8008b30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008b36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008b3a:	f7f8 f835 	bl	8000ba8 <__aeabi_uldivmod>
 8008b3e:	4602      	mov	r2, r0
 8008b40:	460b      	mov	r3, r1
 8008b42:	4b0d      	ldr	r3, [pc, #52]	; (8008b78 <UART_SetConfig+0x2d4>)
 8008b44:	fba3 1302 	umull	r1, r3, r3, r2
 8008b48:	095b      	lsrs	r3, r3, #5
 8008b4a:	2164      	movs	r1, #100	; 0x64
 8008b4c:	fb01 f303 	mul.w	r3, r1, r3
 8008b50:	1ad3      	subs	r3, r2, r3
 8008b52:	00db      	lsls	r3, r3, #3
 8008b54:	3332      	adds	r3, #50	; 0x32
 8008b56:	4a08      	ldr	r2, [pc, #32]	; (8008b78 <UART_SetConfig+0x2d4>)
 8008b58:	fba2 2303 	umull	r2, r3, r2, r3
 8008b5c:	095b      	lsrs	r3, r3, #5
 8008b5e:	f003 0207 	and.w	r2, r3, #7
 8008b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4422      	add	r2, r4
 8008b6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b6c:	e105      	b.n	8008d7a <UART_SetConfig+0x4d6>
 8008b6e:	bf00      	nop
 8008b70:	40011000 	.word	0x40011000
 8008b74:	40011400 	.word	0x40011400
 8008b78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b80:	2200      	movs	r2, #0
 8008b82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008b86:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008b8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008b8e:	4642      	mov	r2, r8
 8008b90:	464b      	mov	r3, r9
 8008b92:	1891      	adds	r1, r2, r2
 8008b94:	6239      	str	r1, [r7, #32]
 8008b96:	415b      	adcs	r3, r3
 8008b98:	627b      	str	r3, [r7, #36]	; 0x24
 8008b9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b9e:	4641      	mov	r1, r8
 8008ba0:	1854      	adds	r4, r2, r1
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	eb43 0501 	adc.w	r5, r3, r1
 8008ba8:	f04f 0200 	mov.w	r2, #0
 8008bac:	f04f 0300 	mov.w	r3, #0
 8008bb0:	00eb      	lsls	r3, r5, #3
 8008bb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008bb6:	00e2      	lsls	r2, r4, #3
 8008bb8:	4614      	mov	r4, r2
 8008bba:	461d      	mov	r5, r3
 8008bbc:	4643      	mov	r3, r8
 8008bbe:	18e3      	adds	r3, r4, r3
 8008bc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008bc4:	464b      	mov	r3, r9
 8008bc6:	eb45 0303 	adc.w	r3, r5, r3
 8008bca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008bce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008bda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008bde:	f04f 0200 	mov.w	r2, #0
 8008be2:	f04f 0300 	mov.w	r3, #0
 8008be6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008bea:	4629      	mov	r1, r5
 8008bec:	008b      	lsls	r3, r1, #2
 8008bee:	4621      	mov	r1, r4
 8008bf0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	008a      	lsls	r2, r1, #2
 8008bf8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008bfc:	f7f7 ffd4 	bl	8000ba8 <__aeabi_uldivmod>
 8008c00:	4602      	mov	r2, r0
 8008c02:	460b      	mov	r3, r1
 8008c04:	4b60      	ldr	r3, [pc, #384]	; (8008d88 <UART_SetConfig+0x4e4>)
 8008c06:	fba3 2302 	umull	r2, r3, r3, r2
 8008c0a:	095b      	lsrs	r3, r3, #5
 8008c0c:	011c      	lsls	r4, r3, #4
 8008c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c12:	2200      	movs	r2, #0
 8008c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008c1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008c20:	4642      	mov	r2, r8
 8008c22:	464b      	mov	r3, r9
 8008c24:	1891      	adds	r1, r2, r2
 8008c26:	61b9      	str	r1, [r7, #24]
 8008c28:	415b      	adcs	r3, r3
 8008c2a:	61fb      	str	r3, [r7, #28]
 8008c2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c30:	4641      	mov	r1, r8
 8008c32:	1851      	adds	r1, r2, r1
 8008c34:	6139      	str	r1, [r7, #16]
 8008c36:	4649      	mov	r1, r9
 8008c38:	414b      	adcs	r3, r1
 8008c3a:	617b      	str	r3, [r7, #20]
 8008c3c:	f04f 0200 	mov.w	r2, #0
 8008c40:	f04f 0300 	mov.w	r3, #0
 8008c44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c48:	4659      	mov	r1, fp
 8008c4a:	00cb      	lsls	r3, r1, #3
 8008c4c:	4651      	mov	r1, sl
 8008c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c52:	4651      	mov	r1, sl
 8008c54:	00ca      	lsls	r2, r1, #3
 8008c56:	4610      	mov	r0, r2
 8008c58:	4619      	mov	r1, r3
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	4642      	mov	r2, r8
 8008c5e:	189b      	adds	r3, r3, r2
 8008c60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c64:	464b      	mov	r3, r9
 8008c66:	460a      	mov	r2, r1
 8008c68:	eb42 0303 	adc.w	r3, r2, r3
 8008c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	67bb      	str	r3, [r7, #120]	; 0x78
 8008c7a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008c7c:	f04f 0200 	mov.w	r2, #0
 8008c80:	f04f 0300 	mov.w	r3, #0
 8008c84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008c88:	4649      	mov	r1, r9
 8008c8a:	008b      	lsls	r3, r1, #2
 8008c8c:	4641      	mov	r1, r8
 8008c8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c92:	4641      	mov	r1, r8
 8008c94:	008a      	lsls	r2, r1, #2
 8008c96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008c9a:	f7f7 ff85 	bl	8000ba8 <__aeabi_uldivmod>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	4b39      	ldr	r3, [pc, #228]	; (8008d88 <UART_SetConfig+0x4e4>)
 8008ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ca8:	095b      	lsrs	r3, r3, #5
 8008caa:	2164      	movs	r1, #100	; 0x64
 8008cac:	fb01 f303 	mul.w	r3, r1, r3
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	011b      	lsls	r3, r3, #4
 8008cb4:	3332      	adds	r3, #50	; 0x32
 8008cb6:	4a34      	ldr	r2, [pc, #208]	; (8008d88 <UART_SetConfig+0x4e4>)
 8008cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cbc:	095b      	lsrs	r3, r3, #5
 8008cbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cc2:	441c      	add	r4, r3
 8008cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cc8:	2200      	movs	r2, #0
 8008cca:	673b      	str	r3, [r7, #112]	; 0x70
 8008ccc:	677a      	str	r2, [r7, #116]	; 0x74
 8008cce:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008cd2:	4642      	mov	r2, r8
 8008cd4:	464b      	mov	r3, r9
 8008cd6:	1891      	adds	r1, r2, r2
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	415b      	adcs	r3, r3
 8008cdc:	60fb      	str	r3, [r7, #12]
 8008cde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ce2:	4641      	mov	r1, r8
 8008ce4:	1851      	adds	r1, r2, r1
 8008ce6:	6039      	str	r1, [r7, #0]
 8008ce8:	4649      	mov	r1, r9
 8008cea:	414b      	adcs	r3, r1
 8008cec:	607b      	str	r3, [r7, #4]
 8008cee:	f04f 0200 	mov.w	r2, #0
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008cfa:	4659      	mov	r1, fp
 8008cfc:	00cb      	lsls	r3, r1, #3
 8008cfe:	4651      	mov	r1, sl
 8008d00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d04:	4651      	mov	r1, sl
 8008d06:	00ca      	lsls	r2, r1, #3
 8008d08:	4610      	mov	r0, r2
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	4642      	mov	r2, r8
 8008d10:	189b      	adds	r3, r3, r2
 8008d12:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d14:	464b      	mov	r3, r9
 8008d16:	460a      	mov	r2, r1
 8008d18:	eb42 0303 	adc.w	r3, r2, r3
 8008d1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	2200      	movs	r2, #0
 8008d26:	663b      	str	r3, [r7, #96]	; 0x60
 8008d28:	667a      	str	r2, [r7, #100]	; 0x64
 8008d2a:	f04f 0200 	mov.w	r2, #0
 8008d2e:	f04f 0300 	mov.w	r3, #0
 8008d32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008d36:	4649      	mov	r1, r9
 8008d38:	008b      	lsls	r3, r1, #2
 8008d3a:	4641      	mov	r1, r8
 8008d3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d40:	4641      	mov	r1, r8
 8008d42:	008a      	lsls	r2, r1, #2
 8008d44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008d48:	f7f7 ff2e 	bl	8000ba8 <__aeabi_uldivmod>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4b0d      	ldr	r3, [pc, #52]	; (8008d88 <UART_SetConfig+0x4e4>)
 8008d52:	fba3 1302 	umull	r1, r3, r3, r2
 8008d56:	095b      	lsrs	r3, r3, #5
 8008d58:	2164      	movs	r1, #100	; 0x64
 8008d5a:	fb01 f303 	mul.w	r3, r1, r3
 8008d5e:	1ad3      	subs	r3, r2, r3
 8008d60:	011b      	lsls	r3, r3, #4
 8008d62:	3332      	adds	r3, #50	; 0x32
 8008d64:	4a08      	ldr	r2, [pc, #32]	; (8008d88 <UART_SetConfig+0x4e4>)
 8008d66:	fba2 2303 	umull	r2, r3, r2, r3
 8008d6a:	095b      	lsrs	r3, r3, #5
 8008d6c:	f003 020f 	and.w	r2, r3, #15
 8008d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4422      	add	r2, r4
 8008d78:	609a      	str	r2, [r3, #8]
}
 8008d7a:	bf00      	nop
 8008d7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008d80:	46bd      	mov	sp, r7
 8008d82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d86:	bf00      	nop
 8008d88:	51eb851f 	.word	0x51eb851f

08008d8c <__NVIC_SetPriority>:
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	4603      	mov	r3, r0
 8008d94:	6039      	str	r1, [r7, #0]
 8008d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	db0a      	blt.n	8008db6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	b2da      	uxtb	r2, r3
 8008da4:	490c      	ldr	r1, [pc, #48]	; (8008dd8 <__NVIC_SetPriority+0x4c>)
 8008da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008daa:	0112      	lsls	r2, r2, #4
 8008dac:	b2d2      	uxtb	r2, r2
 8008dae:	440b      	add	r3, r1
 8008db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008db4:	e00a      	b.n	8008dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	b2da      	uxtb	r2, r3
 8008dba:	4908      	ldr	r1, [pc, #32]	; (8008ddc <__NVIC_SetPriority+0x50>)
 8008dbc:	79fb      	ldrb	r3, [r7, #7]
 8008dbe:	f003 030f 	and.w	r3, r3, #15
 8008dc2:	3b04      	subs	r3, #4
 8008dc4:	0112      	lsls	r2, r2, #4
 8008dc6:	b2d2      	uxtb	r2, r2
 8008dc8:	440b      	add	r3, r1
 8008dca:	761a      	strb	r2, [r3, #24]
}
 8008dcc:	bf00      	nop
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	e000e100 	.word	0xe000e100
 8008ddc:	e000ed00 	.word	0xe000ed00

08008de0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008de0:	b580      	push	{r7, lr}
 8008de2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008de4:	4b05      	ldr	r3, [pc, #20]	; (8008dfc <SysTick_Handler+0x1c>)
 8008de6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008de8:	f002 f844 	bl	800ae74 <xTaskGetSchedulerState>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d001      	beq.n	8008df6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008df2:	f003 f831 	bl	800be58 <xPortSysTickHandler>
  }
}
 8008df6:	bf00      	nop
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	e000e010 	.word	0xe000e010

08008e00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e00:	b580      	push	{r7, lr}
 8008e02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e04:	2100      	movs	r1, #0
 8008e06:	f06f 0004 	mvn.w	r0, #4
 8008e0a:	f7ff ffbf 	bl	8008d8c <__NVIC_SetPriority>
#endif
}
 8008e0e:	bf00      	nop
 8008e10:	bd80      	pop	{r7, pc}
	...

08008e14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e1a:	f3ef 8305 	mrs	r3, IPSR
 8008e1e:	603b      	str	r3, [r7, #0]
  return(result);
 8008e20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d003      	beq.n	8008e2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008e26:	f06f 0305 	mvn.w	r3, #5
 8008e2a:	607b      	str	r3, [r7, #4]
 8008e2c:	e00c      	b.n	8008e48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008e2e:	4b0a      	ldr	r3, [pc, #40]	; (8008e58 <osKernelInitialize+0x44>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d105      	bne.n	8008e42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008e36:	4b08      	ldr	r3, [pc, #32]	; (8008e58 <osKernelInitialize+0x44>)
 8008e38:	2201      	movs	r2, #1
 8008e3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	607b      	str	r3, [r7, #4]
 8008e40:	e002      	b.n	8008e48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008e42:	f04f 33ff 	mov.w	r3, #4294967295
 8008e46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008e48:	687b      	ldr	r3, [r7, #4]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	370c      	adds	r7, #12
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	20000ad4 	.word	0x20000ad4

08008e5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e62:	f3ef 8305 	mrs	r3, IPSR
 8008e66:	603b      	str	r3, [r7, #0]
  return(result);
 8008e68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d003      	beq.n	8008e76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008e6e:	f06f 0305 	mvn.w	r3, #5
 8008e72:	607b      	str	r3, [r7, #4]
 8008e74:	e010      	b.n	8008e98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008e76:	4b0b      	ldr	r3, [pc, #44]	; (8008ea4 <osKernelStart+0x48>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d109      	bne.n	8008e92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008e7e:	f7ff ffbf 	bl	8008e00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008e82:	4b08      	ldr	r3, [pc, #32]	; (8008ea4 <osKernelStart+0x48>)
 8008e84:	2202      	movs	r2, #2
 8008e86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008e88:	f001 fb86 	bl	800a598 <vTaskStartScheduler>
      stat = osOK;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	607b      	str	r3, [r7, #4]
 8008e90:	e002      	b.n	8008e98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008e92:	f04f 33ff 	mov.w	r3, #4294967295
 8008e96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008e98:	687b      	ldr	r3, [r7, #4]
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	20000ad4 	.word	0x20000ad4

08008ea8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008eae:	f3ef 8305 	mrs	r3, IPSR
 8008eb2:	603b      	str	r3, [r7, #0]
  return(result);
 8008eb4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d003      	beq.n	8008ec2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008eba:	f001 fc99 	bl	800a7f0 <xTaskGetTickCountFromISR>
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	e002      	b.n	8008ec8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008ec2:	f001 fc85 	bl	800a7d0 <xTaskGetTickCount>
 8008ec6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008ec8:	687b      	ldr	r3, [r7, #4]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3708      	adds	r7, #8
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b08e      	sub	sp, #56	; 0x38
 8008ed6:	af04      	add	r7, sp, #16
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	60b9      	str	r1, [r7, #8]
 8008edc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ee2:	f3ef 8305 	mrs	r3, IPSR
 8008ee6:	617b      	str	r3, [r7, #20]
  return(result);
 8008ee8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d17e      	bne.n	8008fec <osThreadNew+0x11a>
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d07b      	beq.n	8008fec <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008ef4:	2380      	movs	r3, #128	; 0x80
 8008ef6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008ef8:	2318      	movs	r3, #24
 8008efa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008efc:	2300      	movs	r3, #0
 8008efe:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008f00:	f04f 33ff 	mov.w	r3, #4294967295
 8008f04:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d045      	beq.n	8008f98 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <osThreadNew+0x48>
        name = attr->name;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d002      	beq.n	8008f28 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d008      	beq.n	8008f40 <osThreadNew+0x6e>
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	2b38      	cmp	r3, #56	; 0x38
 8008f32:	d805      	bhi.n	8008f40 <osThreadNew+0x6e>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	f003 0301 	and.w	r3, r3, #1
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d001      	beq.n	8008f44 <osThreadNew+0x72>
        return (NULL);
 8008f40:	2300      	movs	r3, #0
 8008f42:	e054      	b.n	8008fee <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	695b      	ldr	r3, [r3, #20]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d003      	beq.n	8008f54 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	089b      	lsrs	r3, r3, #2
 8008f52:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d00e      	beq.n	8008f7a <osThreadNew+0xa8>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	2bbb      	cmp	r3, #187	; 0xbb
 8008f62:	d90a      	bls.n	8008f7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d006      	beq.n	8008f7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	695b      	ldr	r3, [r3, #20]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d002      	beq.n	8008f7a <osThreadNew+0xa8>
        mem = 1;
 8008f74:	2301      	movs	r3, #1
 8008f76:	61bb      	str	r3, [r7, #24]
 8008f78:	e010      	b.n	8008f9c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d10c      	bne.n	8008f9c <osThreadNew+0xca>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d108      	bne.n	8008f9c <osThreadNew+0xca>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d104      	bne.n	8008f9c <osThreadNew+0xca>
          mem = 0;
 8008f92:	2300      	movs	r3, #0
 8008f94:	61bb      	str	r3, [r7, #24]
 8008f96:	e001      	b.n	8008f9c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008f9c:	69bb      	ldr	r3, [r7, #24]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d110      	bne.n	8008fc4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008faa:	9202      	str	r2, [sp, #8]
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	6a3a      	ldr	r2, [r7, #32]
 8008fb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f001 f883 	bl	800a0c4 <xTaskCreateStatic>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	613b      	str	r3, [r7, #16]
 8008fc2:	e013      	b.n	8008fec <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d110      	bne.n	8008fec <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008fca:	6a3b      	ldr	r3, [r7, #32]
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	f107 0310 	add.w	r3, r7, #16
 8008fd2:	9301      	str	r3, [sp, #4]
 8008fd4:	69fb      	ldr	r3, [r7, #28]
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f001 f8ce 	bl	800a17e <xTaskCreate>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d001      	beq.n	8008fec <osThreadNew+0x11a>
            hTask = NULL;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008fec:	693b      	ldr	r3, [r7, #16]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3728      	adds	r7, #40	; 0x28
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af02      	add	r7, sp, #8
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d002      	beq.n	8009012 <osThreadFlagsSet+0x1a>
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	2b00      	cmp	r3, #0
 8009010:	da03      	bge.n	800901a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8009012:	f06f 0303 	mvn.w	r3, #3
 8009016:	60fb      	str	r3, [r7, #12]
 8009018:	e035      	b.n	8009086 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800901a:	f04f 33ff 	mov.w	r3, #4294967295
 800901e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009020:	f3ef 8305 	mrs	r3, IPSR
 8009024:	613b      	str	r3, [r7, #16]
  return(result);
 8009026:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009028:	2b00      	cmp	r3, #0
 800902a:	d01f      	beq.n	800906c <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800902c:	2300      	movs	r3, #0
 800902e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009030:	f107 0308 	add.w	r3, r7, #8
 8009034:	9300      	str	r3, [sp, #0]
 8009036:	2300      	movs	r3, #0
 8009038:	2201      	movs	r2, #1
 800903a:	6839      	ldr	r1, [r7, #0]
 800903c:	6978      	ldr	r0, [r7, #20]
 800903e:	f002 f8c3 	bl	800b1c8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8009042:	f107 030c 	add.w	r3, r7, #12
 8009046:	2200      	movs	r2, #0
 8009048:	9200      	str	r2, [sp, #0]
 800904a:	2200      	movs	r2, #0
 800904c:	2100      	movs	r1, #0
 800904e:	6978      	ldr	r0, [r7, #20]
 8009050:	f002 f8ba 	bl	800b1c8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d015      	beq.n	8009086 <osThreadFlagsSet+0x8e>
 800905a:	4b0d      	ldr	r3, [pc, #52]	; (8009090 <osThreadFlagsSet+0x98>)
 800905c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	f3bf 8f4f 	dsb	sy
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	e00c      	b.n	8009086 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800906c:	2300      	movs	r3, #0
 800906e:	2201      	movs	r2, #1
 8009070:	6839      	ldr	r1, [r7, #0]
 8009072:	6978      	ldr	r0, [r7, #20]
 8009074:	f001 ffea 	bl	800b04c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009078:	f107 030c 	add.w	r3, r7, #12
 800907c:	2200      	movs	r2, #0
 800907e:	2100      	movs	r1, #0
 8009080:	6978      	ldr	r0, [r7, #20]
 8009082:	f001 ffe3 	bl	800b04c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8009086:	68fb      	ldr	r3, [r7, #12]
}
 8009088:	4618      	mov	r0, r3
 800908a:	3718      	adds	r7, #24
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	e000ed04 	.word	0xe000ed04

08009094 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009094:	b580      	push	{r7, lr}
 8009096:	b08c      	sub	sp, #48	; 0x30
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090a0:	f3ef 8305 	mrs	r3, IPSR
 80090a4:	617b      	str	r3, [r7, #20]
  return(result);
 80090a6:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d003      	beq.n	80090b4 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80090ac:	f06f 0305 	mvn.w	r3, #5
 80090b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090b2:	e06b      	b.n	800918c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	da03      	bge.n	80090c2 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80090ba:	f06f 0303 	mvn.w	r3, #3
 80090be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090c0:	e064      	b.n	800918c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	f003 0302 	and.w	r3, r3, #2
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 80090cc:	2300      	movs	r3, #0
 80090ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80090d0:	e001      	b.n	80090d6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 80090d6:	2300      	movs	r3, #0
 80090d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 80090de:	f001 fb77 	bl	800a7d0 <xTaskGetTickCount>
 80090e2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80090e4:	f107 0210 	add.w	r2, r7, #16
 80090e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090ec:	2000      	movs	r0, #0
 80090ee:	f001 ff4d 	bl	800af8c <xTaskNotifyWait>
 80090f2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d137      	bne.n	800916a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 80090fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	4013      	ands	r3, r2
 8009100:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009106:	4313      	orrs	r3, r2
 8009108:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	f003 0301 	and.w	r3, r3, #1
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00c      	beq.n	800912e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009118:	4013      	ands	r3, r2
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	429a      	cmp	r2, r3
 800911e:	d032      	beq.n	8009186 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d10f      	bne.n	8009146 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009126:	f06f 0302 	mvn.w	r3, #2
 800912a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800912c:	e02e      	b.n	800918c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800912e:	68fa      	ldr	r2, [r7, #12]
 8009130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009132:	4013      	ands	r3, r2
 8009134:	2b00      	cmp	r3, #0
 8009136:	d128      	bne.n	800918a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d103      	bne.n	8009146 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800913e:	f06f 0302 	mvn.w	r3, #2
 8009142:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8009144:	e022      	b.n	800918c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8009146:	f001 fb43 	bl	800a7d0 <xTaskGetTickCount>
 800914a:	4602      	mov	r2, r0
 800914c:	6a3b      	ldr	r3, [r7, #32]
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8009152:	69ba      	ldr	r2, [r7, #24]
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	429a      	cmp	r2, r3
 8009158:	d902      	bls.n	8009160 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800915a:	2300      	movs	r3, #0
 800915c:	627b      	str	r3, [r7, #36]	; 0x24
 800915e:	e00e      	b.n	800917e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8009160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	1ad3      	subs	r3, r2, r3
 8009166:	627b      	str	r3, [r7, #36]	; 0x24
 8009168:	e009      	b.n	800917e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d103      	bne.n	8009178 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8009170:	f06f 0302 	mvn.w	r3, #2
 8009174:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009176:	e002      	b.n	800917e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009178:	f06f 0301 	mvn.w	r3, #1
 800917c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1af      	bne.n	80090e4 <osThreadFlagsWait+0x50>
 8009184:	e002      	b.n	800918c <osThreadFlagsWait+0xf8>
            break;
 8009186:	bf00      	nop
 8009188:	e000      	b.n	800918c <osThreadFlagsWait+0xf8>
            break;
 800918a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800918c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800918e:	4618      	mov	r0, r3
 8009190:	3730      	adds	r7, #48	; 0x30
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009196:	b580      	push	{r7, lr}
 8009198:	b084      	sub	sp, #16
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800919e:	f3ef 8305 	mrs	r3, IPSR
 80091a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80091a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d003      	beq.n	80091b2 <osDelay+0x1c>
    stat = osErrorISR;
 80091aa:	f06f 0305 	mvn.w	r3, #5
 80091ae:	60fb      	str	r3, [r7, #12]
 80091b0:	e007      	b.n	80091c2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80091b2:	2300      	movs	r3, #0
 80091b4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d002      	beq.n	80091c2 <osDelay+0x2c>
      vTaskDelay(ticks);
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f001 f9b7 	bl	800a530 <vTaskDelay>
    }
  }

  return (stat);
 80091c2:	68fb      	ldr	r3, [r7, #12]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b086      	sub	sp, #24
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091d4:	f3ef 8305 	mrs	r3, IPSR
 80091d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80091da:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d003      	beq.n	80091e8 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80091e0:	f06f 0305 	mvn.w	r3, #5
 80091e4:	617b      	str	r3, [r7, #20]
 80091e6:	e019      	b.n	800921c <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80091e8:	2300      	movs	r3, #0
 80091ea:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80091ec:	f001 faf0 	bl	800a7d0 <xTaskGetTickCount>
 80091f0:	4603      	mov	r3, r0
 80091f2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	1ad3      	subs	r3, r2, r3
 80091fa:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d009      	beq.n	8009216 <osDelayUntil+0x4a>
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	2b00      	cmp	r3, #0
 8009206:	db06      	blt.n	8009216 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8009208:	f107 0308 	add.w	r3, r7, #8
 800920c:	6939      	ldr	r1, [r7, #16]
 800920e:	4618      	mov	r0, r3
 8009210:	f001 f910 	bl	800a434 <vTaskDelayUntil>
 8009214:	e002      	b.n	800921c <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8009216:	f06f 0303 	mvn.w	r3, #3
 800921a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800921c:	697b      	ldr	r3, [r7, #20]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3718      	adds	r7, #24
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009226:	b580      	push	{r7, lr}
 8009228:	b08a      	sub	sp, #40	; 0x28
 800922a:	af02      	add	r7, sp, #8
 800922c:	60f8      	str	r0, [r7, #12]
 800922e:	60b9      	str	r1, [r7, #8]
 8009230:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009232:	2300      	movs	r3, #0
 8009234:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009236:	f3ef 8305 	mrs	r3, IPSR
 800923a:	613b      	str	r3, [r7, #16]
  return(result);
 800923c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800923e:	2b00      	cmp	r3, #0
 8009240:	d175      	bne.n	800932e <osSemaphoreNew+0x108>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d072      	beq.n	800932e <osSemaphoreNew+0x108>
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	429a      	cmp	r2, r3
 800924e:	d86e      	bhi.n	800932e <osSemaphoreNew+0x108>
    mem = -1;
 8009250:	f04f 33ff 	mov.w	r3, #4294967295
 8009254:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d015      	beq.n	8009288 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d006      	beq.n	8009272 <osSemaphoreNew+0x4c>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	2b4f      	cmp	r3, #79	; 0x4f
 800926a:	d902      	bls.n	8009272 <osSemaphoreNew+0x4c>
        mem = 1;
 800926c:	2301      	movs	r3, #1
 800926e:	61bb      	str	r3, [r7, #24]
 8009270:	e00c      	b.n	800928c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d108      	bne.n	800928c <osSemaphoreNew+0x66>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68db      	ldr	r3, [r3, #12]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d104      	bne.n	800928c <osSemaphoreNew+0x66>
          mem = 0;
 8009282:	2300      	movs	r3, #0
 8009284:	61bb      	str	r3, [r7, #24]
 8009286:	e001      	b.n	800928c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009288:	2300      	movs	r3, #0
 800928a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800928c:	69bb      	ldr	r3, [r7, #24]
 800928e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009292:	d04c      	beq.n	800932e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d128      	bne.n	80092ec <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	2b01      	cmp	r3, #1
 800929e:	d10a      	bne.n	80092b6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	2203      	movs	r2, #3
 80092a6:	9200      	str	r2, [sp, #0]
 80092a8:	2200      	movs	r2, #0
 80092aa:	2100      	movs	r1, #0
 80092ac:	2001      	movs	r0, #1
 80092ae:	f000 f993 	bl	80095d8 <xQueueGenericCreateStatic>
 80092b2:	61f8      	str	r0, [r7, #28]
 80092b4:	e005      	b.n	80092c2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80092b6:	2203      	movs	r2, #3
 80092b8:	2100      	movs	r1, #0
 80092ba:	2001      	movs	r0, #1
 80092bc:	f000 fa04 	bl	80096c8 <xQueueGenericCreate>
 80092c0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d022      	beq.n	800930e <osSemaphoreNew+0xe8>
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d01f      	beq.n	800930e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80092ce:	2300      	movs	r3, #0
 80092d0:	2200      	movs	r2, #0
 80092d2:	2100      	movs	r1, #0
 80092d4:	69f8      	ldr	r0, [r7, #28]
 80092d6:	f000 fabf 	bl	8009858 <xQueueGenericSend>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d016      	beq.n	800930e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80092e0:	69f8      	ldr	r0, [r7, #28]
 80092e2:	f000 fd33 	bl	8009d4c <vQueueDelete>
            hSemaphore = NULL;
 80092e6:	2300      	movs	r3, #0
 80092e8:	61fb      	str	r3, [r7, #28]
 80092ea:	e010      	b.n	800930e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d108      	bne.n	8009304 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	461a      	mov	r2, r3
 80092f8:	68b9      	ldr	r1, [r7, #8]
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f000 fa41 	bl	8009782 <xQueueCreateCountingSemaphoreStatic>
 8009300:	61f8      	str	r0, [r7, #28]
 8009302:	e004      	b.n	800930e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009304:	68b9      	ldr	r1, [r7, #8]
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 fa72 	bl	80097f0 <xQueueCreateCountingSemaphore>
 800930c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00c      	beq.n	800932e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d003      	beq.n	8009322 <osSemaphoreNew+0xfc>
          name = attr->name;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	617b      	str	r3, [r7, #20]
 8009320:	e001      	b.n	8009326 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009322:	2300      	movs	r3, #0
 8009324:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009326:	6979      	ldr	r1, [r7, #20]
 8009328:	69f8      	ldr	r0, [r7, #28]
 800932a:	f000 fe43 	bl	8009fb4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800932e:	69fb      	ldr	r3, [r7, #28]
}
 8009330:	4618      	mov	r0, r3
 8009332:	3720      	adds	r7, #32
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4a07      	ldr	r2, [pc, #28]	; (8009364 <vApplicationGetIdleTaskMemory+0x2c>)
 8009348:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	4a06      	ldr	r2, [pc, #24]	; (8009368 <vApplicationGetIdleTaskMemory+0x30>)
 800934e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2280      	movs	r2, #128	; 0x80
 8009354:	601a      	str	r2, [r3, #0]
}
 8009356:	bf00      	nop
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	20000ad8 	.word	0x20000ad8
 8009368:	20000b94 	.word	0x20000b94

0800936c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800936c:	b480      	push	{r7}
 800936e:	b085      	sub	sp, #20
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	4a07      	ldr	r2, [pc, #28]	; (8009398 <vApplicationGetTimerTaskMemory+0x2c>)
 800937c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	4a06      	ldr	r2, [pc, #24]	; (800939c <vApplicationGetTimerTaskMemory+0x30>)
 8009382:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f44f 7280 	mov.w	r2, #256	; 0x100
 800938a:	601a      	str	r2, [r3, #0]
}
 800938c:	bf00      	nop
 800938e:	3714      	adds	r7, #20
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	20000d94 	.word	0x20000d94
 800939c:	20000e50 	.word	0x20000e50

080093a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f103 0208 	add.w	r2, r3, #8
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f04f 32ff 	mov.w	r2, #4294967295
 80093b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f103 0208 	add.w	r2, r3, #8
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f103 0208 	add.w	r2, r3, #8
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80093e0:	b480      	push	{r7}
 80093e2:	b083      	sub	sp, #12
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80093ee:	bf00      	nop
 80093f0:	370c      	adds	r7, #12
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr

080093fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093fa:	b480      	push	{r7}
 80093fc:	b085      	sub	sp, #20
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
 8009402:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	689a      	ldr	r2, [r3, #8]
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	683a      	ldr	r2, [r7, #0]
 800941e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	687a      	ldr	r2, [r7, #4]
 800942a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	1c5a      	adds	r2, r3, #1
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	601a      	str	r2, [r3, #0]
}
 8009436:	bf00      	nop
 8009438:	3714      	adds	r7, #20
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr

08009442 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009442:	b480      	push	{r7}
 8009444:	b085      	sub	sp, #20
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
 800944a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009458:	d103      	bne.n	8009462 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	60fb      	str	r3, [r7, #12]
 8009460:	e00c      	b.n	800947c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	3308      	adds	r3, #8
 8009466:	60fb      	str	r3, [r7, #12]
 8009468:	e002      	b.n	8009470 <vListInsert+0x2e>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	60fb      	str	r3, [r7, #12]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	429a      	cmp	r2, r3
 800947a:	d2f6      	bcs.n	800946a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	685a      	ldr	r2, [r3, #4]
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	683a      	ldr	r2, [r7, #0]
 800948a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	683a      	ldr	r2, [r7, #0]
 8009496:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	1c5a      	adds	r2, r3, #1
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	601a      	str	r2, [r3, #0]
}
 80094a8:	bf00      	nop
 80094aa:	3714      	adds	r7, #20
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	687a      	ldr	r2, [r7, #4]
 80094c8:	6892      	ldr	r2, [r2, #8]
 80094ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	6852      	ldr	r2, [r2, #4]
 80094d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d103      	bne.n	80094e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	689a      	ldr	r2, [r3, #8]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2200      	movs	r2, #0
 80094ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	1e5a      	subs	r2, r3, #1
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3714      	adds	r7, #20
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr

08009508 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10a      	bne.n	8009532 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800951c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009520:	f383 8811 	msr	BASEPRI, r3
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800952e:	bf00      	nop
 8009530:	e7fe      	b.n	8009530 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009532:	f002 fbff 	bl	800bd34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800953e:	68f9      	ldr	r1, [r7, #12]
 8009540:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009542:	fb01 f303 	mul.w	r3, r1, r3
 8009546:	441a      	add	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2200      	movs	r2, #0
 8009550:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009562:	3b01      	subs	r3, #1
 8009564:	68f9      	ldr	r1, [r7, #12]
 8009566:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009568:	fb01 f303 	mul.w	r3, r1, r3
 800956c:	441a      	add	r2, r3
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	22ff      	movs	r2, #255	; 0xff
 8009576:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	22ff      	movs	r2, #255	; 0xff
 800957e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d114      	bne.n	80095b2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	691b      	ldr	r3, [r3, #16]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d01a      	beq.n	80095c6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	3310      	adds	r3, #16
 8009594:	4618      	mov	r0, r3
 8009596:	f001 faab 	bl	800aaf0 <xTaskRemoveFromEventList>
 800959a:	4603      	mov	r3, r0
 800959c:	2b00      	cmp	r3, #0
 800959e:	d012      	beq.n	80095c6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80095a0:	4b0c      	ldr	r3, [pc, #48]	; (80095d4 <xQueueGenericReset+0xcc>)
 80095a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095a6:	601a      	str	r2, [r3, #0]
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	f3bf 8f6f 	isb	sy
 80095b0:	e009      	b.n	80095c6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	3310      	adds	r3, #16
 80095b6:	4618      	mov	r0, r3
 80095b8:	f7ff fef2 	bl	80093a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	3324      	adds	r3, #36	; 0x24
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7ff feed 	bl	80093a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80095c6:	f002 fbe5 	bl	800bd94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80095ca:	2301      	movs	r3, #1
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3710      	adds	r7, #16
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}
 80095d4:	e000ed04 	.word	0xe000ed04

080095d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b08e      	sub	sp, #56	; 0x38
 80095dc:	af02      	add	r7, sp, #8
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
 80095e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d10a      	bne.n	8009602 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80095ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80095fe:	bf00      	nop
 8009600:	e7fe      	b.n	8009600 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d10a      	bne.n	800961e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	627b      	str	r3, [r7, #36]	; 0x24
}
 800961a:	bf00      	nop
 800961c:	e7fe      	b.n	800961c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d002      	beq.n	800962a <xQueueGenericCreateStatic+0x52>
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d001      	beq.n	800962e <xQueueGenericCreateStatic+0x56>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <xQueueGenericCreateStatic+0x58>
 800962e:	2300      	movs	r3, #0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10a      	bne.n	800964a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	623b      	str	r3, [r7, #32]
}
 8009646:	bf00      	nop
 8009648:	e7fe      	b.n	8009648 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d102      	bne.n	8009656 <xQueueGenericCreateStatic+0x7e>
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <xQueueGenericCreateStatic+0x82>
 8009656:	2301      	movs	r3, #1
 8009658:	e000      	b.n	800965c <xQueueGenericCreateStatic+0x84>
 800965a:	2300      	movs	r3, #0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d10a      	bne.n	8009676 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009664:	f383 8811 	msr	BASEPRI, r3
 8009668:	f3bf 8f6f 	isb	sy
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	61fb      	str	r3, [r7, #28]
}
 8009672:	bf00      	nop
 8009674:	e7fe      	b.n	8009674 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009676:	2350      	movs	r3, #80	; 0x50
 8009678:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	2b50      	cmp	r3, #80	; 0x50
 800967e:	d00a      	beq.n	8009696 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009684:	f383 8811 	msr	BASEPRI, r3
 8009688:	f3bf 8f6f 	isb	sy
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	61bb      	str	r3, [r7, #24]
}
 8009692:	bf00      	nop
 8009694:	e7fe      	b.n	8009694 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009696:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800969c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d00d      	beq.n	80096be <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80096a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80096aa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80096ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	4613      	mov	r3, r2
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	68b9      	ldr	r1, [r7, #8]
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f000 f83f 	bl	800973c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80096be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3730      	adds	r7, #48	; 0x30
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b08a      	sub	sp, #40	; 0x28
 80096cc:	af02      	add	r7, sp, #8
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	4613      	mov	r3, r2
 80096d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10a      	bne.n	80096f2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80096dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e0:	f383 8811 	msr	BASEPRI, r3
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	f3bf 8f4f 	dsb	sy
 80096ec:	613b      	str	r3, [r7, #16]
}
 80096ee:	bf00      	nop
 80096f0:	e7fe      	b.n	80096f0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	fb02 f303 	mul.w	r3, r2, r3
 80096fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	3350      	adds	r3, #80	; 0x50
 8009700:	4618      	mov	r0, r3
 8009702:	f002 fc39 	bl	800bf78 <pvPortMalloc>
 8009706:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d011      	beq.n	8009732 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800970e:	69bb      	ldr	r3, [r7, #24]
 8009710:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	3350      	adds	r3, #80	; 0x50
 8009716:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	2200      	movs	r2, #0
 800971c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009720:	79fa      	ldrb	r2, [r7, #7]
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	4613      	mov	r3, r2
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	68b9      	ldr	r1, [r7, #8]
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	f000 f805 	bl	800973c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009732:	69bb      	ldr	r3, [r7, #24]
	}
 8009734:	4618      	mov	r0, r3
 8009736:	3720      	adds	r7, #32
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	60f8      	str	r0, [r7, #12]
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	607a      	str	r2, [r7, #4]
 8009748:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d103      	bne.n	8009758 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	69ba      	ldr	r2, [r7, #24]
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	e002      	b.n	800975e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009758:	69bb      	ldr	r3, [r7, #24]
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009764:	69bb      	ldr	r3, [r7, #24]
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800976a:	2101      	movs	r1, #1
 800976c:	69b8      	ldr	r0, [r7, #24]
 800976e:	f7ff fecb 	bl	8009508 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	78fa      	ldrb	r2, [r7, #3]
 8009776:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800977a:	bf00      	nop
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}

08009782 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009782:	b580      	push	{r7, lr}
 8009784:	b08a      	sub	sp, #40	; 0x28
 8009786:	af02      	add	r7, sp, #8
 8009788:	60f8      	str	r0, [r7, #12]
 800978a:	60b9      	str	r1, [r7, #8]
 800978c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10a      	bne.n	80097aa <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	61bb      	str	r3, [r7, #24]
}
 80097a6:	bf00      	nop
 80097a8:	e7fe      	b.n	80097a8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d90a      	bls.n	80097c8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80097b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b6:	f383 8811 	msr	BASEPRI, r3
 80097ba:	f3bf 8f6f 	isb	sy
 80097be:	f3bf 8f4f 	dsb	sy
 80097c2:	617b      	str	r3, [r7, #20]
}
 80097c4:	bf00      	nop
 80097c6:	e7fe      	b.n	80097c6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80097c8:	2302      	movs	r3, #2
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	2100      	movs	r1, #0
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f7ff ff00 	bl	80095d8 <xQueueGenericCreateStatic>
 80097d8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80097da:	69fb      	ldr	r3, [r7, #28]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d002      	beq.n	80097e6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	68ba      	ldr	r2, [r7, #8]
 80097e4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80097e6:	69fb      	ldr	r3, [r7, #28]
	}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3720      	adds	r7, #32
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10a      	bne.n	8009816 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	613b      	str	r3, [r7, #16]
}
 8009812:	bf00      	nop
 8009814:	e7fe      	b.n	8009814 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	429a      	cmp	r2, r3
 800981c:	d90a      	bls.n	8009834 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800981e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	60fb      	str	r3, [r7, #12]
}
 8009830:	bf00      	nop
 8009832:	e7fe      	b.n	8009832 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009834:	2202      	movs	r2, #2
 8009836:	2100      	movs	r1, #0
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f7ff ff45 	bl	80096c8 <xQueueGenericCreate>
 800983e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d002      	beq.n	800984c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	683a      	ldr	r2, [r7, #0]
 800984a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800984c:	697b      	ldr	r3, [r7, #20]
	}
 800984e:	4618      	mov	r0, r3
 8009850:	3718      	adds	r7, #24
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
	...

08009858 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b08e      	sub	sp, #56	; 0x38
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	607a      	str	r2, [r7, #4]
 8009864:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009866:	2300      	movs	r3, #0
 8009868:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800986e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009870:	2b00      	cmp	r3, #0
 8009872:	d10a      	bne.n	800988a <xQueueGenericSend+0x32>
	__asm volatile
 8009874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009878:	f383 8811 	msr	BASEPRI, r3
 800987c:	f3bf 8f6f 	isb	sy
 8009880:	f3bf 8f4f 	dsb	sy
 8009884:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009886:	bf00      	nop
 8009888:	e7fe      	b.n	8009888 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d103      	bne.n	8009898 <xQueueGenericSend+0x40>
 8009890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009894:	2b00      	cmp	r3, #0
 8009896:	d101      	bne.n	800989c <xQueueGenericSend+0x44>
 8009898:	2301      	movs	r3, #1
 800989a:	e000      	b.n	800989e <xQueueGenericSend+0x46>
 800989c:	2300      	movs	r3, #0
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d10a      	bne.n	80098b8 <xQueueGenericSend+0x60>
	__asm volatile
 80098a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a6:	f383 8811 	msr	BASEPRI, r3
 80098aa:	f3bf 8f6f 	isb	sy
 80098ae:	f3bf 8f4f 	dsb	sy
 80098b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80098b4:	bf00      	nop
 80098b6:	e7fe      	b.n	80098b6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	2b02      	cmp	r3, #2
 80098bc:	d103      	bne.n	80098c6 <xQueueGenericSend+0x6e>
 80098be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d101      	bne.n	80098ca <xQueueGenericSend+0x72>
 80098c6:	2301      	movs	r3, #1
 80098c8:	e000      	b.n	80098cc <xQueueGenericSend+0x74>
 80098ca:	2300      	movs	r3, #0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d10a      	bne.n	80098e6 <xQueueGenericSend+0x8e>
	__asm volatile
 80098d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d4:	f383 8811 	msr	BASEPRI, r3
 80098d8:	f3bf 8f6f 	isb	sy
 80098dc:	f3bf 8f4f 	dsb	sy
 80098e0:	623b      	str	r3, [r7, #32]
}
 80098e2:	bf00      	nop
 80098e4:	e7fe      	b.n	80098e4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098e6:	f001 fac5 	bl	800ae74 <xTaskGetSchedulerState>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d102      	bne.n	80098f6 <xQueueGenericSend+0x9e>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d101      	bne.n	80098fa <xQueueGenericSend+0xa2>
 80098f6:	2301      	movs	r3, #1
 80098f8:	e000      	b.n	80098fc <xQueueGenericSend+0xa4>
 80098fa:	2300      	movs	r3, #0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10a      	bne.n	8009916 <xQueueGenericSend+0xbe>
	__asm volatile
 8009900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009904:	f383 8811 	msr	BASEPRI, r3
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	61fb      	str	r3, [r7, #28]
}
 8009912:	bf00      	nop
 8009914:	e7fe      	b.n	8009914 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009916:	f002 fa0d 	bl	800bd34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800991a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800991c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800991e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009922:	429a      	cmp	r2, r3
 8009924:	d302      	bcc.n	800992c <xQueueGenericSend+0xd4>
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	2b02      	cmp	r3, #2
 800992a:	d129      	bne.n	8009980 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800992c:	683a      	ldr	r2, [r7, #0]
 800992e:	68b9      	ldr	r1, [r7, #8]
 8009930:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009932:	f000 fa2e 	bl	8009d92 <prvCopyDataToQueue>
 8009936:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800993a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800993c:	2b00      	cmp	r3, #0
 800993e:	d010      	beq.n	8009962 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009942:	3324      	adds	r3, #36	; 0x24
 8009944:	4618      	mov	r0, r3
 8009946:	f001 f8d3 	bl	800aaf0 <xTaskRemoveFromEventList>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d013      	beq.n	8009978 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009950:	4b3f      	ldr	r3, [pc, #252]	; (8009a50 <xQueueGenericSend+0x1f8>)
 8009952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009956:	601a      	str	r2, [r3, #0]
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	e00a      	b.n	8009978 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009964:	2b00      	cmp	r3, #0
 8009966:	d007      	beq.n	8009978 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009968:	4b39      	ldr	r3, [pc, #228]	; (8009a50 <xQueueGenericSend+0x1f8>)
 800996a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800996e:	601a      	str	r2, [r3, #0]
 8009970:	f3bf 8f4f 	dsb	sy
 8009974:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009978:	f002 fa0c 	bl	800bd94 <vPortExitCritical>
				return pdPASS;
 800997c:	2301      	movs	r3, #1
 800997e:	e063      	b.n	8009a48 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d103      	bne.n	800998e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009986:	f002 fa05 	bl	800bd94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800998a:	2300      	movs	r3, #0
 800998c:	e05c      	b.n	8009a48 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800998e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009990:	2b00      	cmp	r3, #0
 8009992:	d106      	bne.n	80099a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009994:	f107 0314 	add.w	r3, r7, #20
 8009998:	4618      	mov	r0, r3
 800999a:	f001 f90d 	bl	800abb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800999e:	2301      	movs	r3, #1
 80099a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80099a2:	f002 f9f7 	bl	800bd94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80099a6:	f000 fe67 	bl	800a678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80099aa:	f002 f9c3 	bl	800bd34 <vPortEnterCritical>
 80099ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80099b4:	b25b      	sxtb	r3, r3
 80099b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ba:	d103      	bne.n	80099c4 <xQueueGenericSend+0x16c>
 80099bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099ca:	b25b      	sxtb	r3, r3
 80099cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d0:	d103      	bne.n	80099da <xQueueGenericSend+0x182>
 80099d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099da:	f002 f9db 	bl	800bd94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80099de:	1d3a      	adds	r2, r7, #4
 80099e0:	f107 0314 	add.w	r3, r7, #20
 80099e4:	4611      	mov	r1, r2
 80099e6:	4618      	mov	r0, r3
 80099e8:	f001 f8fc 	bl	800abe4 <xTaskCheckForTimeOut>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d124      	bne.n	8009a3c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80099f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099f4:	f000 fac5 	bl	8009f82 <prvIsQueueFull>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d018      	beq.n	8009a30 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80099fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a00:	3310      	adds	r3, #16
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	4611      	mov	r1, r2
 8009a06:	4618      	mov	r0, r3
 8009a08:	f001 f822 	bl	800aa50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a0e:	f000 fa50 	bl	8009eb2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009a12:	f000 fe3f 	bl	800a694 <xTaskResumeAll>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f47f af7c 	bne.w	8009916 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009a1e:	4b0c      	ldr	r3, [pc, #48]	; (8009a50 <xQueueGenericSend+0x1f8>)
 8009a20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a24:	601a      	str	r2, [r3, #0]
 8009a26:	f3bf 8f4f 	dsb	sy
 8009a2a:	f3bf 8f6f 	isb	sy
 8009a2e:	e772      	b.n	8009916 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009a30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a32:	f000 fa3e 	bl	8009eb2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009a36:	f000 fe2d 	bl	800a694 <xTaskResumeAll>
 8009a3a:	e76c      	b.n	8009916 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009a3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a3e:	f000 fa38 	bl	8009eb2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a42:	f000 fe27 	bl	800a694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009a46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3738      	adds	r7, #56	; 0x38
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}
 8009a50:	e000ed04 	.word	0xe000ed04

08009a54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b090      	sub	sp, #64	; 0x40
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	60b9      	str	r1, [r7, #8]
 8009a5e:	607a      	str	r2, [r7, #4]
 8009a60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10a      	bne.n	8009a82 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a70:	f383 8811 	msr	BASEPRI, r3
 8009a74:	f3bf 8f6f 	isb	sy
 8009a78:	f3bf 8f4f 	dsb	sy
 8009a7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009a7e:	bf00      	nop
 8009a80:	e7fe      	b.n	8009a80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d103      	bne.n	8009a90 <xQueueGenericSendFromISR+0x3c>
 8009a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d101      	bne.n	8009a94 <xQueueGenericSendFromISR+0x40>
 8009a90:	2301      	movs	r3, #1
 8009a92:	e000      	b.n	8009a96 <xQueueGenericSendFromISR+0x42>
 8009a94:	2300      	movs	r3, #0
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d10a      	bne.n	8009ab0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009aac:	bf00      	nop
 8009aae:	e7fe      	b.n	8009aae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d103      	bne.n	8009abe <xQueueGenericSendFromISR+0x6a>
 8009ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d101      	bne.n	8009ac2 <xQueueGenericSendFromISR+0x6e>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e000      	b.n	8009ac4 <xQueueGenericSendFromISR+0x70>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10a      	bne.n	8009ade <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009acc:	f383 8811 	msr	BASEPRI, r3
 8009ad0:	f3bf 8f6f 	isb	sy
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	623b      	str	r3, [r7, #32]
}
 8009ada:	bf00      	nop
 8009adc:	e7fe      	b.n	8009adc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ade:	f002 fa0b 	bl	800bef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009ae2:	f3ef 8211 	mrs	r2, BASEPRI
 8009ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aea:	f383 8811 	msr	BASEPRI, r3
 8009aee:	f3bf 8f6f 	isb	sy
 8009af2:	f3bf 8f4f 	dsb	sy
 8009af6:	61fa      	str	r2, [r7, #28]
 8009af8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009afa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009afc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d302      	bcc.n	8009b10 <xQueueGenericSendFromISR+0xbc>
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d12f      	bne.n	8009b70 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b20:	683a      	ldr	r2, [r7, #0]
 8009b22:	68b9      	ldr	r1, [r7, #8]
 8009b24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b26:	f000 f934 	bl	8009d92 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b2a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b32:	d112      	bne.n	8009b5a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d016      	beq.n	8009b6a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b3e:	3324      	adds	r3, #36	; 0x24
 8009b40:	4618      	mov	r0, r3
 8009b42:	f000 ffd5 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d00e      	beq.n	8009b6a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	601a      	str	r2, [r3, #0]
 8009b58:	e007      	b.n	8009b6a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b5a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009b5e:	3301      	adds	r3, #1
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	b25a      	sxtb	r2, r3
 8009b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009b6e:	e001      	b.n	8009b74 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009b70:	2300      	movs	r3, #0
 8009b72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b76:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009b7e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3740      	adds	r7, #64	; 0x40
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b08c      	sub	sp, #48	; 0x30
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10a      	bne.n	8009bbc <xQueueReceive+0x30>
	__asm volatile
 8009ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009baa:	f383 8811 	msr	BASEPRI, r3
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f3bf 8f4f 	dsb	sy
 8009bb6:	623b      	str	r3, [r7, #32]
}
 8009bb8:	bf00      	nop
 8009bba:	e7fe      	b.n	8009bba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d103      	bne.n	8009bca <xQueueReceive+0x3e>
 8009bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <xQueueReceive+0x42>
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e000      	b.n	8009bd0 <xQueueReceive+0x44>
 8009bce:	2300      	movs	r3, #0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d10a      	bne.n	8009bea <xQueueReceive+0x5e>
	__asm volatile
 8009bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd8:	f383 8811 	msr	BASEPRI, r3
 8009bdc:	f3bf 8f6f 	isb	sy
 8009be0:	f3bf 8f4f 	dsb	sy
 8009be4:	61fb      	str	r3, [r7, #28]
}
 8009be6:	bf00      	nop
 8009be8:	e7fe      	b.n	8009be8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bea:	f001 f943 	bl	800ae74 <xTaskGetSchedulerState>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d102      	bne.n	8009bfa <xQueueReceive+0x6e>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d101      	bne.n	8009bfe <xQueueReceive+0x72>
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e000      	b.n	8009c00 <xQueueReceive+0x74>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d10a      	bne.n	8009c1a <xQueueReceive+0x8e>
	__asm volatile
 8009c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c08:	f383 8811 	msr	BASEPRI, r3
 8009c0c:	f3bf 8f6f 	isb	sy
 8009c10:	f3bf 8f4f 	dsb	sy
 8009c14:	61bb      	str	r3, [r7, #24]
}
 8009c16:	bf00      	nop
 8009c18:	e7fe      	b.n	8009c18 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c1a:	f002 f88b 	bl	800bd34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d01f      	beq.n	8009c6a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c2a:	68b9      	ldr	r1, [r7, #8]
 8009c2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c2e:	f000 f91a 	bl	8009e66 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c34:	1e5a      	subs	r2, r3, #1
 8009c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c3c:	691b      	ldr	r3, [r3, #16]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00f      	beq.n	8009c62 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c44:	3310      	adds	r3, #16
 8009c46:	4618      	mov	r0, r3
 8009c48:	f000 ff52 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d007      	beq.n	8009c62 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c52:	4b3d      	ldr	r3, [pc, #244]	; (8009d48 <xQueueReceive+0x1bc>)
 8009c54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	f3bf 8f4f 	dsb	sy
 8009c5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c62:	f002 f897 	bl	800bd94 <vPortExitCritical>
				return pdPASS;
 8009c66:	2301      	movs	r3, #1
 8009c68:	e069      	b.n	8009d3e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d103      	bne.n	8009c78 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c70:	f002 f890 	bl	800bd94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c74:	2300      	movs	r3, #0
 8009c76:	e062      	b.n	8009d3e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d106      	bne.n	8009c8c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c7e:	f107 0310 	add.w	r3, r7, #16
 8009c82:	4618      	mov	r0, r3
 8009c84:	f000 ff98 	bl	800abb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c8c:	f002 f882 	bl	800bd94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c90:	f000 fcf2 	bl	800a678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c94:	f002 f84e 	bl	800bd34 <vPortEnterCritical>
 8009c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c9e:	b25b      	sxtb	r3, r3
 8009ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ca4:	d103      	bne.n	8009cae <xQueueReceive+0x122>
 8009ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cb4:	b25b      	sxtb	r3, r3
 8009cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cba:	d103      	bne.n	8009cc4 <xQueueReceive+0x138>
 8009cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009cc4:	f002 f866 	bl	800bd94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009cc8:	1d3a      	adds	r2, r7, #4
 8009cca:	f107 0310 	add.w	r3, r7, #16
 8009cce:	4611      	mov	r1, r2
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f000 ff87 	bl	800abe4 <xTaskCheckForTimeOut>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d123      	bne.n	8009d24 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cde:	f000 f93a 	bl	8009f56 <prvIsQueueEmpty>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d017      	beq.n	8009d18 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cea:	3324      	adds	r3, #36	; 0x24
 8009cec:	687a      	ldr	r2, [r7, #4]
 8009cee:	4611      	mov	r1, r2
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f000 fead 	bl	800aa50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cf8:	f000 f8db 	bl	8009eb2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009cfc:	f000 fcca 	bl	800a694 <xTaskResumeAll>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d189      	bne.n	8009c1a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009d06:	4b10      	ldr	r3, [pc, #64]	; (8009d48 <xQueueReceive+0x1bc>)
 8009d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d0c:	601a      	str	r2, [r3, #0]
 8009d0e:	f3bf 8f4f 	dsb	sy
 8009d12:	f3bf 8f6f 	isb	sy
 8009d16:	e780      	b.n	8009c1a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d1a:	f000 f8ca 	bl	8009eb2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d1e:	f000 fcb9 	bl	800a694 <xTaskResumeAll>
 8009d22:	e77a      	b.n	8009c1a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d26:	f000 f8c4 	bl	8009eb2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d2a:	f000 fcb3 	bl	800a694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d30:	f000 f911 	bl	8009f56 <prvIsQueueEmpty>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f43f af6f 	beq.w	8009c1a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3730      	adds	r7, #48	; 0x30
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}
 8009d46:	bf00      	nop
 8009d48:	e000ed04 	.word	0xe000ed04

08009d4c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10a      	bne.n	8009d74 <vQueueDelete+0x28>
	__asm volatile
 8009d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d62:	f383 8811 	msr	BASEPRI, r3
 8009d66:	f3bf 8f6f 	isb	sy
 8009d6a:	f3bf 8f4f 	dsb	sy
 8009d6e:	60bb      	str	r3, [r7, #8]
}
 8009d70:	bf00      	nop
 8009d72:	e7fe      	b.n	8009d72 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009d74:	68f8      	ldr	r0, [r7, #12]
 8009d76:	f000 f947 	bl	800a008 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d102      	bne.n	8009d8a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f002 f9c3 	bl	800c110 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009d8a:	bf00      	nop
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009d92:	b580      	push	{r7, lr}
 8009d94:	b086      	sub	sp, #24
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	60f8      	str	r0, [r7, #12]
 8009d9a:	60b9      	str	r1, [r7, #8]
 8009d9c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10d      	bne.n	8009dcc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d14d      	bne.n	8009e54 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f001 f877 	bl	800aeb0 <xTaskPriorityDisinherit>
 8009dc2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	609a      	str	r2, [r3, #8]
 8009dca:	e043      	b.n	8009e54 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d119      	bne.n	8009e06 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6858      	ldr	r0, [r3, #4]
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dda:	461a      	mov	r2, r3
 8009ddc:	68b9      	ldr	r1, [r7, #8]
 8009dde:	f002 fbd8 	bl	800c592 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	685a      	ldr	r2, [r3, #4]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dea:	441a      	add	r2, r3
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	685a      	ldr	r2, [r3, #4]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	429a      	cmp	r2, r3
 8009dfa:	d32b      	bcc.n	8009e54 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	605a      	str	r2, [r3, #4]
 8009e04:	e026      	b.n	8009e54 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	68d8      	ldr	r0, [r3, #12]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0e:	461a      	mov	r2, r3
 8009e10:	68b9      	ldr	r1, [r7, #8]
 8009e12:	f002 fbbe 	bl	800c592 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	68da      	ldr	r2, [r3, #12]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1e:	425b      	negs	r3, r3
 8009e20:	441a      	add	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	68da      	ldr	r2, [r3, #12]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d207      	bcs.n	8009e42 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	689a      	ldr	r2, [r3, #8]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e3a:	425b      	negs	r3, r3
 8009e3c:	441a      	add	r2, r3
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2b02      	cmp	r3, #2
 8009e46:	d105      	bne.n	8009e54 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d002      	beq.n	8009e54 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009e4e:	693b      	ldr	r3, [r7, #16]
 8009e50:	3b01      	subs	r3, #1
 8009e52:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009e5c:	697b      	ldr	r3, [r7, #20]
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3718      	adds	r7, #24
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b082      	sub	sp, #8
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
 8009e6e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d018      	beq.n	8009eaa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	68da      	ldr	r2, [r3, #12]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e80:	441a      	add	r2, r3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	68da      	ldr	r2, [r3, #12]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d303      	bcc.n	8009e9a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	68d9      	ldr	r1, [r3, #12]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	6838      	ldr	r0, [r7, #0]
 8009ea6:	f002 fb74 	bl	800c592 <memcpy>
	}
}
 8009eaa:	bf00      	nop
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b084      	sub	sp, #16
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009eba:	f001 ff3b 	bl	800bd34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ec4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ec6:	e011      	b.n	8009eec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d012      	beq.n	8009ef6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	3324      	adds	r3, #36	; 0x24
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f000 fe0b 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009eda:	4603      	mov	r3, r0
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d001      	beq.n	8009ee4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009ee0:	f000 fee2 	bl	800aca8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	dce9      	bgt.n	8009ec8 <prvUnlockQueue+0x16>
 8009ef4:	e000      	b.n	8009ef8 <prvUnlockQueue+0x46>
					break;
 8009ef6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	22ff      	movs	r2, #255	; 0xff
 8009efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009f00:	f001 ff48 	bl	800bd94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009f04:	f001 ff16 	bl	800bd34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f0e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f10:	e011      	b.n	8009f36 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d012      	beq.n	8009f40 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	3310      	adds	r3, #16
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f000 fde6 	bl	800aaf0 <xTaskRemoveFromEventList>
 8009f24:	4603      	mov	r3, r0
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d001      	beq.n	8009f2e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009f2a:	f000 febd 	bl	800aca8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009f2e:	7bbb      	ldrb	r3, [r7, #14]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009f36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	dce9      	bgt.n	8009f12 <prvUnlockQueue+0x60>
 8009f3e:	e000      	b.n	8009f42 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009f40:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	22ff      	movs	r2, #255	; 0xff
 8009f46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009f4a:	f001 ff23 	bl	800bd94 <vPortExitCritical>
}
 8009f4e:	bf00      	nop
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b084      	sub	sp, #16
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009f5e:	f001 fee9 	bl	800bd34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d102      	bne.n	8009f70 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	60fb      	str	r3, [r7, #12]
 8009f6e:	e001      	b.n	8009f74 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009f70:	2300      	movs	r3, #0
 8009f72:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009f74:	f001 ff0e 	bl	800bd94 <vPortExitCritical>

	return xReturn;
 8009f78:	68fb      	ldr	r3, [r7, #12]
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3710      	adds	r7, #16
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}

08009f82 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009f82:	b580      	push	{r7, lr}
 8009f84:	b084      	sub	sp, #16
 8009f86:	af00      	add	r7, sp, #0
 8009f88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009f8a:	f001 fed3 	bl	800bd34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d102      	bne.n	8009fa0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	60fb      	str	r3, [r7, #12]
 8009f9e:	e001      	b.n	8009fa4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009fa4:	f001 fef6 	bl	800bd94 <vPortExitCritical>

	return xReturn;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3710      	adds	r7, #16
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
	...

08009fb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	60fb      	str	r3, [r7, #12]
 8009fc2:	e014      	b.n	8009fee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009fc4:	4a0f      	ldr	r2, [pc, #60]	; (800a004 <vQueueAddToRegistry+0x50>)
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d10b      	bne.n	8009fe8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009fd0:	490c      	ldr	r1, [pc, #48]	; (800a004 <vQueueAddToRegistry+0x50>)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009fda:	4a0a      	ldr	r2, [pc, #40]	; (800a004 <vQueueAddToRegistry+0x50>)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	00db      	lsls	r3, r3, #3
 8009fe0:	4413      	add	r3, r2
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009fe6:	e006      	b.n	8009ff6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3301      	adds	r3, #1
 8009fec:	60fb      	str	r3, [r7, #12]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2b07      	cmp	r3, #7
 8009ff2:	d9e7      	bls.n	8009fc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009ff4:	bf00      	nop
 8009ff6:	bf00      	nop
 8009ff8:	3714      	adds	r7, #20
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr
 800a002:	bf00      	nop
 800a004:	20001250 	.word	0x20001250

0800a008 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a010:	2300      	movs	r3, #0
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	e016      	b.n	800a044 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a016:	4a10      	ldr	r2, [pc, #64]	; (800a058 <vQueueUnregisterQueue+0x50>)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	00db      	lsls	r3, r3, #3
 800a01c:	4413      	add	r3, r2
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	429a      	cmp	r2, r3
 800a024:	d10b      	bne.n	800a03e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a026:	4a0c      	ldr	r2, [pc, #48]	; (800a058 <vQueueUnregisterQueue+0x50>)
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2100      	movs	r1, #0
 800a02c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a030:	4a09      	ldr	r2, [pc, #36]	; (800a058 <vQueueUnregisterQueue+0x50>)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	00db      	lsls	r3, r3, #3
 800a036:	4413      	add	r3, r2
 800a038:	2200      	movs	r2, #0
 800a03a:	605a      	str	r2, [r3, #4]
				break;
 800a03c:	e006      	b.n	800a04c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	3301      	adds	r3, #1
 800a042:	60fb      	str	r3, [r7, #12]
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2b07      	cmp	r3, #7
 800a048:	d9e5      	bls.n	800a016 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a04a:	bf00      	nop
 800a04c:	bf00      	nop
 800a04e:	3714      	adds	r7, #20
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr
 800a058:	20001250 	.word	0x20001250

0800a05c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a06c:	f001 fe62 	bl	800bd34 <vPortEnterCritical>
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a076:	b25b      	sxtb	r3, r3
 800a078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a07c:	d103      	bne.n	800a086 <vQueueWaitForMessageRestricted+0x2a>
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a08c:	b25b      	sxtb	r3, r3
 800a08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a092:	d103      	bne.n	800a09c <vQueueWaitForMessageRestricted+0x40>
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	2200      	movs	r2, #0
 800a098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a09c:	f001 fe7a 	bl	800bd94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d106      	bne.n	800a0b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	3324      	adds	r3, #36	; 0x24
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	68b9      	ldr	r1, [r7, #8]
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f000 fcf1 	bl	800aa98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a0b6:	6978      	ldr	r0, [r7, #20]
 800a0b8:	f7ff fefb 	bl	8009eb2 <prvUnlockQueue>
	}
 800a0bc:	bf00      	nop
 800a0be:	3718      	adds	r7, #24
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b08e      	sub	sp, #56	; 0x38
 800a0c8:	af04      	add	r7, sp, #16
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	607a      	str	r2, [r7, #4]
 800a0d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a0d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d10a      	bne.n	800a0ee <xTaskCreateStatic+0x2a>
	__asm volatile
 800a0d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0dc:	f383 8811 	msr	BASEPRI, r3
 800a0e0:	f3bf 8f6f 	isb	sy
 800a0e4:	f3bf 8f4f 	dsb	sy
 800a0e8:	623b      	str	r3, [r7, #32]
}
 800a0ea:	bf00      	nop
 800a0ec:	e7fe      	b.n	800a0ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d10a      	bne.n	800a10a <xTaskCreateStatic+0x46>
	__asm volatile
 800a0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f8:	f383 8811 	msr	BASEPRI, r3
 800a0fc:	f3bf 8f6f 	isb	sy
 800a100:	f3bf 8f4f 	dsb	sy
 800a104:	61fb      	str	r3, [r7, #28]
}
 800a106:	bf00      	nop
 800a108:	e7fe      	b.n	800a108 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a10a:	23bc      	movs	r3, #188	; 0xbc
 800a10c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	2bbc      	cmp	r3, #188	; 0xbc
 800a112:	d00a      	beq.n	800a12a <xTaskCreateStatic+0x66>
	__asm volatile
 800a114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a118:	f383 8811 	msr	BASEPRI, r3
 800a11c:	f3bf 8f6f 	isb	sy
 800a120:	f3bf 8f4f 	dsb	sy
 800a124:	61bb      	str	r3, [r7, #24]
}
 800a126:	bf00      	nop
 800a128:	e7fe      	b.n	800a128 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a12a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d01e      	beq.n	800a170 <xTaskCreateStatic+0xac>
 800a132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a134:	2b00      	cmp	r3, #0
 800a136:	d01b      	beq.n	800a170 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a140:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a144:	2202      	movs	r2, #2
 800a146:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a14a:	2300      	movs	r3, #0
 800a14c:	9303      	str	r3, [sp, #12]
 800a14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a150:	9302      	str	r3, [sp, #8]
 800a152:	f107 0314 	add.w	r3, r7, #20
 800a156:	9301      	str	r3, [sp, #4]
 800a158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a15a:	9300      	str	r3, [sp, #0]
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	68b9      	ldr	r1, [r7, #8]
 800a162:	68f8      	ldr	r0, [r7, #12]
 800a164:	f000 f850 	bl	800a208 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a168:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a16a:	f000 f8f3 	bl	800a354 <prvAddNewTaskToReadyList>
 800a16e:	e001      	b.n	800a174 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a174:	697b      	ldr	r3, [r7, #20]
	}
 800a176:	4618      	mov	r0, r3
 800a178:	3728      	adds	r7, #40	; 0x28
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a17e:	b580      	push	{r7, lr}
 800a180:	b08c      	sub	sp, #48	; 0x30
 800a182:	af04      	add	r7, sp, #16
 800a184:	60f8      	str	r0, [r7, #12]
 800a186:	60b9      	str	r1, [r7, #8]
 800a188:	603b      	str	r3, [r7, #0]
 800a18a:	4613      	mov	r3, r2
 800a18c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a18e:	88fb      	ldrh	r3, [r7, #6]
 800a190:	009b      	lsls	r3, r3, #2
 800a192:	4618      	mov	r0, r3
 800a194:	f001 fef0 	bl	800bf78 <pvPortMalloc>
 800a198:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00e      	beq.n	800a1be <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a1a0:	20bc      	movs	r0, #188	; 0xbc
 800a1a2:	f001 fee9 	bl	800bf78 <pvPortMalloc>
 800a1a6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a1a8:	69fb      	ldr	r3, [r7, #28]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d003      	beq.n	800a1b6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	697a      	ldr	r2, [r7, #20]
 800a1b2:	631a      	str	r2, [r3, #48]	; 0x30
 800a1b4:	e005      	b.n	800a1c2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a1b6:	6978      	ldr	r0, [r7, #20]
 800a1b8:	f001 ffaa 	bl	800c110 <vPortFree>
 800a1bc:	e001      	b.n	800a1c2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a1c2:	69fb      	ldr	r3, [r7, #28]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d017      	beq.n	800a1f8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a1d0:	88fa      	ldrh	r2, [r7, #6]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	9303      	str	r3, [sp, #12]
 800a1d6:	69fb      	ldr	r3, [r7, #28]
 800a1d8:	9302      	str	r3, [sp, #8]
 800a1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1dc:	9301      	str	r3, [sp, #4]
 800a1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	68b9      	ldr	r1, [r7, #8]
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f000 f80e 	bl	800a208 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a1ec:	69f8      	ldr	r0, [r7, #28]
 800a1ee:	f000 f8b1 	bl	800a354 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	61bb      	str	r3, [r7, #24]
 800a1f6:	e002      	b.n	800a1fe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a1fe:	69bb      	ldr	r3, [r7, #24]
	}
 800a200:	4618      	mov	r0, r3
 800a202:	3720      	adds	r7, #32
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}

0800a208 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b088      	sub	sp, #32
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	607a      	str	r2, [r7, #4]
 800a214:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a218:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	461a      	mov	r2, r3
 800a220:	21a5      	movs	r1, #165	; 0xa5
 800a222:	f002 f9c4 	bl	800c5ae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a228:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a230:	3b01      	subs	r3, #1
 800a232:	009b      	lsls	r3, r3, #2
 800a234:	4413      	add	r3, r2
 800a236:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	f023 0307 	bic.w	r3, r3, #7
 800a23e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	f003 0307 	and.w	r3, r3, #7
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00a      	beq.n	800a260 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a24e:	f383 8811 	msr	BASEPRI, r3
 800a252:	f3bf 8f6f 	isb	sy
 800a256:	f3bf 8f4f 	dsb	sy
 800a25a:	617b      	str	r3, [r7, #20]
}
 800a25c:	bf00      	nop
 800a25e:	e7fe      	b.n	800a25e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d01f      	beq.n	800a2a6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a266:	2300      	movs	r3, #0
 800a268:	61fb      	str	r3, [r7, #28]
 800a26a:	e012      	b.n	800a292 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a26c:	68ba      	ldr	r2, [r7, #8]
 800a26e:	69fb      	ldr	r3, [r7, #28]
 800a270:	4413      	add	r3, r2
 800a272:	7819      	ldrb	r1, [r3, #0]
 800a274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a276:	69fb      	ldr	r3, [r7, #28]
 800a278:	4413      	add	r3, r2
 800a27a:	3334      	adds	r3, #52	; 0x34
 800a27c:	460a      	mov	r2, r1
 800a27e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	4413      	add	r3, r2
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d006      	beq.n	800a29a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a28c:	69fb      	ldr	r3, [r7, #28]
 800a28e:	3301      	adds	r3, #1
 800a290:	61fb      	str	r3, [r7, #28]
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	2b0f      	cmp	r3, #15
 800a296:	d9e9      	bls.n	800a26c <prvInitialiseNewTask+0x64>
 800a298:	e000      	b.n	800a29c <prvInitialiseNewTask+0x94>
			{
				break;
 800a29a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a2a4:	e003      	b.n	800a2ae <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a2a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b0:	2b37      	cmp	r3, #55	; 0x37
 800a2b2:	d901      	bls.n	800a2b8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a2b4:	2337      	movs	r3, #55	; 0x37
 800a2b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a2b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2c2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a2c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a2ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2cc:	3304      	adds	r3, #4
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7ff f886 	bl	80093e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d6:	3318      	adds	r3, #24
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7ff f881 	bl	80093e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a2ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fe:	2200      	movs	r2, #0
 800a300:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	3354      	adds	r3, #84	; 0x54
 800a308:	2260      	movs	r2, #96	; 0x60
 800a30a:	2100      	movs	r1, #0
 800a30c:	4618      	mov	r0, r3
 800a30e:	f002 f94e 	bl	800c5ae <memset>
 800a312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a314:	4a0c      	ldr	r2, [pc, #48]	; (800a348 <prvInitialiseNewTask+0x140>)
 800a316:	659a      	str	r2, [r3, #88]	; 0x58
 800a318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a31a:	4a0c      	ldr	r2, [pc, #48]	; (800a34c <prvInitialiseNewTask+0x144>)
 800a31c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a320:	4a0b      	ldr	r2, [pc, #44]	; (800a350 <prvInitialiseNewTask+0x148>)
 800a322:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	68f9      	ldr	r1, [r7, #12]
 800a328:	69b8      	ldr	r0, [r7, #24]
 800a32a:	f001 fbd3 	bl	800bad4 <pxPortInitialiseStack>
 800a32e:	4602      	mov	r2, r0
 800a330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a332:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a336:	2b00      	cmp	r3, #0
 800a338:	d002      	beq.n	800a340 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a33a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a33c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a33e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a340:	bf00      	nop
 800a342:	3720      	adds	r7, #32
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}
 800a348:	08010abc 	.word	0x08010abc
 800a34c:	08010adc 	.word	0x08010adc
 800a350:	08010a9c 	.word	0x08010a9c

0800a354 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a35c:	f001 fcea 	bl	800bd34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a360:	4b2d      	ldr	r3, [pc, #180]	; (800a418 <prvAddNewTaskToReadyList+0xc4>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	3301      	adds	r3, #1
 800a366:	4a2c      	ldr	r2, [pc, #176]	; (800a418 <prvAddNewTaskToReadyList+0xc4>)
 800a368:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a36a:	4b2c      	ldr	r3, [pc, #176]	; (800a41c <prvAddNewTaskToReadyList+0xc8>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d109      	bne.n	800a386 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a372:	4a2a      	ldr	r2, [pc, #168]	; (800a41c <prvAddNewTaskToReadyList+0xc8>)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a378:	4b27      	ldr	r3, [pc, #156]	; (800a418 <prvAddNewTaskToReadyList+0xc4>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	d110      	bne.n	800a3a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a380:	f000 fcb6 	bl	800acf0 <prvInitialiseTaskLists>
 800a384:	e00d      	b.n	800a3a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a386:	4b26      	ldr	r3, [pc, #152]	; (800a420 <prvAddNewTaskToReadyList+0xcc>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d109      	bne.n	800a3a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a38e:	4b23      	ldr	r3, [pc, #140]	; (800a41c <prvAddNewTaskToReadyList+0xc8>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a398:	429a      	cmp	r2, r3
 800a39a:	d802      	bhi.n	800a3a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a39c:	4a1f      	ldr	r2, [pc, #124]	; (800a41c <prvAddNewTaskToReadyList+0xc8>)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a3a2:	4b20      	ldr	r3, [pc, #128]	; (800a424 <prvAddNewTaskToReadyList+0xd0>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	4a1e      	ldr	r2, [pc, #120]	; (800a424 <prvAddNewTaskToReadyList+0xd0>)
 800a3aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a3ac:	4b1d      	ldr	r3, [pc, #116]	; (800a424 <prvAddNewTaskToReadyList+0xd0>)
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3b8:	4b1b      	ldr	r3, [pc, #108]	; (800a428 <prvAddNewTaskToReadyList+0xd4>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d903      	bls.n	800a3c8 <prvAddNewTaskToReadyList+0x74>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3c4:	4a18      	ldr	r2, [pc, #96]	; (800a428 <prvAddNewTaskToReadyList+0xd4>)
 800a3c6:	6013      	str	r3, [r2, #0]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4a15      	ldr	r2, [pc, #84]	; (800a42c <prvAddNewTaskToReadyList+0xd8>)
 800a3d6:	441a      	add	r2, r3
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	3304      	adds	r3, #4
 800a3dc:	4619      	mov	r1, r3
 800a3de:	4610      	mov	r0, r2
 800a3e0:	f7ff f80b 	bl	80093fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a3e4:	f001 fcd6 	bl	800bd94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a3e8:	4b0d      	ldr	r3, [pc, #52]	; (800a420 <prvAddNewTaskToReadyList+0xcc>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d00e      	beq.n	800a40e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a3f0:	4b0a      	ldr	r3, [pc, #40]	; (800a41c <prvAddNewTaskToReadyList+0xc8>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d207      	bcs.n	800a40e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a3fe:	4b0c      	ldr	r3, [pc, #48]	; (800a430 <prvAddNewTaskToReadyList+0xdc>)
 800a400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a40e:	bf00      	nop
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	20001764 	.word	0x20001764
 800a41c:	20001290 	.word	0x20001290
 800a420:	20001770 	.word	0x20001770
 800a424:	20001780 	.word	0x20001780
 800a428:	2000176c 	.word	0x2000176c
 800a42c:	20001294 	.word	0x20001294
 800a430:	e000ed04 	.word	0xe000ed04

0800a434 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a434:	b580      	push	{r7, lr}
 800a436:	b08a      	sub	sp, #40	; 0x28
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a43e:	2300      	movs	r3, #0
 800a440:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d10a      	bne.n	800a45e <vTaskDelayUntil+0x2a>
	__asm volatile
 800a448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	617b      	str	r3, [r7, #20]
}
 800a45a:	bf00      	nop
 800a45c:	e7fe      	b.n	800a45c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d10a      	bne.n	800a47a <vTaskDelayUntil+0x46>
	__asm volatile
 800a464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a468:	f383 8811 	msr	BASEPRI, r3
 800a46c:	f3bf 8f6f 	isb	sy
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	613b      	str	r3, [r7, #16]
}
 800a476:	bf00      	nop
 800a478:	e7fe      	b.n	800a478 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a47a:	4b2a      	ldr	r3, [pc, #168]	; (800a524 <vTaskDelayUntil+0xf0>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d00a      	beq.n	800a498 <vTaskDelayUntil+0x64>
	__asm volatile
 800a482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	60fb      	str	r3, [r7, #12]
}
 800a494:	bf00      	nop
 800a496:	e7fe      	b.n	800a496 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a498:	f000 f8ee 	bl	800a678 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a49c:	4b22      	ldr	r3, [pc, #136]	; (800a528 <vTaskDelayUntil+0xf4>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	683a      	ldr	r2, [r7, #0]
 800a4a8:	4413      	add	r3, r2
 800a4aa:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	6a3a      	ldr	r2, [r7, #32]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d20b      	bcs.n	800a4ce <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	69fa      	ldr	r2, [r7, #28]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d211      	bcs.n	800a4e4 <vTaskDelayUntil+0xb0>
 800a4c0:	69fa      	ldr	r2, [r7, #28]
 800a4c2:	6a3b      	ldr	r3, [r7, #32]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d90d      	bls.n	800a4e4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	627b      	str	r3, [r7, #36]	; 0x24
 800a4cc:	e00a      	b.n	800a4e4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	69fa      	ldr	r2, [r7, #28]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d303      	bcc.n	800a4e0 <vTaskDelayUntil+0xac>
 800a4d8:	69fa      	ldr	r2, [r7, #28]
 800a4da:	6a3b      	ldr	r3, [r7, #32]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d901      	bls.n	800a4e4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	69fa      	ldr	r2, [r7, #28]
 800a4e8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d006      	beq.n	800a4fe <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a4f0:	69fa      	ldr	r2, [r7, #28]
 800a4f2:	6a3b      	ldr	r3, [r7, #32]
 800a4f4:	1ad3      	subs	r3, r2, r3
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f000 ff49 	bl	800b390 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a4fe:	f000 f8c9 	bl	800a694 <xTaskResumeAll>
 800a502:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a504:	69bb      	ldr	r3, [r7, #24]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d107      	bne.n	800a51a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a50a:	4b08      	ldr	r3, [pc, #32]	; (800a52c <vTaskDelayUntil+0xf8>)
 800a50c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a510:	601a      	str	r2, [r3, #0]
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a51a:	bf00      	nop
 800a51c:	3728      	adds	r7, #40	; 0x28
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	2000178c 	.word	0x2000178c
 800a528:	20001768 	.word	0x20001768
 800a52c:	e000ed04 	.word	0xe000ed04

0800a530 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a538:	2300      	movs	r3, #0
 800a53a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d017      	beq.n	800a572 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a542:	4b13      	ldr	r3, [pc, #76]	; (800a590 <vTaskDelay+0x60>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00a      	beq.n	800a560 <vTaskDelay+0x30>
	__asm volatile
 800a54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a54e:	f383 8811 	msr	BASEPRI, r3
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	f3bf 8f4f 	dsb	sy
 800a55a:	60bb      	str	r3, [r7, #8]
}
 800a55c:	bf00      	nop
 800a55e:	e7fe      	b.n	800a55e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a560:	f000 f88a 	bl	800a678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a564:	2100      	movs	r1, #0
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 ff12 	bl	800b390 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a56c:	f000 f892 	bl	800a694 <xTaskResumeAll>
 800a570:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d107      	bne.n	800a588 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a578:	4b06      	ldr	r3, [pc, #24]	; (800a594 <vTaskDelay+0x64>)
 800a57a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	f3bf 8f4f 	dsb	sy
 800a584:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a588:	bf00      	nop
 800a58a:	3710      	adds	r7, #16
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}
 800a590:	2000178c 	.word	0x2000178c
 800a594:	e000ed04 	.word	0xe000ed04

0800a598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b08a      	sub	sp, #40	; 0x28
 800a59c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a5a6:	463a      	mov	r2, r7
 800a5a8:	1d39      	adds	r1, r7, #4
 800a5aa:	f107 0308 	add.w	r3, r7, #8
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fe fec2 	bl	8009338 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a5b4:	6839      	ldr	r1, [r7, #0]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	68ba      	ldr	r2, [r7, #8]
 800a5ba:	9202      	str	r2, [sp, #8]
 800a5bc:	9301      	str	r3, [sp, #4]
 800a5be:	2300      	movs	r3, #0
 800a5c0:	9300      	str	r3, [sp, #0]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	460a      	mov	r2, r1
 800a5c6:	4924      	ldr	r1, [pc, #144]	; (800a658 <vTaskStartScheduler+0xc0>)
 800a5c8:	4824      	ldr	r0, [pc, #144]	; (800a65c <vTaskStartScheduler+0xc4>)
 800a5ca:	f7ff fd7b 	bl	800a0c4 <xTaskCreateStatic>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	4a23      	ldr	r2, [pc, #140]	; (800a660 <vTaskStartScheduler+0xc8>)
 800a5d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a5d4:	4b22      	ldr	r3, [pc, #136]	; (800a660 <vTaskStartScheduler+0xc8>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d002      	beq.n	800a5e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	617b      	str	r3, [r7, #20]
 800a5e0:	e001      	b.n	800a5e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d102      	bne.n	800a5f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a5ec:	f000 ff24 	bl	800b438 <xTimerCreateTimerTask>
 800a5f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d11b      	bne.n	800a630 <vTaskStartScheduler+0x98>
	__asm volatile
 800a5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fc:	f383 8811 	msr	BASEPRI, r3
 800a600:	f3bf 8f6f 	isb	sy
 800a604:	f3bf 8f4f 	dsb	sy
 800a608:	613b      	str	r3, [r7, #16]
}
 800a60a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a60c:	4b15      	ldr	r3, [pc, #84]	; (800a664 <vTaskStartScheduler+0xcc>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	3354      	adds	r3, #84	; 0x54
 800a612:	4a15      	ldr	r2, [pc, #84]	; (800a668 <vTaskStartScheduler+0xd0>)
 800a614:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a616:	4b15      	ldr	r3, [pc, #84]	; (800a66c <vTaskStartScheduler+0xd4>)
 800a618:	f04f 32ff 	mov.w	r2, #4294967295
 800a61c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a61e:	4b14      	ldr	r3, [pc, #80]	; (800a670 <vTaskStartScheduler+0xd8>)
 800a620:	2201      	movs	r2, #1
 800a622:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a624:	4b13      	ldr	r3, [pc, #76]	; (800a674 <vTaskStartScheduler+0xdc>)
 800a626:	2200      	movs	r2, #0
 800a628:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a62a:	f001 fae1 	bl	800bbf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a62e:	e00e      	b.n	800a64e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a636:	d10a      	bne.n	800a64e <vTaskStartScheduler+0xb6>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a63c:	f383 8811 	msr	BASEPRI, r3
 800a640:	f3bf 8f6f 	isb	sy
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	60fb      	str	r3, [r7, #12]
}
 800a64a:	bf00      	nop
 800a64c:	e7fe      	b.n	800a64c <vTaskStartScheduler+0xb4>
}
 800a64e:	bf00      	nop
 800a650:	3718      	adds	r7, #24
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	0801097c 	.word	0x0801097c
 800a65c:	0800acc1 	.word	0x0800acc1
 800a660:	20001788 	.word	0x20001788
 800a664:	20001290 	.word	0x20001290
 800a668:	2000007c 	.word	0x2000007c
 800a66c:	20001784 	.word	0x20001784
 800a670:	20001770 	.word	0x20001770
 800a674:	20001768 	.word	0x20001768

0800a678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a678:	b480      	push	{r7}
 800a67a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a67c:	4b04      	ldr	r3, [pc, #16]	; (800a690 <vTaskSuspendAll+0x18>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	3301      	adds	r3, #1
 800a682:	4a03      	ldr	r2, [pc, #12]	; (800a690 <vTaskSuspendAll+0x18>)
 800a684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a686:	bf00      	nop
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr
 800a690:	2000178c 	.word	0x2000178c

0800a694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a69a:	2300      	movs	r3, #0
 800a69c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a6a2:	4b42      	ldr	r3, [pc, #264]	; (800a7ac <xTaskResumeAll+0x118>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d10a      	bne.n	800a6c0 <xTaskResumeAll+0x2c>
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	603b      	str	r3, [r7, #0]
}
 800a6bc:	bf00      	nop
 800a6be:	e7fe      	b.n	800a6be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a6c0:	f001 fb38 	bl	800bd34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a6c4:	4b39      	ldr	r3, [pc, #228]	; (800a7ac <xTaskResumeAll+0x118>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	4a38      	ldr	r2, [pc, #224]	; (800a7ac <xTaskResumeAll+0x118>)
 800a6cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6ce:	4b37      	ldr	r3, [pc, #220]	; (800a7ac <xTaskResumeAll+0x118>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d162      	bne.n	800a79c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a6d6:	4b36      	ldr	r3, [pc, #216]	; (800a7b0 <xTaskResumeAll+0x11c>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d05e      	beq.n	800a79c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a6de:	e02f      	b.n	800a740 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6e0:	4b34      	ldr	r3, [pc, #208]	; (800a7b4 <xTaskResumeAll+0x120>)
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	3318      	adds	r3, #24
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fe fee1 	bl	80094b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe fedc 	bl	80094b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a700:	4b2d      	ldr	r3, [pc, #180]	; (800a7b8 <xTaskResumeAll+0x124>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	429a      	cmp	r2, r3
 800a706:	d903      	bls.n	800a710 <xTaskResumeAll+0x7c>
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70c:	4a2a      	ldr	r2, [pc, #168]	; (800a7b8 <xTaskResumeAll+0x124>)
 800a70e:	6013      	str	r3, [r2, #0]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a714:	4613      	mov	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	4413      	add	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4a27      	ldr	r2, [pc, #156]	; (800a7bc <xTaskResumeAll+0x128>)
 800a71e:	441a      	add	r2, r3
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3304      	adds	r3, #4
 800a724:	4619      	mov	r1, r3
 800a726:	4610      	mov	r0, r2
 800a728:	f7fe fe67 	bl	80093fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a730:	4b23      	ldr	r3, [pc, #140]	; (800a7c0 <xTaskResumeAll+0x12c>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a736:	429a      	cmp	r2, r3
 800a738:	d302      	bcc.n	800a740 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a73a:	4b22      	ldr	r3, [pc, #136]	; (800a7c4 <xTaskResumeAll+0x130>)
 800a73c:	2201      	movs	r2, #1
 800a73e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a740:	4b1c      	ldr	r3, [pc, #112]	; (800a7b4 <xTaskResumeAll+0x120>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d1cb      	bne.n	800a6e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a74e:	f000 fb71 	bl	800ae34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a752:	4b1d      	ldr	r3, [pc, #116]	; (800a7c8 <xTaskResumeAll+0x134>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d010      	beq.n	800a780 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a75e:	f000 f859 	bl	800a814 <xTaskIncrementTick>
 800a762:	4603      	mov	r3, r0
 800a764:	2b00      	cmp	r3, #0
 800a766:	d002      	beq.n	800a76e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a768:	4b16      	ldr	r3, [pc, #88]	; (800a7c4 <xTaskResumeAll+0x130>)
 800a76a:	2201      	movs	r2, #1
 800a76c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	3b01      	subs	r3, #1
 800a772:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d1f1      	bne.n	800a75e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a77a:	4b13      	ldr	r3, [pc, #76]	; (800a7c8 <xTaskResumeAll+0x134>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a780:	4b10      	ldr	r3, [pc, #64]	; (800a7c4 <xTaskResumeAll+0x130>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d009      	beq.n	800a79c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a788:	2301      	movs	r3, #1
 800a78a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a78c:	4b0f      	ldr	r3, [pc, #60]	; (800a7cc <xTaskResumeAll+0x138>)
 800a78e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	f3bf 8f4f 	dsb	sy
 800a798:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a79c:	f001 fafa 	bl	800bd94 <vPortExitCritical>

	return xAlreadyYielded;
 800a7a0:	68bb      	ldr	r3, [r7, #8]
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	bf00      	nop
 800a7ac:	2000178c 	.word	0x2000178c
 800a7b0:	20001764 	.word	0x20001764
 800a7b4:	20001724 	.word	0x20001724
 800a7b8:	2000176c 	.word	0x2000176c
 800a7bc:	20001294 	.word	0x20001294
 800a7c0:	20001290 	.word	0x20001290
 800a7c4:	20001778 	.word	0x20001778
 800a7c8:	20001774 	.word	0x20001774
 800a7cc:	e000ed04 	.word	0xe000ed04

0800a7d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a7d6:	4b05      	ldr	r3, [pc, #20]	; (800a7ec <xTaskGetTickCount+0x1c>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a7dc:	687b      	ldr	r3, [r7, #4]
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	370c      	adds	r7, #12
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	20001768 	.word	0x20001768

0800a7f0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b082      	sub	sp, #8
 800a7f4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a7f6:	f001 fb7f 	bl	800bef8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a7fe:	4b04      	ldr	r3, [pc, #16]	; (800a810 <xTaskGetTickCountFromISR+0x20>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a804:	683b      	ldr	r3, [r7, #0]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3708      	adds	r7, #8
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	20001768 	.word	0x20001768

0800a814 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a81a:	2300      	movs	r3, #0
 800a81c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a81e:	4b4f      	ldr	r3, [pc, #316]	; (800a95c <xTaskIncrementTick+0x148>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	f040 808f 	bne.w	800a946 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a828:	4b4d      	ldr	r3, [pc, #308]	; (800a960 <xTaskIncrementTick+0x14c>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	3301      	adds	r3, #1
 800a82e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a830:	4a4b      	ldr	r2, [pc, #300]	; (800a960 <xTaskIncrementTick+0x14c>)
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d120      	bne.n	800a87e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a83c:	4b49      	ldr	r3, [pc, #292]	; (800a964 <xTaskIncrementTick+0x150>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d00a      	beq.n	800a85c <xTaskIncrementTick+0x48>
	__asm volatile
 800a846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84a:	f383 8811 	msr	BASEPRI, r3
 800a84e:	f3bf 8f6f 	isb	sy
 800a852:	f3bf 8f4f 	dsb	sy
 800a856:	603b      	str	r3, [r7, #0]
}
 800a858:	bf00      	nop
 800a85a:	e7fe      	b.n	800a85a <xTaskIncrementTick+0x46>
 800a85c:	4b41      	ldr	r3, [pc, #260]	; (800a964 <xTaskIncrementTick+0x150>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	60fb      	str	r3, [r7, #12]
 800a862:	4b41      	ldr	r3, [pc, #260]	; (800a968 <xTaskIncrementTick+0x154>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4a3f      	ldr	r2, [pc, #252]	; (800a964 <xTaskIncrementTick+0x150>)
 800a868:	6013      	str	r3, [r2, #0]
 800a86a:	4a3f      	ldr	r2, [pc, #252]	; (800a968 <xTaskIncrementTick+0x154>)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6013      	str	r3, [r2, #0]
 800a870:	4b3e      	ldr	r3, [pc, #248]	; (800a96c <xTaskIncrementTick+0x158>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	3301      	adds	r3, #1
 800a876:	4a3d      	ldr	r2, [pc, #244]	; (800a96c <xTaskIncrementTick+0x158>)
 800a878:	6013      	str	r3, [r2, #0]
 800a87a:	f000 fadb 	bl	800ae34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a87e:	4b3c      	ldr	r3, [pc, #240]	; (800a970 <xTaskIncrementTick+0x15c>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	693a      	ldr	r2, [r7, #16]
 800a884:	429a      	cmp	r2, r3
 800a886:	d349      	bcc.n	800a91c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a888:	4b36      	ldr	r3, [pc, #216]	; (800a964 <xTaskIncrementTick+0x150>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d104      	bne.n	800a89c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a892:	4b37      	ldr	r3, [pc, #220]	; (800a970 <xTaskIncrementTick+0x15c>)
 800a894:	f04f 32ff 	mov.w	r2, #4294967295
 800a898:	601a      	str	r2, [r3, #0]
					break;
 800a89a:	e03f      	b.n	800a91c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a89c:	4b31      	ldr	r3, [pc, #196]	; (800a964 <xTaskIncrementTick+0x150>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	68db      	ldr	r3, [r3, #12]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a8ac:	693a      	ldr	r2, [r7, #16]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d203      	bcs.n	800a8bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8b4:	4a2e      	ldr	r2, [pc, #184]	; (800a970 <xTaskIncrementTick+0x15c>)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a8ba:	e02f      	b.n	800a91c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	3304      	adds	r3, #4
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f7fe fdf7 	bl	80094b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d004      	beq.n	800a8d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	3318      	adds	r3, #24
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe fdee 	bl	80094b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8dc:	4b25      	ldr	r3, [pc, #148]	; (800a974 <xTaskIncrementTick+0x160>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d903      	bls.n	800a8ec <xTaskIncrementTick+0xd8>
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e8:	4a22      	ldr	r2, [pc, #136]	; (800a974 <xTaskIncrementTick+0x160>)
 800a8ea:	6013      	str	r3, [r2, #0]
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f0:	4613      	mov	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	4a1f      	ldr	r2, [pc, #124]	; (800a978 <xTaskIncrementTick+0x164>)
 800a8fa:	441a      	add	r2, r3
 800a8fc:	68bb      	ldr	r3, [r7, #8]
 800a8fe:	3304      	adds	r3, #4
 800a900:	4619      	mov	r1, r3
 800a902:	4610      	mov	r0, r2
 800a904:	f7fe fd79 	bl	80093fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a90c:	4b1b      	ldr	r3, [pc, #108]	; (800a97c <xTaskIncrementTick+0x168>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a912:	429a      	cmp	r2, r3
 800a914:	d3b8      	bcc.n	800a888 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a916:	2301      	movs	r3, #1
 800a918:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a91a:	e7b5      	b.n	800a888 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a91c:	4b17      	ldr	r3, [pc, #92]	; (800a97c <xTaskIncrementTick+0x168>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a922:	4915      	ldr	r1, [pc, #84]	; (800a978 <xTaskIncrementTick+0x164>)
 800a924:	4613      	mov	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4413      	add	r3, r2
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	440b      	add	r3, r1
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d901      	bls.n	800a938 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a934:	2301      	movs	r3, #1
 800a936:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a938:	4b11      	ldr	r3, [pc, #68]	; (800a980 <xTaskIncrementTick+0x16c>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d007      	beq.n	800a950 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a940:	2301      	movs	r3, #1
 800a942:	617b      	str	r3, [r7, #20]
 800a944:	e004      	b.n	800a950 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a946:	4b0f      	ldr	r3, [pc, #60]	; (800a984 <xTaskIncrementTick+0x170>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	3301      	adds	r3, #1
 800a94c:	4a0d      	ldr	r2, [pc, #52]	; (800a984 <xTaskIncrementTick+0x170>)
 800a94e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a950:	697b      	ldr	r3, [r7, #20]
}
 800a952:	4618      	mov	r0, r3
 800a954:	3718      	adds	r7, #24
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
 800a95a:	bf00      	nop
 800a95c:	2000178c 	.word	0x2000178c
 800a960:	20001768 	.word	0x20001768
 800a964:	2000171c 	.word	0x2000171c
 800a968:	20001720 	.word	0x20001720
 800a96c:	2000177c 	.word	0x2000177c
 800a970:	20001784 	.word	0x20001784
 800a974:	2000176c 	.word	0x2000176c
 800a978:	20001294 	.word	0x20001294
 800a97c:	20001290 	.word	0x20001290
 800a980:	20001778 	.word	0x20001778
 800a984:	20001774 	.word	0x20001774

0800a988 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a988:	b480      	push	{r7}
 800a98a:	b085      	sub	sp, #20
 800a98c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a98e:	4b2a      	ldr	r3, [pc, #168]	; (800aa38 <vTaskSwitchContext+0xb0>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d003      	beq.n	800a99e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a996:	4b29      	ldr	r3, [pc, #164]	; (800aa3c <vTaskSwitchContext+0xb4>)
 800a998:	2201      	movs	r2, #1
 800a99a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a99c:	e046      	b.n	800aa2c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a99e:	4b27      	ldr	r3, [pc, #156]	; (800aa3c <vTaskSwitchContext+0xb4>)
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9a4:	4b26      	ldr	r3, [pc, #152]	; (800aa40 <vTaskSwitchContext+0xb8>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	60fb      	str	r3, [r7, #12]
 800a9aa:	e010      	b.n	800a9ce <vTaskSwitchContext+0x46>
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d10a      	bne.n	800a9c8 <vTaskSwitchContext+0x40>
	__asm volatile
 800a9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b6:	f383 8811 	msr	BASEPRI, r3
 800a9ba:	f3bf 8f6f 	isb	sy
 800a9be:	f3bf 8f4f 	dsb	sy
 800a9c2:	607b      	str	r3, [r7, #4]
}
 800a9c4:	bf00      	nop
 800a9c6:	e7fe      	b.n	800a9c6 <vTaskSwitchContext+0x3e>
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	3b01      	subs	r3, #1
 800a9cc:	60fb      	str	r3, [r7, #12]
 800a9ce:	491d      	ldr	r1, [pc, #116]	; (800aa44 <vTaskSwitchContext+0xbc>)
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	4413      	add	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	440b      	add	r3, r1
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d0e4      	beq.n	800a9ac <vTaskSwitchContext+0x24>
 800a9e2:	68fa      	ldr	r2, [r7, #12]
 800a9e4:	4613      	mov	r3, r2
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	4413      	add	r3, r2
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4a15      	ldr	r2, [pc, #84]	; (800aa44 <vTaskSwitchContext+0xbc>)
 800a9ee:	4413      	add	r3, r2
 800a9f0:	60bb      	str	r3, [r7, #8]
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	605a      	str	r2, [r3, #4]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	685a      	ldr	r2, [r3, #4]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	3308      	adds	r3, #8
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d104      	bne.n	800aa12 <vTaskSwitchContext+0x8a>
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	685a      	ldr	r2, [r3, #4]
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	605a      	str	r2, [r3, #4]
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	68db      	ldr	r3, [r3, #12]
 800aa18:	4a0b      	ldr	r2, [pc, #44]	; (800aa48 <vTaskSwitchContext+0xc0>)
 800aa1a:	6013      	str	r3, [r2, #0]
 800aa1c:	4a08      	ldr	r2, [pc, #32]	; (800aa40 <vTaskSwitchContext+0xb8>)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aa22:	4b09      	ldr	r3, [pc, #36]	; (800aa48 <vTaskSwitchContext+0xc0>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	3354      	adds	r3, #84	; 0x54
 800aa28:	4a08      	ldr	r2, [pc, #32]	; (800aa4c <vTaskSwitchContext+0xc4>)
 800aa2a:	6013      	str	r3, [r2, #0]
}
 800aa2c:	bf00      	nop
 800aa2e:	3714      	adds	r7, #20
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr
 800aa38:	2000178c 	.word	0x2000178c
 800aa3c:	20001778 	.word	0x20001778
 800aa40:	2000176c 	.word	0x2000176c
 800aa44:	20001294 	.word	0x20001294
 800aa48:	20001290 	.word	0x20001290
 800aa4c:	2000007c 	.word	0x2000007c

0800aa50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b084      	sub	sp, #16
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10a      	bne.n	800aa76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800aa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa64:	f383 8811 	msr	BASEPRI, r3
 800aa68:	f3bf 8f6f 	isb	sy
 800aa6c:	f3bf 8f4f 	dsb	sy
 800aa70:	60fb      	str	r3, [r7, #12]
}
 800aa72:	bf00      	nop
 800aa74:	e7fe      	b.n	800aa74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa76:	4b07      	ldr	r3, [pc, #28]	; (800aa94 <vTaskPlaceOnEventList+0x44>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	3318      	adds	r3, #24
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f7fe fcdf 	bl	8009442 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa84:	2101      	movs	r1, #1
 800aa86:	6838      	ldr	r0, [r7, #0]
 800aa88:	f000 fc82 	bl	800b390 <prvAddCurrentTaskToDelayedList>
}
 800aa8c:	bf00      	nop
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	20001290 	.word	0x20001290

0800aa98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b086      	sub	sp, #24
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10a      	bne.n	800aac0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	617b      	str	r3, [r7, #20]
}
 800aabc:	bf00      	nop
 800aabe:	e7fe      	b.n	800aabe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aac0:	4b0a      	ldr	r3, [pc, #40]	; (800aaec <vTaskPlaceOnEventListRestricted+0x54>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	3318      	adds	r3, #24
 800aac6:	4619      	mov	r1, r3
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f7fe fc96 	bl	80093fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d002      	beq.n	800aada <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aad4:	f04f 33ff 	mov.w	r3, #4294967295
 800aad8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aada:	6879      	ldr	r1, [r7, #4]
 800aadc:	68b8      	ldr	r0, [r7, #8]
 800aade:	f000 fc57 	bl	800b390 <prvAddCurrentTaskToDelayedList>
	}
 800aae2:	bf00      	nop
 800aae4:	3718      	adds	r7, #24
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	20001290 	.word	0x20001290

0800aaf0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d10a      	bne.n	800ab1c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ab06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0a:	f383 8811 	msr	BASEPRI, r3
 800ab0e:	f3bf 8f6f 	isb	sy
 800ab12:	f3bf 8f4f 	dsb	sy
 800ab16:	60fb      	str	r3, [r7, #12]
}
 800ab18:	bf00      	nop
 800ab1a:	e7fe      	b.n	800ab1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab1c:	693b      	ldr	r3, [r7, #16]
 800ab1e:	3318      	adds	r3, #24
 800ab20:	4618      	mov	r0, r3
 800ab22:	f7fe fcc7 	bl	80094b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab26:	4b1e      	ldr	r3, [pc, #120]	; (800aba0 <xTaskRemoveFromEventList+0xb0>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d11d      	bne.n	800ab6a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	3304      	adds	r3, #4
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7fe fcbe 	bl	80094b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab3c:	4b19      	ldr	r3, [pc, #100]	; (800aba4 <xTaskRemoveFromEventList+0xb4>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d903      	bls.n	800ab4c <xTaskRemoveFromEventList+0x5c>
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab48:	4a16      	ldr	r2, [pc, #88]	; (800aba4 <xTaskRemoveFromEventList+0xb4>)
 800ab4a:	6013      	str	r3, [r2, #0]
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab50:	4613      	mov	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4413      	add	r3, r2
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	4a13      	ldr	r2, [pc, #76]	; (800aba8 <xTaskRemoveFromEventList+0xb8>)
 800ab5a:	441a      	add	r2, r3
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	3304      	adds	r3, #4
 800ab60:	4619      	mov	r1, r3
 800ab62:	4610      	mov	r0, r2
 800ab64:	f7fe fc49 	bl	80093fa <vListInsertEnd>
 800ab68:	e005      	b.n	800ab76 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	3318      	adds	r3, #24
 800ab6e:	4619      	mov	r1, r3
 800ab70:	480e      	ldr	r0, [pc, #56]	; (800abac <xTaskRemoveFromEventList+0xbc>)
 800ab72:	f7fe fc42 	bl	80093fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab7a:	4b0d      	ldr	r3, [pc, #52]	; (800abb0 <xTaskRemoveFromEventList+0xc0>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d905      	bls.n	800ab90 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab84:	2301      	movs	r3, #1
 800ab86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab88:	4b0a      	ldr	r3, [pc, #40]	; (800abb4 <xTaskRemoveFromEventList+0xc4>)
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	601a      	str	r2, [r3, #0]
 800ab8e:	e001      	b.n	800ab94 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ab90:	2300      	movs	r3, #0
 800ab92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab94:	697b      	ldr	r3, [r7, #20]
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	2000178c 	.word	0x2000178c
 800aba4:	2000176c 	.word	0x2000176c
 800aba8:	20001294 	.word	0x20001294
 800abac:	20001724 	.word	0x20001724
 800abb0:	20001290 	.word	0x20001290
 800abb4:	20001778 	.word	0x20001778

0800abb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800abc0:	4b06      	ldr	r3, [pc, #24]	; (800abdc <vTaskInternalSetTimeOutState+0x24>)
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800abc8:	4b05      	ldr	r3, [pc, #20]	; (800abe0 <vTaskInternalSetTimeOutState+0x28>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	605a      	str	r2, [r3, #4]
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr
 800abdc:	2000177c 	.word	0x2000177c
 800abe0:	20001768 	.word	0x20001768

0800abe4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b088      	sub	sp, #32
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10a      	bne.n	800ac0a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800abf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf8:	f383 8811 	msr	BASEPRI, r3
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f3bf 8f4f 	dsb	sy
 800ac04:	613b      	str	r3, [r7, #16]
}
 800ac06:	bf00      	nop
 800ac08:	e7fe      	b.n	800ac08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d10a      	bne.n	800ac26 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ac10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac14:	f383 8811 	msr	BASEPRI, r3
 800ac18:	f3bf 8f6f 	isb	sy
 800ac1c:	f3bf 8f4f 	dsb	sy
 800ac20:	60fb      	str	r3, [r7, #12]
}
 800ac22:	bf00      	nop
 800ac24:	e7fe      	b.n	800ac24 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ac26:	f001 f885 	bl	800bd34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac2a:	4b1d      	ldr	r3, [pc, #116]	; (800aca0 <xTaskCheckForTimeOut+0xbc>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	69ba      	ldr	r2, [r7, #24]
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac42:	d102      	bne.n	800ac4a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac44:	2300      	movs	r3, #0
 800ac46:	61fb      	str	r3, [r7, #28]
 800ac48:	e023      	b.n	800ac92 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	4b15      	ldr	r3, [pc, #84]	; (800aca4 <xTaskCheckForTimeOut+0xc0>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d007      	beq.n	800ac66 <xTaskCheckForTimeOut+0x82>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	69ba      	ldr	r2, [r7, #24]
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d302      	bcc.n	800ac66 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac60:	2301      	movs	r3, #1
 800ac62:	61fb      	str	r3, [r7, #28]
 800ac64:	e015      	b.n	800ac92 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	697a      	ldr	r2, [r7, #20]
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d20b      	bcs.n	800ac88 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	681a      	ldr	r2, [r3, #0]
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	1ad2      	subs	r2, r2, r3
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f7ff ff9b 	bl	800abb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ac82:	2300      	movs	r3, #0
 800ac84:	61fb      	str	r3, [r7, #28]
 800ac86:	e004      	b.n	800ac92 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ac92:	f001 f87f 	bl	800bd94 <vPortExitCritical>

	return xReturn;
 800ac96:	69fb      	ldr	r3, [r7, #28]
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3720      	adds	r7, #32
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	20001768 	.word	0x20001768
 800aca4:	2000177c 	.word	0x2000177c

0800aca8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aca8:	b480      	push	{r7}
 800acaa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800acac:	4b03      	ldr	r3, [pc, #12]	; (800acbc <vTaskMissedYield+0x14>)
 800acae:	2201      	movs	r2, #1
 800acb0:	601a      	str	r2, [r3, #0]
}
 800acb2:	bf00      	nop
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	20001778 	.word	0x20001778

0800acc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b082      	sub	sp, #8
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800acc8:	f000 f852 	bl	800ad70 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800accc:	4b06      	ldr	r3, [pc, #24]	; (800ace8 <prvIdleTask+0x28>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d9f9      	bls.n	800acc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800acd4:	4b05      	ldr	r3, [pc, #20]	; (800acec <prvIdleTask+0x2c>)
 800acd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acda:	601a      	str	r2, [r3, #0]
 800acdc:	f3bf 8f4f 	dsb	sy
 800ace0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ace4:	e7f0      	b.n	800acc8 <prvIdleTask+0x8>
 800ace6:	bf00      	nop
 800ace8:	20001294 	.word	0x20001294
 800acec:	e000ed04 	.word	0xe000ed04

0800acf0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acf6:	2300      	movs	r3, #0
 800acf8:	607b      	str	r3, [r7, #4]
 800acfa:	e00c      	b.n	800ad16 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	4613      	mov	r3, r2
 800ad00:	009b      	lsls	r3, r3, #2
 800ad02:	4413      	add	r3, r2
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	4a12      	ldr	r2, [pc, #72]	; (800ad50 <prvInitialiseTaskLists+0x60>)
 800ad08:	4413      	add	r3, r2
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7fe fb48 	bl	80093a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	3301      	adds	r3, #1
 800ad14:	607b      	str	r3, [r7, #4]
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2b37      	cmp	r3, #55	; 0x37
 800ad1a:	d9ef      	bls.n	800acfc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad1c:	480d      	ldr	r0, [pc, #52]	; (800ad54 <prvInitialiseTaskLists+0x64>)
 800ad1e:	f7fe fb3f 	bl	80093a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad22:	480d      	ldr	r0, [pc, #52]	; (800ad58 <prvInitialiseTaskLists+0x68>)
 800ad24:	f7fe fb3c 	bl	80093a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad28:	480c      	ldr	r0, [pc, #48]	; (800ad5c <prvInitialiseTaskLists+0x6c>)
 800ad2a:	f7fe fb39 	bl	80093a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad2e:	480c      	ldr	r0, [pc, #48]	; (800ad60 <prvInitialiseTaskLists+0x70>)
 800ad30:	f7fe fb36 	bl	80093a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad34:	480b      	ldr	r0, [pc, #44]	; (800ad64 <prvInitialiseTaskLists+0x74>)
 800ad36:	f7fe fb33 	bl	80093a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad3a:	4b0b      	ldr	r3, [pc, #44]	; (800ad68 <prvInitialiseTaskLists+0x78>)
 800ad3c:	4a05      	ldr	r2, [pc, #20]	; (800ad54 <prvInitialiseTaskLists+0x64>)
 800ad3e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad40:	4b0a      	ldr	r3, [pc, #40]	; (800ad6c <prvInitialiseTaskLists+0x7c>)
 800ad42:	4a05      	ldr	r2, [pc, #20]	; (800ad58 <prvInitialiseTaskLists+0x68>)
 800ad44:	601a      	str	r2, [r3, #0]
}
 800ad46:	bf00      	nop
 800ad48:	3708      	adds	r7, #8
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	20001294 	.word	0x20001294
 800ad54:	200016f4 	.word	0x200016f4
 800ad58:	20001708 	.word	0x20001708
 800ad5c:	20001724 	.word	0x20001724
 800ad60:	20001738 	.word	0x20001738
 800ad64:	20001750 	.word	0x20001750
 800ad68:	2000171c 	.word	0x2000171c
 800ad6c:	20001720 	.word	0x20001720

0800ad70 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad76:	e019      	b.n	800adac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ad78:	f000 ffdc 	bl	800bd34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad7c:	4b10      	ldr	r3, [pc, #64]	; (800adc0 <prvCheckTasksWaitingTermination+0x50>)
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	3304      	adds	r3, #4
 800ad88:	4618      	mov	r0, r3
 800ad8a:	f7fe fb93 	bl	80094b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ad8e:	4b0d      	ldr	r3, [pc, #52]	; (800adc4 <prvCheckTasksWaitingTermination+0x54>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	3b01      	subs	r3, #1
 800ad94:	4a0b      	ldr	r2, [pc, #44]	; (800adc4 <prvCheckTasksWaitingTermination+0x54>)
 800ad96:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ad98:	4b0b      	ldr	r3, [pc, #44]	; (800adc8 <prvCheckTasksWaitingTermination+0x58>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	3b01      	subs	r3, #1
 800ad9e:	4a0a      	ldr	r2, [pc, #40]	; (800adc8 <prvCheckTasksWaitingTermination+0x58>)
 800ada0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ada2:	f000 fff7 	bl	800bd94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ada6:	6878      	ldr	r0, [r7, #4]
 800ada8:	f000 f810 	bl	800adcc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800adac:	4b06      	ldr	r3, [pc, #24]	; (800adc8 <prvCheckTasksWaitingTermination+0x58>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d1e1      	bne.n	800ad78 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800adb4:	bf00      	nop
 800adb6:	bf00      	nop
 800adb8:	3708      	adds	r7, #8
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
 800adbe:	bf00      	nop
 800adc0:	20001738 	.word	0x20001738
 800adc4:	20001764 	.word	0x20001764
 800adc8:	2000174c 	.word	0x2000174c

0800adcc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	3354      	adds	r3, #84	; 0x54
 800add8:	4618      	mov	r0, r3
 800adda:	f002 f98b 	bl	800d0f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d108      	bne.n	800adfa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adec:	4618      	mov	r0, r3
 800adee:	f001 f98f 	bl	800c110 <vPortFree>
				vPortFree( pxTCB );
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f001 f98c 	bl	800c110 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800adf8:	e018      	b.n	800ae2c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d103      	bne.n	800ae0c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f001 f983 	bl	800c110 <vPortFree>
	}
 800ae0a:	e00f      	b.n	800ae2c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d00a      	beq.n	800ae2c <prvDeleteTCB+0x60>
	__asm volatile
 800ae16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae1a:	f383 8811 	msr	BASEPRI, r3
 800ae1e:	f3bf 8f6f 	isb	sy
 800ae22:	f3bf 8f4f 	dsb	sy
 800ae26:	60fb      	str	r3, [r7, #12]
}
 800ae28:	bf00      	nop
 800ae2a:	e7fe      	b.n	800ae2a <prvDeleteTCB+0x5e>
	}
 800ae2c:	bf00      	nop
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae3a:	4b0c      	ldr	r3, [pc, #48]	; (800ae6c <prvResetNextTaskUnblockTime+0x38>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d104      	bne.n	800ae4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae44:	4b0a      	ldr	r3, [pc, #40]	; (800ae70 <prvResetNextTaskUnblockTime+0x3c>)
 800ae46:	f04f 32ff 	mov.w	r2, #4294967295
 800ae4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae4c:	e008      	b.n	800ae60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae4e:	4b07      	ldr	r3, [pc, #28]	; (800ae6c <prvResetNextTaskUnblockTime+0x38>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	68db      	ldr	r3, [r3, #12]
 800ae56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	4a04      	ldr	r2, [pc, #16]	; (800ae70 <prvResetNextTaskUnblockTime+0x3c>)
 800ae5e:	6013      	str	r3, [r2, #0]
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr
 800ae6c:	2000171c 	.word	0x2000171c
 800ae70:	20001784 	.word	0x20001784

0800ae74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae74:	b480      	push	{r7}
 800ae76:	b083      	sub	sp, #12
 800ae78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ae7a:	4b0b      	ldr	r3, [pc, #44]	; (800aea8 <xTaskGetSchedulerState+0x34>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d102      	bne.n	800ae88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae82:	2301      	movs	r3, #1
 800ae84:	607b      	str	r3, [r7, #4]
 800ae86:	e008      	b.n	800ae9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae88:	4b08      	ldr	r3, [pc, #32]	; (800aeac <xTaskGetSchedulerState+0x38>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d102      	bne.n	800ae96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ae90:	2302      	movs	r3, #2
 800ae92:	607b      	str	r3, [r7, #4]
 800ae94:	e001      	b.n	800ae9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae96:	2300      	movs	r3, #0
 800ae98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ae9a:	687b      	ldr	r3, [r7, #4]
	}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr
 800aea8:	20001770 	.word	0x20001770
 800aeac:	2000178c 	.word	0x2000178c

0800aeb0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aebc:	2300      	movs	r3, #0
 800aebe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d056      	beq.n	800af74 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aec6:	4b2e      	ldr	r3, [pc, #184]	; (800af80 <xTaskPriorityDisinherit+0xd0>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d00a      	beq.n	800aee6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	60fb      	str	r3, [r7, #12]
}
 800aee2:	bf00      	nop
 800aee4:	e7fe      	b.n	800aee4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10a      	bne.n	800af04 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aeee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef2:	f383 8811 	msr	BASEPRI, r3
 800aef6:	f3bf 8f6f 	isb	sy
 800aefa:	f3bf 8f4f 	dsb	sy
 800aefe:	60bb      	str	r3, [r7, #8]
}
 800af00:	bf00      	nop
 800af02:	e7fe      	b.n	800af02 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af08:	1e5a      	subs	r2, r3, #1
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af16:	429a      	cmp	r2, r3
 800af18:	d02c      	beq.n	800af74 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800af1a:	693b      	ldr	r3, [r7, #16]
 800af1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d128      	bne.n	800af74 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	3304      	adds	r3, #4
 800af26:	4618      	mov	r0, r3
 800af28:	f7fe fac4 	bl	80094b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af38:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af44:	4b0f      	ldr	r3, [pc, #60]	; (800af84 <xTaskPriorityDisinherit+0xd4>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d903      	bls.n	800af54 <xTaskPriorityDisinherit+0xa4>
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af50:	4a0c      	ldr	r2, [pc, #48]	; (800af84 <xTaskPriorityDisinherit+0xd4>)
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af58:	4613      	mov	r3, r2
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	4413      	add	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	4a09      	ldr	r2, [pc, #36]	; (800af88 <xTaskPriorityDisinherit+0xd8>)
 800af62:	441a      	add	r2, r3
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	3304      	adds	r3, #4
 800af68:	4619      	mov	r1, r3
 800af6a:	4610      	mov	r0, r2
 800af6c:	f7fe fa45 	bl	80093fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800af70:	2301      	movs	r3, #1
 800af72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af74:	697b      	ldr	r3, [r7, #20]
	}
 800af76:	4618      	mov	r0, r3
 800af78:	3718      	adds	r7, #24
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
 800af7e:	bf00      	nop
 800af80:	20001290 	.word	0x20001290
 800af84:	2000176c 	.word	0x2000176c
 800af88:	20001294 	.word	0x20001294

0800af8c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	60b9      	str	r1, [r7, #8]
 800af96:	607a      	str	r2, [r7, #4]
 800af98:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800af9a:	f000 fecb 	bl	800bd34 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800af9e:	4b29      	ldr	r3, [pc, #164]	; (800b044 <xTaskNotifyWait+0xb8>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800afa6:	b2db      	uxtb	r3, r3
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d01c      	beq.n	800afe6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800afac:	4b25      	ldr	r3, [pc, #148]	; (800b044 <xTaskNotifyWait+0xb8>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800afb4:	68fa      	ldr	r2, [r7, #12]
 800afb6:	43d2      	mvns	r2, r2
 800afb8:	400a      	ands	r2, r1
 800afba:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800afbe:	4b21      	ldr	r3, [pc, #132]	; (800b044 <xTaskNotifyWait+0xb8>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2201      	movs	r2, #1
 800afc4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00b      	beq.n	800afe6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800afce:	2101      	movs	r1, #1
 800afd0:	6838      	ldr	r0, [r7, #0]
 800afd2:	f000 f9dd 	bl	800b390 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800afd6:	4b1c      	ldr	r3, [pc, #112]	; (800b048 <xTaskNotifyWait+0xbc>)
 800afd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afdc:	601a      	str	r2, [r3, #0]
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800afe6:	f000 fed5 	bl	800bd94 <vPortExitCritical>

		taskENTER_CRITICAL();
 800afea:	f000 fea3 	bl	800bd34 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d005      	beq.n	800b000 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800aff4:	4b13      	ldr	r3, [pc, #76]	; (800b044 <xTaskNotifyWait+0xb8>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b000:	4b10      	ldr	r3, [pc, #64]	; (800b044 <xTaskNotifyWait+0xb8>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b02      	cmp	r3, #2
 800b00c:	d002      	beq.n	800b014 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b00e:	2300      	movs	r3, #0
 800b010:	617b      	str	r3, [r7, #20]
 800b012:	e00a      	b.n	800b02a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b014:	4b0b      	ldr	r3, [pc, #44]	; (800b044 <xTaskNotifyWait+0xb8>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800b01c:	68ba      	ldr	r2, [r7, #8]
 800b01e:	43d2      	mvns	r2, r2
 800b020:	400a      	ands	r2, r1
 800b022:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800b026:	2301      	movs	r3, #1
 800b028:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b02a:	4b06      	ldr	r3, [pc, #24]	; (800b044 <xTaskNotifyWait+0xb8>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	2200      	movs	r2, #0
 800b030:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800b034:	f000 feae 	bl	800bd94 <vPortExitCritical>

		return xReturn;
 800b038:	697b      	ldr	r3, [r7, #20]
	}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3718      	adds	r7, #24
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	20001290 	.word	0x20001290
 800b048:	e000ed04 	.word	0xe000ed04

0800b04c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b08a      	sub	sp, #40	; 0x28
 800b050:	af00      	add	r7, sp, #0
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	60b9      	str	r1, [r7, #8]
 800b056:	603b      	str	r3, [r7, #0]
 800b058:	4613      	mov	r3, r2
 800b05a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b05c:	2301      	movs	r3, #1
 800b05e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d10a      	bne.n	800b07c <xTaskGenericNotify+0x30>
	__asm volatile
 800b066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b06a:	f383 8811 	msr	BASEPRI, r3
 800b06e:	f3bf 8f6f 	isb	sy
 800b072:	f3bf 8f4f 	dsb	sy
 800b076:	61bb      	str	r3, [r7, #24]
}
 800b078:	bf00      	nop
 800b07a:	e7fe      	b.n	800b07a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b080:	f000 fe58 	bl	800bd34 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d004      	beq.n	800b094 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b08a:	6a3b      	ldr	r3, [r7, #32]
 800b08c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b094:	6a3b      	ldr	r3, [r7, #32]
 800b096:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b09a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b09c:	6a3b      	ldr	r3, [r7, #32]
 800b09e:	2202      	movs	r2, #2
 800b0a0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b0a4:	79fb      	ldrb	r3, [r7, #7]
 800b0a6:	2b04      	cmp	r3, #4
 800b0a8:	d82d      	bhi.n	800b106 <xTaskGenericNotify+0xba>
 800b0aa:	a201      	add	r2, pc, #4	; (adr r2, 800b0b0 <xTaskGenericNotify+0x64>)
 800b0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0b0:	0800b129 	.word	0x0800b129
 800b0b4:	0800b0c5 	.word	0x0800b0c5
 800b0b8:	0800b0d7 	.word	0x0800b0d7
 800b0bc:	0800b0e7 	.word	0x0800b0e7
 800b0c0:	0800b0f1 	.word	0x0800b0f1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b0c4:	6a3b      	ldr	r3, [r7, #32]
 800b0c6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	431a      	orrs	r2, r3
 800b0ce:	6a3b      	ldr	r3, [r7, #32]
 800b0d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b0d4:	e02b      	b.n	800b12e <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b0d6:	6a3b      	ldr	r3, [r7, #32]
 800b0d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b0dc:	1c5a      	adds	r2, r3, #1
 800b0de:	6a3b      	ldr	r3, [r7, #32]
 800b0e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b0e4:	e023      	b.n	800b12e <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b0e6:	6a3b      	ldr	r3, [r7, #32]
 800b0e8:	68ba      	ldr	r2, [r7, #8]
 800b0ea:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b0ee:	e01e      	b.n	800b12e <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b0f0:	7ffb      	ldrb	r3, [r7, #31]
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	d004      	beq.n	800b100 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b0f6:	6a3b      	ldr	r3, [r7, #32]
 800b0f8:	68ba      	ldr	r2, [r7, #8]
 800b0fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b0fe:	e016      	b.n	800b12e <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800b100:	2300      	movs	r3, #0
 800b102:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800b104:	e013      	b.n	800b12e <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b106:	6a3b      	ldr	r3, [r7, #32]
 800b108:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b110:	d00c      	beq.n	800b12c <xTaskGenericNotify+0xe0>
	__asm volatile
 800b112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b116:	f383 8811 	msr	BASEPRI, r3
 800b11a:	f3bf 8f6f 	isb	sy
 800b11e:	f3bf 8f4f 	dsb	sy
 800b122:	617b      	str	r3, [r7, #20]
}
 800b124:	bf00      	nop
 800b126:	e7fe      	b.n	800b126 <xTaskGenericNotify+0xda>
					break;
 800b128:	bf00      	nop
 800b12a:	e000      	b.n	800b12e <xTaskGenericNotify+0xe2>

					break;
 800b12c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b12e:	7ffb      	ldrb	r3, [r7, #31]
 800b130:	2b01      	cmp	r3, #1
 800b132:	d13a      	bne.n	800b1aa <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b134:	6a3b      	ldr	r3, [r7, #32]
 800b136:	3304      	adds	r3, #4
 800b138:	4618      	mov	r0, r3
 800b13a:	f7fe f9bb 	bl	80094b4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b13e:	6a3b      	ldr	r3, [r7, #32]
 800b140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b142:	4b1d      	ldr	r3, [pc, #116]	; (800b1b8 <xTaskGenericNotify+0x16c>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	429a      	cmp	r2, r3
 800b148:	d903      	bls.n	800b152 <xTaskGenericNotify+0x106>
 800b14a:	6a3b      	ldr	r3, [r7, #32]
 800b14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b14e:	4a1a      	ldr	r2, [pc, #104]	; (800b1b8 <xTaskGenericNotify+0x16c>)
 800b150:	6013      	str	r3, [r2, #0]
 800b152:	6a3b      	ldr	r3, [r7, #32]
 800b154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b156:	4613      	mov	r3, r2
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	4413      	add	r3, r2
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	4a17      	ldr	r2, [pc, #92]	; (800b1bc <xTaskGenericNotify+0x170>)
 800b160:	441a      	add	r2, r3
 800b162:	6a3b      	ldr	r3, [r7, #32]
 800b164:	3304      	adds	r3, #4
 800b166:	4619      	mov	r1, r3
 800b168:	4610      	mov	r0, r2
 800b16a:	f7fe f946 	bl	80093fa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b16e:	6a3b      	ldr	r3, [r7, #32]
 800b170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b172:	2b00      	cmp	r3, #0
 800b174:	d00a      	beq.n	800b18c <xTaskGenericNotify+0x140>
	__asm volatile
 800b176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b17a:	f383 8811 	msr	BASEPRI, r3
 800b17e:	f3bf 8f6f 	isb	sy
 800b182:	f3bf 8f4f 	dsb	sy
 800b186:	613b      	str	r3, [r7, #16]
}
 800b188:	bf00      	nop
 800b18a:	e7fe      	b.n	800b18a <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b18c:	6a3b      	ldr	r3, [r7, #32]
 800b18e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b190:	4b0b      	ldr	r3, [pc, #44]	; (800b1c0 <xTaskGenericNotify+0x174>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b196:	429a      	cmp	r2, r3
 800b198:	d907      	bls.n	800b1aa <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b19a:	4b0a      	ldr	r3, [pc, #40]	; (800b1c4 <xTaskGenericNotify+0x178>)
 800b19c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1a0:	601a      	str	r2, [r3, #0]
 800b1a2:	f3bf 8f4f 	dsb	sy
 800b1a6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b1aa:	f000 fdf3 	bl	800bd94 <vPortExitCritical>

		return xReturn;
 800b1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3728      	adds	r7, #40	; 0x28
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	2000176c 	.word	0x2000176c
 800b1bc:	20001294 	.word	0x20001294
 800b1c0:	20001290 	.word	0x20001290
 800b1c4:	e000ed04 	.word	0xe000ed04

0800b1c8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b08e      	sub	sp, #56	; 0x38
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	603b      	str	r3, [r7, #0]
 800b1d4:	4613      	mov	r3, r2
 800b1d6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d10a      	bne.n	800b1f8 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800b1e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e6:	f383 8811 	msr	BASEPRI, r3
 800b1ea:	f3bf 8f6f 	isb	sy
 800b1ee:	f3bf 8f4f 	dsb	sy
 800b1f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1f4:	bf00      	nop
 800b1f6:	e7fe      	b.n	800b1f6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b1f8:	f000 fe7e 	bl	800bef8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800b200:	f3ef 8211 	mrs	r2, BASEPRI
 800b204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	623a      	str	r2, [r7, #32]
 800b216:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b218:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b21a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d004      	beq.n	800b22c <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b224:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b22c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b22e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b238:	2202      	movs	r2, #2
 800b23a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b23e:	79fb      	ldrb	r3, [r7, #7]
 800b240:	2b04      	cmp	r3, #4
 800b242:	d82f      	bhi.n	800b2a4 <xTaskGenericNotifyFromISR+0xdc>
 800b244:	a201      	add	r2, pc, #4	; (adr r2, 800b24c <xTaskGenericNotifyFromISR+0x84>)
 800b246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24a:	bf00      	nop
 800b24c:	0800b2c7 	.word	0x0800b2c7
 800b250:	0800b261 	.word	0x0800b261
 800b254:	0800b273 	.word	0x0800b273
 800b258:	0800b283 	.word	0x0800b283
 800b25c:	0800b28d 	.word	0x0800b28d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b262:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	431a      	orrs	r2, r3
 800b26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b26c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b270:	e02c      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b274:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b278:	1c5a      	adds	r2, r3, #1
 800b27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b27c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b280:	e024      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b284:	68ba      	ldr	r2, [r7, #8]
 800b286:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b28a:	e01f      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b28c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b290:	2b02      	cmp	r3, #2
 800b292:	d004      	beq.n	800b29e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b29c:	e016      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800b2a2:	e013      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ae:	d00c      	beq.n	800b2ca <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800b2b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b4:	f383 8811 	msr	BASEPRI, r3
 800b2b8:	f3bf 8f6f 	isb	sy
 800b2bc:	f3bf 8f4f 	dsb	sy
 800b2c0:	61bb      	str	r3, [r7, #24]
}
 800b2c2:	bf00      	nop
 800b2c4:	e7fe      	b.n	800b2c4 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b2c6:	bf00      	nop
 800b2c8:	e000      	b.n	800b2cc <xTaskGenericNotifyFromISR+0x104>
					break;
 800b2ca:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b2cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b2d0:	2b01      	cmp	r3, #1
 800b2d2:	d146      	bne.n	800b362 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d00a      	beq.n	800b2f2 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e0:	f383 8811 	msr	BASEPRI, r3
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	617b      	str	r3, [r7, #20]
}
 800b2ee:	bf00      	nop
 800b2f0:	e7fe      	b.n	800b2f0 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2f2:	4b21      	ldr	r3, [pc, #132]	; (800b378 <xTaskGenericNotifyFromISR+0x1b0>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d11d      	bne.n	800b336 <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2fc:	3304      	adds	r3, #4
 800b2fe:	4618      	mov	r0, r3
 800b300:	f7fe f8d8 	bl	80094b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b308:	4b1c      	ldr	r3, [pc, #112]	; (800b37c <xTaskGenericNotifyFromISR+0x1b4>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d903      	bls.n	800b318 <xTaskGenericNotifyFromISR+0x150>
 800b310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b314:	4a19      	ldr	r2, [pc, #100]	; (800b37c <xTaskGenericNotifyFromISR+0x1b4>)
 800b316:	6013      	str	r3, [r2, #0]
 800b318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b31a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b31c:	4613      	mov	r3, r2
 800b31e:	009b      	lsls	r3, r3, #2
 800b320:	4413      	add	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4a16      	ldr	r2, [pc, #88]	; (800b380 <xTaskGenericNotifyFromISR+0x1b8>)
 800b326:	441a      	add	r2, r3
 800b328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b32a:	3304      	adds	r3, #4
 800b32c:	4619      	mov	r1, r3
 800b32e:	4610      	mov	r0, r2
 800b330:	f7fe f863 	bl	80093fa <vListInsertEnd>
 800b334:	e005      	b.n	800b342 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b338:	3318      	adds	r3, #24
 800b33a:	4619      	mov	r1, r3
 800b33c:	4811      	ldr	r0, [pc, #68]	; (800b384 <xTaskGenericNotifyFromISR+0x1bc>)
 800b33e:	f7fe f85c 	bl	80093fa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b346:	4b10      	ldr	r3, [pc, #64]	; (800b388 <xTaskGenericNotifyFromISR+0x1c0>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d908      	bls.n	800b362 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b352:	2b00      	cmp	r3, #0
 800b354:	d002      	beq.n	800b35c <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b358:	2201      	movs	r2, #1
 800b35a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b35c:	4b0b      	ldr	r3, [pc, #44]	; (800b38c <xTaskGenericNotifyFromISR+0x1c4>)
 800b35e:	2201      	movs	r2, #1
 800b360:	601a      	str	r2, [r3, #0]
 800b362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b364:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	f383 8811 	msr	BASEPRI, r3
}
 800b36c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b36e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800b370:	4618      	mov	r0, r3
 800b372:	3738      	adds	r7, #56	; 0x38
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}
 800b378:	2000178c 	.word	0x2000178c
 800b37c:	2000176c 	.word	0x2000176c
 800b380:	20001294 	.word	0x20001294
 800b384:	20001724 	.word	0x20001724
 800b388:	20001290 	.word	0x20001290
 800b38c:	20001778 	.word	0x20001778

0800b390 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b39a:	4b21      	ldr	r3, [pc, #132]	; (800b420 <prvAddCurrentTaskToDelayedList+0x90>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3a0:	4b20      	ldr	r3, [pc, #128]	; (800b424 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7fe f884 	bl	80094b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3b2:	d10a      	bne.n	800b3ca <prvAddCurrentTaskToDelayedList+0x3a>
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d007      	beq.n	800b3ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3ba:	4b1a      	ldr	r3, [pc, #104]	; (800b424 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	3304      	adds	r3, #4
 800b3c0:	4619      	mov	r1, r3
 800b3c2:	4819      	ldr	r0, [pc, #100]	; (800b428 <prvAddCurrentTaskToDelayedList+0x98>)
 800b3c4:	f7fe f819 	bl	80093fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b3c8:	e026      	b.n	800b418 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b3ca:	68fa      	ldr	r2, [r7, #12]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	4413      	add	r3, r2
 800b3d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b3d2:	4b14      	ldr	r3, [pc, #80]	; (800b424 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	68ba      	ldr	r2, [r7, #8]
 800b3d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b3da:	68ba      	ldr	r2, [r7, #8]
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d209      	bcs.n	800b3f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3e2:	4b12      	ldr	r3, [pc, #72]	; (800b42c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	4b0f      	ldr	r3, [pc, #60]	; (800b424 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	3304      	adds	r3, #4
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	4610      	mov	r0, r2
 800b3f0:	f7fe f827 	bl	8009442 <vListInsert>
}
 800b3f4:	e010      	b.n	800b418 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3f6:	4b0e      	ldr	r3, [pc, #56]	; (800b430 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b3f8:	681a      	ldr	r2, [r3, #0]
 800b3fa:	4b0a      	ldr	r3, [pc, #40]	; (800b424 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	3304      	adds	r3, #4
 800b400:	4619      	mov	r1, r3
 800b402:	4610      	mov	r0, r2
 800b404:	f7fe f81d 	bl	8009442 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b408:	4b0a      	ldr	r3, [pc, #40]	; (800b434 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	68ba      	ldr	r2, [r7, #8]
 800b40e:	429a      	cmp	r2, r3
 800b410:	d202      	bcs.n	800b418 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b412:	4a08      	ldr	r2, [pc, #32]	; (800b434 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	6013      	str	r3, [r2, #0]
}
 800b418:	bf00      	nop
 800b41a:	3710      	adds	r7, #16
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}
 800b420:	20001768 	.word	0x20001768
 800b424:	20001290 	.word	0x20001290
 800b428:	20001750 	.word	0x20001750
 800b42c:	20001720 	.word	0x20001720
 800b430:	2000171c 	.word	0x2000171c
 800b434:	20001784 	.word	0x20001784

0800b438 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b08a      	sub	sp, #40	; 0x28
 800b43c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b43e:	2300      	movs	r3, #0
 800b440:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b442:	f000 fb07 	bl	800ba54 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b446:	4b1c      	ldr	r3, [pc, #112]	; (800b4b8 <xTimerCreateTimerTask+0x80>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d021      	beq.n	800b492 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b44e:	2300      	movs	r3, #0
 800b450:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b452:	2300      	movs	r3, #0
 800b454:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b456:	1d3a      	adds	r2, r7, #4
 800b458:	f107 0108 	add.w	r1, r7, #8
 800b45c:	f107 030c 	add.w	r3, r7, #12
 800b460:	4618      	mov	r0, r3
 800b462:	f7fd ff83 	bl	800936c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b466:	6879      	ldr	r1, [r7, #4]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	68fa      	ldr	r2, [r7, #12]
 800b46c:	9202      	str	r2, [sp, #8]
 800b46e:	9301      	str	r3, [sp, #4]
 800b470:	2302      	movs	r3, #2
 800b472:	9300      	str	r3, [sp, #0]
 800b474:	2300      	movs	r3, #0
 800b476:	460a      	mov	r2, r1
 800b478:	4910      	ldr	r1, [pc, #64]	; (800b4bc <xTimerCreateTimerTask+0x84>)
 800b47a:	4811      	ldr	r0, [pc, #68]	; (800b4c0 <xTimerCreateTimerTask+0x88>)
 800b47c:	f7fe fe22 	bl	800a0c4 <xTaskCreateStatic>
 800b480:	4603      	mov	r3, r0
 800b482:	4a10      	ldr	r2, [pc, #64]	; (800b4c4 <xTimerCreateTimerTask+0x8c>)
 800b484:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b486:	4b0f      	ldr	r3, [pc, #60]	; (800b4c4 <xTimerCreateTimerTask+0x8c>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d001      	beq.n	800b492 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b48e:	2301      	movs	r3, #1
 800b490:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d10a      	bne.n	800b4ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49c:	f383 8811 	msr	BASEPRI, r3
 800b4a0:	f3bf 8f6f 	isb	sy
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	613b      	str	r3, [r7, #16]
}
 800b4aa:	bf00      	nop
 800b4ac:	e7fe      	b.n	800b4ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b4ae:	697b      	ldr	r3, [r7, #20]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3718      	adds	r7, #24
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	200017c0 	.word	0x200017c0
 800b4bc:	08010984 	.word	0x08010984
 800b4c0:	0800b5fd 	.word	0x0800b5fd
 800b4c4:	200017c4 	.word	0x200017c4

0800b4c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b08a      	sub	sp, #40	; 0x28
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	60f8      	str	r0, [r7, #12]
 800b4d0:	60b9      	str	r1, [r7, #8]
 800b4d2:	607a      	str	r2, [r7, #4]
 800b4d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10a      	bne.n	800b4f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	623b      	str	r3, [r7, #32]
}
 800b4f2:	bf00      	nop
 800b4f4:	e7fe      	b.n	800b4f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b4f6:	4b1a      	ldr	r3, [pc, #104]	; (800b560 <xTimerGenericCommand+0x98>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d02a      	beq.n	800b554 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	2b05      	cmp	r3, #5
 800b50e:	dc18      	bgt.n	800b542 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b510:	f7ff fcb0 	bl	800ae74 <xTaskGetSchedulerState>
 800b514:	4603      	mov	r3, r0
 800b516:	2b02      	cmp	r3, #2
 800b518:	d109      	bne.n	800b52e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b51a:	4b11      	ldr	r3, [pc, #68]	; (800b560 <xTimerGenericCommand+0x98>)
 800b51c:	6818      	ldr	r0, [r3, #0]
 800b51e:	f107 0110 	add.w	r1, r7, #16
 800b522:	2300      	movs	r3, #0
 800b524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b526:	f7fe f997 	bl	8009858 <xQueueGenericSend>
 800b52a:	6278      	str	r0, [r7, #36]	; 0x24
 800b52c:	e012      	b.n	800b554 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b52e:	4b0c      	ldr	r3, [pc, #48]	; (800b560 <xTimerGenericCommand+0x98>)
 800b530:	6818      	ldr	r0, [r3, #0]
 800b532:	f107 0110 	add.w	r1, r7, #16
 800b536:	2300      	movs	r3, #0
 800b538:	2200      	movs	r2, #0
 800b53a:	f7fe f98d 	bl	8009858 <xQueueGenericSend>
 800b53e:	6278      	str	r0, [r7, #36]	; 0x24
 800b540:	e008      	b.n	800b554 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b542:	4b07      	ldr	r3, [pc, #28]	; (800b560 <xTimerGenericCommand+0x98>)
 800b544:	6818      	ldr	r0, [r3, #0]
 800b546:	f107 0110 	add.w	r1, r7, #16
 800b54a:	2300      	movs	r3, #0
 800b54c:	683a      	ldr	r2, [r7, #0]
 800b54e:	f7fe fa81 	bl	8009a54 <xQueueGenericSendFromISR>
 800b552:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b556:	4618      	mov	r0, r3
 800b558:	3728      	adds	r7, #40	; 0x28
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}
 800b55e:	bf00      	nop
 800b560:	200017c0 	.word	0x200017c0

0800b564 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b088      	sub	sp, #32
 800b568:	af02      	add	r7, sp, #8
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b56e:	4b22      	ldr	r3, [pc, #136]	; (800b5f8 <prvProcessExpiredTimer+0x94>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	68db      	ldr	r3, [r3, #12]
 800b574:	68db      	ldr	r3, [r3, #12]
 800b576:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	3304      	adds	r3, #4
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7fd ff99 	bl	80094b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b588:	f003 0304 	and.w	r3, r3, #4
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d022      	beq.n	800b5d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	699a      	ldr	r2, [r3, #24]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	18d1      	adds	r1, r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	683a      	ldr	r2, [r7, #0]
 800b59c:	6978      	ldr	r0, [r7, #20]
 800b59e:	f000 f8d1 	bl	800b744 <prvInsertTimerInActiveList>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d01f      	beq.n	800b5e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	9300      	str	r3, [sp, #0]
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	6978      	ldr	r0, [r7, #20]
 800b5b4:	f7ff ff88 	bl	800b4c8 <xTimerGenericCommand>
 800b5b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d113      	bne.n	800b5e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b5c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c4:	f383 8811 	msr	BASEPRI, r3
 800b5c8:	f3bf 8f6f 	isb	sy
 800b5cc:	f3bf 8f4f 	dsb	sy
 800b5d0:	60fb      	str	r3, [r7, #12]
}
 800b5d2:	bf00      	nop
 800b5d4:	e7fe      	b.n	800b5d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5dc:	f023 0301 	bic.w	r3, r3, #1
 800b5e0:	b2da      	uxtb	r2, r3
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	6a1b      	ldr	r3, [r3, #32]
 800b5ec:	6978      	ldr	r0, [r7, #20]
 800b5ee:	4798      	blx	r3
}
 800b5f0:	bf00      	nop
 800b5f2:	3718      	adds	r7, #24
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}
 800b5f8:	200017b8 	.word	0x200017b8

0800b5fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b604:	f107 0308 	add.w	r3, r7, #8
 800b608:	4618      	mov	r0, r3
 800b60a:	f000 f857 	bl	800b6bc <prvGetNextExpireTime>
 800b60e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	4619      	mov	r1, r3
 800b614:	68f8      	ldr	r0, [r7, #12]
 800b616:	f000 f803 	bl	800b620 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b61a:	f000 f8d5 	bl	800b7c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b61e:	e7f1      	b.n	800b604 <prvTimerTask+0x8>

0800b620 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
 800b628:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b62a:	f7ff f825 	bl	800a678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b62e:	f107 0308 	add.w	r3, r7, #8
 800b632:	4618      	mov	r0, r3
 800b634:	f000 f866 	bl	800b704 <prvSampleTimeNow>
 800b638:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d130      	bne.n	800b6a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d10a      	bne.n	800b65c <prvProcessTimerOrBlockTask+0x3c>
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	429a      	cmp	r2, r3
 800b64c:	d806      	bhi.n	800b65c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b64e:	f7ff f821 	bl	800a694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b652:	68f9      	ldr	r1, [r7, #12]
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f7ff ff85 	bl	800b564 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b65a:	e024      	b.n	800b6a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d008      	beq.n	800b674 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b662:	4b13      	ldr	r3, [pc, #76]	; (800b6b0 <prvProcessTimerOrBlockTask+0x90>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d101      	bne.n	800b670 <prvProcessTimerOrBlockTask+0x50>
 800b66c:	2301      	movs	r3, #1
 800b66e:	e000      	b.n	800b672 <prvProcessTimerOrBlockTask+0x52>
 800b670:	2300      	movs	r3, #0
 800b672:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b674:	4b0f      	ldr	r3, [pc, #60]	; (800b6b4 <prvProcessTimerOrBlockTask+0x94>)
 800b676:	6818      	ldr	r0, [r3, #0]
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	683a      	ldr	r2, [r7, #0]
 800b680:	4619      	mov	r1, r3
 800b682:	f7fe fceb 	bl	800a05c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b686:	f7ff f805 	bl	800a694 <xTaskResumeAll>
 800b68a:	4603      	mov	r3, r0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d10a      	bne.n	800b6a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b690:	4b09      	ldr	r3, [pc, #36]	; (800b6b8 <prvProcessTimerOrBlockTask+0x98>)
 800b692:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b696:	601a      	str	r2, [r3, #0]
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	f3bf 8f6f 	isb	sy
}
 800b6a0:	e001      	b.n	800b6a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b6a2:	f7fe fff7 	bl	800a694 <xTaskResumeAll>
}
 800b6a6:	bf00      	nop
 800b6a8:	3710      	adds	r7, #16
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	200017bc 	.word	0x200017bc
 800b6b4:	200017c0 	.word	0x200017c0
 800b6b8:	e000ed04 	.word	0xe000ed04

0800b6bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b085      	sub	sp, #20
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b6c4:	4b0e      	ldr	r3, [pc, #56]	; (800b700 <prvGetNextExpireTime+0x44>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d101      	bne.n	800b6d2 <prvGetNextExpireTime+0x16>
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	e000      	b.n	800b6d4 <prvGetNextExpireTime+0x18>
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d105      	bne.n	800b6ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6e0:	4b07      	ldr	r3, [pc, #28]	; (800b700 <prvGetNextExpireTime+0x44>)
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	e001      	b.n	800b6f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	3714      	adds	r7, #20
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fc:	4770      	bx	lr
 800b6fe:	bf00      	nop
 800b700:	200017b8 	.word	0x200017b8

0800b704 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b70c:	f7ff f860 	bl	800a7d0 <xTaskGetTickCount>
 800b710:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b712:	4b0b      	ldr	r3, [pc, #44]	; (800b740 <prvSampleTimeNow+0x3c>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d205      	bcs.n	800b728 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b71c:	f000 f936 	bl	800b98c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	601a      	str	r2, [r3, #0]
 800b726:	e002      	b.n	800b72e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2200      	movs	r2, #0
 800b72c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b72e:	4a04      	ldr	r2, [pc, #16]	; (800b740 <prvSampleTimeNow+0x3c>)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b734:	68fb      	ldr	r3, [r7, #12]
}
 800b736:	4618      	mov	r0, r3
 800b738:	3710      	adds	r7, #16
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	200017c8 	.word	0x200017c8

0800b744 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b086      	sub	sp, #24
 800b748:	af00      	add	r7, sp, #0
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	607a      	str	r2, [r7, #4]
 800b750:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b752:	2300      	movs	r3, #0
 800b754:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	68ba      	ldr	r2, [r7, #8]
 800b75a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	68fa      	ldr	r2, [r7, #12]
 800b760:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b762:	68ba      	ldr	r2, [r7, #8]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	429a      	cmp	r2, r3
 800b768:	d812      	bhi.n	800b790 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	1ad2      	subs	r2, r2, r3
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	699b      	ldr	r3, [r3, #24]
 800b774:	429a      	cmp	r2, r3
 800b776:	d302      	bcc.n	800b77e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b778:	2301      	movs	r3, #1
 800b77a:	617b      	str	r3, [r7, #20]
 800b77c:	e01b      	b.n	800b7b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b77e:	4b10      	ldr	r3, [pc, #64]	; (800b7c0 <prvInsertTimerInActiveList+0x7c>)
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	3304      	adds	r3, #4
 800b786:	4619      	mov	r1, r3
 800b788:	4610      	mov	r0, r2
 800b78a:	f7fd fe5a 	bl	8009442 <vListInsert>
 800b78e:	e012      	b.n	800b7b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	429a      	cmp	r2, r3
 800b796:	d206      	bcs.n	800b7a6 <prvInsertTimerInActiveList+0x62>
 800b798:	68ba      	ldr	r2, [r7, #8]
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d302      	bcc.n	800b7a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	617b      	str	r3, [r7, #20]
 800b7a4:	e007      	b.n	800b7b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b7a6:	4b07      	ldr	r3, [pc, #28]	; (800b7c4 <prvInsertTimerInActiveList+0x80>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	f7fd fe46 	bl	8009442 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b7b6:	697b      	ldr	r3, [r7, #20]
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3718      	adds	r7, #24
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}
 800b7c0:	200017bc 	.word	0x200017bc
 800b7c4:	200017b8 	.word	0x200017b8

0800b7c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b08e      	sub	sp, #56	; 0x38
 800b7cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b7ce:	e0ca      	b.n	800b966 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	da18      	bge.n	800b808 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b7d6:	1d3b      	adds	r3, r7, #4
 800b7d8:	3304      	adds	r3, #4
 800b7da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10a      	bne.n	800b7f8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b7e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e6:	f383 8811 	msr	BASEPRI, r3
 800b7ea:	f3bf 8f6f 	isb	sy
 800b7ee:	f3bf 8f4f 	dsb	sy
 800b7f2:	61fb      	str	r3, [r7, #28]
}
 800b7f4:	bf00      	nop
 800b7f6:	e7fe      	b.n	800b7f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b7fe:	6850      	ldr	r0, [r2, #4]
 800b800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b802:	6892      	ldr	r2, [r2, #8]
 800b804:	4611      	mov	r1, r2
 800b806:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	f2c0 80aa 	blt.w	800b964 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b816:	695b      	ldr	r3, [r3, #20]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d004      	beq.n	800b826 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b81e:	3304      	adds	r3, #4
 800b820:	4618      	mov	r0, r3
 800b822:	f7fd fe47 	bl	80094b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b826:	463b      	mov	r3, r7
 800b828:	4618      	mov	r0, r3
 800b82a:	f7ff ff6b 	bl	800b704 <prvSampleTimeNow>
 800b82e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2b09      	cmp	r3, #9
 800b834:	f200 8097 	bhi.w	800b966 <prvProcessReceivedCommands+0x19e>
 800b838:	a201      	add	r2, pc, #4	; (adr r2, 800b840 <prvProcessReceivedCommands+0x78>)
 800b83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b83e:	bf00      	nop
 800b840:	0800b869 	.word	0x0800b869
 800b844:	0800b869 	.word	0x0800b869
 800b848:	0800b869 	.word	0x0800b869
 800b84c:	0800b8dd 	.word	0x0800b8dd
 800b850:	0800b8f1 	.word	0x0800b8f1
 800b854:	0800b93b 	.word	0x0800b93b
 800b858:	0800b869 	.word	0x0800b869
 800b85c:	0800b869 	.word	0x0800b869
 800b860:	0800b8dd 	.word	0x0800b8dd
 800b864:	0800b8f1 	.word	0x0800b8f1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b86a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b86e:	f043 0301 	orr.w	r3, r3, #1
 800b872:	b2da      	uxtb	r2, r3
 800b874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b876:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b87a:	68ba      	ldr	r2, [r7, #8]
 800b87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b87e:	699b      	ldr	r3, [r3, #24]
 800b880:	18d1      	adds	r1, r2, r3
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b886:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b888:	f7ff ff5c 	bl	800b744 <prvInsertTimerInActiveList>
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d069      	beq.n	800b966 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b894:	6a1b      	ldr	r3, [r3, #32]
 800b896:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b898:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b89c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8a0:	f003 0304 	and.w	r3, r3, #4
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d05e      	beq.n	800b966 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b8a8:	68ba      	ldr	r2, [r7, #8]
 800b8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ac:	699b      	ldr	r3, [r3, #24]
 800b8ae:	441a      	add	r2, r3
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	9300      	str	r3, [sp, #0]
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	2100      	movs	r1, #0
 800b8b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8ba:	f7ff fe05 	bl	800b4c8 <xTimerGenericCommand>
 800b8be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b8c0:	6a3b      	ldr	r3, [r7, #32]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d14f      	bne.n	800b966 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ca:	f383 8811 	msr	BASEPRI, r3
 800b8ce:	f3bf 8f6f 	isb	sy
 800b8d2:	f3bf 8f4f 	dsb	sy
 800b8d6:	61bb      	str	r3, [r7, #24]
}
 800b8d8:	bf00      	nop
 800b8da:	e7fe      	b.n	800b8da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8e2:	f023 0301 	bic.w	r3, r3, #1
 800b8e6:	b2da      	uxtb	r2, r3
 800b8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b8ee:	e03a      	b.n	800b966 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8f6:	f043 0301 	orr.w	r3, r3, #1
 800b8fa:	b2da      	uxtb	r2, r3
 800b8fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b906:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b90a:	699b      	ldr	r3, [r3, #24]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d10a      	bne.n	800b926 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b914:	f383 8811 	msr	BASEPRI, r3
 800b918:	f3bf 8f6f 	isb	sy
 800b91c:	f3bf 8f4f 	dsb	sy
 800b920:	617b      	str	r3, [r7, #20]
}
 800b922:	bf00      	nop
 800b924:	e7fe      	b.n	800b924 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b928:	699a      	ldr	r2, [r3, #24]
 800b92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92c:	18d1      	adds	r1, r2, r3
 800b92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b932:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b934:	f7ff ff06 	bl	800b744 <prvInsertTimerInActiveList>
					break;
 800b938:	e015      	b.n	800b966 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b93c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b940:	f003 0302 	and.w	r3, r3, #2
 800b944:	2b00      	cmp	r3, #0
 800b946:	d103      	bne.n	800b950 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b948:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b94a:	f000 fbe1 	bl	800c110 <vPortFree>
 800b94e:	e00a      	b.n	800b966 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b952:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b956:	f023 0301 	bic.w	r3, r3, #1
 800b95a:	b2da      	uxtb	r2, r3
 800b95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b95e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b962:	e000      	b.n	800b966 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b964:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b966:	4b08      	ldr	r3, [pc, #32]	; (800b988 <prvProcessReceivedCommands+0x1c0>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	1d39      	adds	r1, r7, #4
 800b96c:	2200      	movs	r2, #0
 800b96e:	4618      	mov	r0, r3
 800b970:	f7fe f90c 	bl	8009b8c <xQueueReceive>
 800b974:	4603      	mov	r3, r0
 800b976:	2b00      	cmp	r3, #0
 800b978:	f47f af2a 	bne.w	800b7d0 <prvProcessReceivedCommands+0x8>
	}
}
 800b97c:	bf00      	nop
 800b97e:	bf00      	nop
 800b980:	3730      	adds	r7, #48	; 0x30
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
 800b986:	bf00      	nop
 800b988:	200017c0 	.word	0x200017c0

0800b98c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b088      	sub	sp, #32
 800b990:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b992:	e048      	b.n	800ba26 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b994:	4b2d      	ldr	r3, [pc, #180]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b99e:	4b2b      	ldr	r3, [pc, #172]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	68db      	ldr	r3, [r3, #12]
 800b9a4:	68db      	ldr	r3, [r3, #12]
 800b9a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	3304      	adds	r3, #4
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7fd fd81 	bl	80094b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	6a1b      	ldr	r3, [r3, #32]
 800b9b6:	68f8      	ldr	r0, [r7, #12]
 800b9b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9c0:	f003 0304 	and.w	r3, r3, #4
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d02e      	beq.n	800ba26 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	699b      	ldr	r3, [r3, #24]
 800b9cc:	693a      	ldr	r2, [r7, #16]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	693b      	ldr	r3, [r7, #16]
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d90e      	bls.n	800b9f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	68ba      	ldr	r2, [r7, #8]
 800b9de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	68fa      	ldr	r2, [r7, #12]
 800b9e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b9e6:	4b19      	ldr	r3, [pc, #100]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	3304      	adds	r3, #4
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	4610      	mov	r0, r2
 800b9f2:	f7fd fd26 	bl	8009442 <vListInsert>
 800b9f6:	e016      	b.n	800ba26 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	9300      	str	r3, [sp, #0]
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	693a      	ldr	r2, [r7, #16]
 800ba00:	2100      	movs	r1, #0
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f7ff fd60 	bl	800b4c8 <xTimerGenericCommand>
 800ba08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d10a      	bne.n	800ba26 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	603b      	str	r3, [r7, #0]
}
 800ba22:	bf00      	nop
 800ba24:	e7fe      	b.n	800ba24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba26:	4b09      	ldr	r3, [pc, #36]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1b1      	bne.n	800b994 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ba30:	4b06      	ldr	r3, [pc, #24]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ba36:	4b06      	ldr	r3, [pc, #24]	; (800ba50 <prvSwitchTimerLists+0xc4>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	4a04      	ldr	r2, [pc, #16]	; (800ba4c <prvSwitchTimerLists+0xc0>)
 800ba3c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ba3e:	4a04      	ldr	r2, [pc, #16]	; (800ba50 <prvSwitchTimerLists+0xc4>)
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	6013      	str	r3, [r2, #0]
}
 800ba44:	bf00      	nop
 800ba46:	3718      	adds	r7, #24
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	200017b8 	.word	0x200017b8
 800ba50:	200017bc 	.word	0x200017bc

0800ba54 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ba5a:	f000 f96b 	bl	800bd34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ba5e:	4b15      	ldr	r3, [pc, #84]	; (800bab4 <prvCheckForValidListAndQueue+0x60>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d120      	bne.n	800baa8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ba66:	4814      	ldr	r0, [pc, #80]	; (800bab8 <prvCheckForValidListAndQueue+0x64>)
 800ba68:	f7fd fc9a 	bl	80093a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ba6c:	4813      	ldr	r0, [pc, #76]	; (800babc <prvCheckForValidListAndQueue+0x68>)
 800ba6e:	f7fd fc97 	bl	80093a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ba72:	4b13      	ldr	r3, [pc, #76]	; (800bac0 <prvCheckForValidListAndQueue+0x6c>)
 800ba74:	4a10      	ldr	r2, [pc, #64]	; (800bab8 <prvCheckForValidListAndQueue+0x64>)
 800ba76:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ba78:	4b12      	ldr	r3, [pc, #72]	; (800bac4 <prvCheckForValidListAndQueue+0x70>)
 800ba7a:	4a10      	ldr	r2, [pc, #64]	; (800babc <prvCheckForValidListAndQueue+0x68>)
 800ba7c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ba7e:	2300      	movs	r3, #0
 800ba80:	9300      	str	r3, [sp, #0]
 800ba82:	4b11      	ldr	r3, [pc, #68]	; (800bac8 <prvCheckForValidListAndQueue+0x74>)
 800ba84:	4a11      	ldr	r2, [pc, #68]	; (800bacc <prvCheckForValidListAndQueue+0x78>)
 800ba86:	2110      	movs	r1, #16
 800ba88:	200a      	movs	r0, #10
 800ba8a:	f7fd fda5 	bl	80095d8 <xQueueGenericCreateStatic>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	4a08      	ldr	r2, [pc, #32]	; (800bab4 <prvCheckForValidListAndQueue+0x60>)
 800ba92:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ba94:	4b07      	ldr	r3, [pc, #28]	; (800bab4 <prvCheckForValidListAndQueue+0x60>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d005      	beq.n	800baa8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ba9c:	4b05      	ldr	r3, [pc, #20]	; (800bab4 <prvCheckForValidListAndQueue+0x60>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	490b      	ldr	r1, [pc, #44]	; (800bad0 <prvCheckForValidListAndQueue+0x7c>)
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7fe fa86 	bl	8009fb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800baa8:	f000 f974 	bl	800bd94 <vPortExitCritical>
}
 800baac:	bf00      	nop
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	200017c0 	.word	0x200017c0
 800bab8:	20001790 	.word	0x20001790
 800babc:	200017a4 	.word	0x200017a4
 800bac0:	200017b8 	.word	0x200017b8
 800bac4:	200017bc 	.word	0x200017bc
 800bac8:	2000186c 	.word	0x2000186c
 800bacc:	200017cc 	.word	0x200017cc
 800bad0:	0801098c 	.word	0x0801098c

0800bad4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bad4:	b480      	push	{r7}
 800bad6:	b085      	sub	sp, #20
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	3b04      	subs	r3, #4
 800bae4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800baec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	3b04      	subs	r3, #4
 800baf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	f023 0201 	bic.w	r2, r3, #1
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	3b04      	subs	r3, #4
 800bb02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bb04:	4a0c      	ldr	r2, [pc, #48]	; (800bb38 <pxPortInitialiseStack+0x64>)
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	3b14      	subs	r3, #20
 800bb0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	3b04      	subs	r3, #4
 800bb1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	f06f 0202 	mvn.w	r2, #2
 800bb22:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	3b20      	subs	r3, #32
 800bb28:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3714      	adds	r7, #20
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr
 800bb38:	0800bb3d 	.word	0x0800bb3d

0800bb3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b085      	sub	sp, #20
 800bb40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb42:	2300      	movs	r3, #0
 800bb44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb46:	4b12      	ldr	r3, [pc, #72]	; (800bb90 <prvTaskExitError+0x54>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb4e:	d00a      	beq.n	800bb66 <prvTaskExitError+0x2a>
	__asm volatile
 800bb50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb54:	f383 8811 	msr	BASEPRI, r3
 800bb58:	f3bf 8f6f 	isb	sy
 800bb5c:	f3bf 8f4f 	dsb	sy
 800bb60:	60fb      	str	r3, [r7, #12]
}
 800bb62:	bf00      	nop
 800bb64:	e7fe      	b.n	800bb64 <prvTaskExitError+0x28>
	__asm volatile
 800bb66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6a:	f383 8811 	msr	BASEPRI, r3
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f3bf 8f4f 	dsb	sy
 800bb76:	60bb      	str	r3, [r7, #8]
}
 800bb78:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb7a:	bf00      	nop
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d0fc      	beq.n	800bb7c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb82:	bf00      	nop
 800bb84:	bf00      	nop
 800bb86:	3714      	adds	r7, #20
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr
 800bb90:	20000078 	.word	0x20000078
	...

0800bba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bba0:	4b07      	ldr	r3, [pc, #28]	; (800bbc0 <pxCurrentTCBConst2>)
 800bba2:	6819      	ldr	r1, [r3, #0]
 800bba4:	6808      	ldr	r0, [r1, #0]
 800bba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbaa:	f380 8809 	msr	PSP, r0
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f04f 0000 	mov.w	r0, #0
 800bbb6:	f380 8811 	msr	BASEPRI, r0
 800bbba:	4770      	bx	lr
 800bbbc:	f3af 8000 	nop.w

0800bbc0 <pxCurrentTCBConst2>:
 800bbc0:	20001290 	.word	0x20001290
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bbc4:	bf00      	nop
 800bbc6:	bf00      	nop

0800bbc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bbc8:	4808      	ldr	r0, [pc, #32]	; (800bbec <prvPortStartFirstTask+0x24>)
 800bbca:	6800      	ldr	r0, [r0, #0]
 800bbcc:	6800      	ldr	r0, [r0, #0]
 800bbce:	f380 8808 	msr	MSP, r0
 800bbd2:	f04f 0000 	mov.w	r0, #0
 800bbd6:	f380 8814 	msr	CONTROL, r0
 800bbda:	b662      	cpsie	i
 800bbdc:	b661      	cpsie	f
 800bbde:	f3bf 8f4f 	dsb	sy
 800bbe2:	f3bf 8f6f 	isb	sy
 800bbe6:	df00      	svc	0
 800bbe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bbea:	bf00      	nop
 800bbec:	e000ed08 	.word	0xe000ed08

0800bbf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b086      	sub	sp, #24
 800bbf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbf6:	4b46      	ldr	r3, [pc, #280]	; (800bd10 <xPortStartScheduler+0x120>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a46      	ldr	r2, [pc, #280]	; (800bd14 <xPortStartScheduler+0x124>)
 800bbfc:	4293      	cmp	r3, r2
 800bbfe:	d10a      	bne.n	800bc16 <xPortStartScheduler+0x26>
	__asm volatile
 800bc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc04:	f383 8811 	msr	BASEPRI, r3
 800bc08:	f3bf 8f6f 	isb	sy
 800bc0c:	f3bf 8f4f 	dsb	sy
 800bc10:	613b      	str	r3, [r7, #16]
}
 800bc12:	bf00      	nop
 800bc14:	e7fe      	b.n	800bc14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bc16:	4b3e      	ldr	r3, [pc, #248]	; (800bd10 <xPortStartScheduler+0x120>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	4a3f      	ldr	r2, [pc, #252]	; (800bd18 <xPortStartScheduler+0x128>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d10a      	bne.n	800bc36 <xPortStartScheduler+0x46>
	__asm volatile
 800bc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc24:	f383 8811 	msr	BASEPRI, r3
 800bc28:	f3bf 8f6f 	isb	sy
 800bc2c:	f3bf 8f4f 	dsb	sy
 800bc30:	60fb      	str	r3, [r7, #12]
}
 800bc32:	bf00      	nop
 800bc34:	e7fe      	b.n	800bc34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc36:	4b39      	ldr	r3, [pc, #228]	; (800bd1c <xPortStartScheduler+0x12c>)
 800bc38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	22ff      	movs	r2, #255	; 0xff
 800bc46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	781b      	ldrb	r3, [r3, #0]
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc50:	78fb      	ldrb	r3, [r7, #3]
 800bc52:	b2db      	uxtb	r3, r3
 800bc54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bc58:	b2da      	uxtb	r2, r3
 800bc5a:	4b31      	ldr	r3, [pc, #196]	; (800bd20 <xPortStartScheduler+0x130>)
 800bc5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc5e:	4b31      	ldr	r3, [pc, #196]	; (800bd24 <xPortStartScheduler+0x134>)
 800bc60:	2207      	movs	r2, #7
 800bc62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc64:	e009      	b.n	800bc7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bc66:	4b2f      	ldr	r3, [pc, #188]	; (800bd24 <xPortStartScheduler+0x134>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	4a2d      	ldr	r2, [pc, #180]	; (800bd24 <xPortStartScheduler+0x134>)
 800bc6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc70:	78fb      	ldrb	r3, [r7, #3]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	005b      	lsls	r3, r3, #1
 800bc76:	b2db      	uxtb	r3, r3
 800bc78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc7a:	78fb      	ldrb	r3, [r7, #3]
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc82:	2b80      	cmp	r3, #128	; 0x80
 800bc84:	d0ef      	beq.n	800bc66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc86:	4b27      	ldr	r3, [pc, #156]	; (800bd24 <xPortStartScheduler+0x134>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f1c3 0307 	rsb	r3, r3, #7
 800bc8e:	2b04      	cmp	r3, #4
 800bc90:	d00a      	beq.n	800bca8 <xPortStartScheduler+0xb8>
	__asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc96:	f383 8811 	msr	BASEPRI, r3
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	f3bf 8f4f 	dsb	sy
 800bca2:	60bb      	str	r3, [r7, #8]
}
 800bca4:	bf00      	nop
 800bca6:	e7fe      	b.n	800bca6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bca8:	4b1e      	ldr	r3, [pc, #120]	; (800bd24 <xPortStartScheduler+0x134>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	021b      	lsls	r3, r3, #8
 800bcae:	4a1d      	ldr	r2, [pc, #116]	; (800bd24 <xPortStartScheduler+0x134>)
 800bcb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bcb2:	4b1c      	ldr	r3, [pc, #112]	; (800bd24 <xPortStartScheduler+0x134>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bcba:	4a1a      	ldr	r2, [pc, #104]	; (800bd24 <xPortStartScheduler+0x134>)
 800bcbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	b2da      	uxtb	r2, r3
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bcc6:	4b18      	ldr	r3, [pc, #96]	; (800bd28 <xPortStartScheduler+0x138>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4a17      	ldr	r2, [pc, #92]	; (800bd28 <xPortStartScheduler+0x138>)
 800bccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bcd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bcd2:	4b15      	ldr	r3, [pc, #84]	; (800bd28 <xPortStartScheduler+0x138>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4a14      	ldr	r2, [pc, #80]	; (800bd28 <xPortStartScheduler+0x138>)
 800bcd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bcdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bcde:	f000 f8dd 	bl	800be9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bce2:	4b12      	ldr	r3, [pc, #72]	; (800bd2c <xPortStartScheduler+0x13c>)
 800bce4:	2200      	movs	r2, #0
 800bce6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bce8:	f000 f8fc 	bl	800bee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcec:	4b10      	ldr	r3, [pc, #64]	; (800bd30 <xPortStartScheduler+0x140>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	4a0f      	ldr	r2, [pc, #60]	; (800bd30 <xPortStartScheduler+0x140>)
 800bcf2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bcf6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bcf8:	f7ff ff66 	bl	800bbc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bcfc:	f7fe fe44 	bl	800a988 <vTaskSwitchContext>
	prvTaskExitError();
 800bd00:	f7ff ff1c 	bl	800bb3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bd04:	2300      	movs	r3, #0
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3718      	adds	r7, #24
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	e000ed00 	.word	0xe000ed00
 800bd14:	410fc271 	.word	0x410fc271
 800bd18:	410fc270 	.word	0x410fc270
 800bd1c:	e000e400 	.word	0xe000e400
 800bd20:	200018bc 	.word	0x200018bc
 800bd24:	200018c0 	.word	0x200018c0
 800bd28:	e000ed20 	.word	0xe000ed20
 800bd2c:	20000078 	.word	0x20000078
 800bd30:	e000ef34 	.word	0xe000ef34

0800bd34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bd34:	b480      	push	{r7}
 800bd36:	b083      	sub	sp, #12
 800bd38:	af00      	add	r7, sp, #0
	__asm volatile
 800bd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd3e:	f383 8811 	msr	BASEPRI, r3
 800bd42:	f3bf 8f6f 	isb	sy
 800bd46:	f3bf 8f4f 	dsb	sy
 800bd4a:	607b      	str	r3, [r7, #4]
}
 800bd4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd4e:	4b0f      	ldr	r3, [pc, #60]	; (800bd8c <vPortEnterCritical+0x58>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	3301      	adds	r3, #1
 800bd54:	4a0d      	ldr	r2, [pc, #52]	; (800bd8c <vPortEnterCritical+0x58>)
 800bd56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd58:	4b0c      	ldr	r3, [pc, #48]	; (800bd8c <vPortEnterCritical+0x58>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d10f      	bne.n	800bd80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd60:	4b0b      	ldr	r3, [pc, #44]	; (800bd90 <vPortEnterCritical+0x5c>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d00a      	beq.n	800bd80 <vPortEnterCritical+0x4c>
	__asm volatile
 800bd6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd6e:	f383 8811 	msr	BASEPRI, r3
 800bd72:	f3bf 8f6f 	isb	sy
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	603b      	str	r3, [r7, #0]
}
 800bd7c:	bf00      	nop
 800bd7e:	e7fe      	b.n	800bd7e <vPortEnterCritical+0x4a>
	}
}
 800bd80:	bf00      	nop
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr
 800bd8c:	20000078 	.word	0x20000078
 800bd90:	e000ed04 	.word	0xe000ed04

0800bd94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd94:	b480      	push	{r7}
 800bd96:	b083      	sub	sp, #12
 800bd98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd9a:	4b12      	ldr	r3, [pc, #72]	; (800bde4 <vPortExitCritical+0x50>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d10a      	bne.n	800bdb8 <vPortExitCritical+0x24>
	__asm volatile
 800bda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda6:	f383 8811 	msr	BASEPRI, r3
 800bdaa:	f3bf 8f6f 	isb	sy
 800bdae:	f3bf 8f4f 	dsb	sy
 800bdb2:	607b      	str	r3, [r7, #4]
}
 800bdb4:	bf00      	nop
 800bdb6:	e7fe      	b.n	800bdb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bdb8:	4b0a      	ldr	r3, [pc, #40]	; (800bde4 <vPortExitCritical+0x50>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	4a09      	ldr	r2, [pc, #36]	; (800bde4 <vPortExitCritical+0x50>)
 800bdc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bdc2:	4b08      	ldr	r3, [pc, #32]	; (800bde4 <vPortExitCritical+0x50>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d105      	bne.n	800bdd6 <vPortExitCritical+0x42>
 800bdca:	2300      	movs	r3, #0
 800bdcc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	f383 8811 	msr	BASEPRI, r3
}
 800bdd4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bdd6:	bf00      	nop
 800bdd8:	370c      	adds	r7, #12
 800bdda:	46bd      	mov	sp, r7
 800bddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde0:	4770      	bx	lr
 800bde2:	bf00      	nop
 800bde4:	20000078 	.word	0x20000078
	...

0800bdf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bdf0:	f3ef 8009 	mrs	r0, PSP
 800bdf4:	f3bf 8f6f 	isb	sy
 800bdf8:	4b15      	ldr	r3, [pc, #84]	; (800be50 <pxCurrentTCBConst>)
 800bdfa:	681a      	ldr	r2, [r3, #0]
 800bdfc:	f01e 0f10 	tst.w	lr, #16
 800be00:	bf08      	it	eq
 800be02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800be06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be0a:	6010      	str	r0, [r2, #0]
 800be0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800be10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800be14:	f380 8811 	msr	BASEPRI, r0
 800be18:	f3bf 8f4f 	dsb	sy
 800be1c:	f3bf 8f6f 	isb	sy
 800be20:	f7fe fdb2 	bl	800a988 <vTaskSwitchContext>
 800be24:	f04f 0000 	mov.w	r0, #0
 800be28:	f380 8811 	msr	BASEPRI, r0
 800be2c:	bc09      	pop	{r0, r3}
 800be2e:	6819      	ldr	r1, [r3, #0]
 800be30:	6808      	ldr	r0, [r1, #0]
 800be32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be36:	f01e 0f10 	tst.w	lr, #16
 800be3a:	bf08      	it	eq
 800be3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be40:	f380 8809 	msr	PSP, r0
 800be44:	f3bf 8f6f 	isb	sy
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop
 800be4c:	f3af 8000 	nop.w

0800be50 <pxCurrentTCBConst>:
 800be50:	20001290 	.word	0x20001290
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be54:	bf00      	nop
 800be56:	bf00      	nop

0800be58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be58:	b580      	push	{r7, lr}
 800be5a:	b082      	sub	sp, #8
 800be5c:	af00      	add	r7, sp, #0
	__asm volatile
 800be5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	607b      	str	r3, [r7, #4]
}
 800be70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be72:	f7fe fccf 	bl	800a814 <xTaskIncrementTick>
 800be76:	4603      	mov	r3, r0
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d003      	beq.n	800be84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be7c:	4b06      	ldr	r3, [pc, #24]	; (800be98 <xPortSysTickHandler+0x40>)
 800be7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be82:	601a      	str	r2, [r3, #0]
 800be84:	2300      	movs	r3, #0
 800be86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	f383 8811 	msr	BASEPRI, r3
}
 800be8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be90:	bf00      	nop
 800be92:	3708      	adds	r7, #8
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}
 800be98:	e000ed04 	.word	0xe000ed04

0800be9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be9c:	b480      	push	{r7}
 800be9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bea0:	4b0b      	ldr	r3, [pc, #44]	; (800bed0 <vPortSetupTimerInterrupt+0x34>)
 800bea2:	2200      	movs	r2, #0
 800bea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bea6:	4b0b      	ldr	r3, [pc, #44]	; (800bed4 <vPortSetupTimerInterrupt+0x38>)
 800bea8:	2200      	movs	r2, #0
 800beaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800beac:	4b0a      	ldr	r3, [pc, #40]	; (800bed8 <vPortSetupTimerInterrupt+0x3c>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4a0a      	ldr	r2, [pc, #40]	; (800bedc <vPortSetupTimerInterrupt+0x40>)
 800beb2:	fba2 2303 	umull	r2, r3, r2, r3
 800beb6:	099b      	lsrs	r3, r3, #6
 800beb8:	4a09      	ldr	r2, [pc, #36]	; (800bee0 <vPortSetupTimerInterrupt+0x44>)
 800beba:	3b01      	subs	r3, #1
 800bebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bebe:	4b04      	ldr	r3, [pc, #16]	; (800bed0 <vPortSetupTimerInterrupt+0x34>)
 800bec0:	2207      	movs	r2, #7
 800bec2:	601a      	str	r2, [r3, #0]
}
 800bec4:	bf00      	nop
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	e000e010 	.word	0xe000e010
 800bed4:	e000e018 	.word	0xe000e018
 800bed8:	2000006c 	.word	0x2000006c
 800bedc:	10624dd3 	.word	0x10624dd3
 800bee0:	e000e014 	.word	0xe000e014

0800bee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bee4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bef4 <vPortEnableVFP+0x10>
 800bee8:	6801      	ldr	r1, [r0, #0]
 800beea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800beee:	6001      	str	r1, [r0, #0]
 800bef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bef2:	bf00      	nop
 800bef4:	e000ed88 	.word	0xe000ed88

0800bef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bef8:	b480      	push	{r7}
 800befa:	b085      	sub	sp, #20
 800befc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800befe:	f3ef 8305 	mrs	r3, IPSR
 800bf02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2b0f      	cmp	r3, #15
 800bf08:	d914      	bls.n	800bf34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bf0a:	4a17      	ldr	r2, [pc, #92]	; (800bf68 <vPortValidateInterruptPriority+0x70>)
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	4413      	add	r3, r2
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bf14:	4b15      	ldr	r3, [pc, #84]	; (800bf6c <vPortValidateInterruptPriority+0x74>)
 800bf16:	781b      	ldrb	r3, [r3, #0]
 800bf18:	7afa      	ldrb	r2, [r7, #11]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d20a      	bcs.n	800bf34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bf1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf22:	f383 8811 	msr	BASEPRI, r3
 800bf26:	f3bf 8f6f 	isb	sy
 800bf2a:	f3bf 8f4f 	dsb	sy
 800bf2e:	607b      	str	r3, [r7, #4]
}
 800bf30:	bf00      	nop
 800bf32:	e7fe      	b.n	800bf32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bf34:	4b0e      	ldr	r3, [pc, #56]	; (800bf70 <vPortValidateInterruptPriority+0x78>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bf3c:	4b0d      	ldr	r3, [pc, #52]	; (800bf74 <vPortValidateInterruptPriority+0x7c>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	429a      	cmp	r2, r3
 800bf42:	d90a      	bls.n	800bf5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bf44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf48:	f383 8811 	msr	BASEPRI, r3
 800bf4c:	f3bf 8f6f 	isb	sy
 800bf50:	f3bf 8f4f 	dsb	sy
 800bf54:	603b      	str	r3, [r7, #0]
}
 800bf56:	bf00      	nop
 800bf58:	e7fe      	b.n	800bf58 <vPortValidateInterruptPriority+0x60>
	}
 800bf5a:	bf00      	nop
 800bf5c:	3714      	adds	r7, #20
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	e000e3f0 	.word	0xe000e3f0
 800bf6c:	200018bc 	.word	0x200018bc
 800bf70:	e000ed0c 	.word	0xe000ed0c
 800bf74:	200018c0 	.word	0x200018c0

0800bf78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b08a      	sub	sp, #40	; 0x28
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bf80:	2300      	movs	r3, #0
 800bf82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bf84:	f7fe fb78 	bl	800a678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bf88:	4b5b      	ldr	r3, [pc, #364]	; (800c0f8 <pvPortMalloc+0x180>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d101      	bne.n	800bf94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf90:	f000 f920 	bl	800c1d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf94:	4b59      	ldr	r3, [pc, #356]	; (800c0fc <pvPortMalloc+0x184>)
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	f040 8093 	bne.w	800c0c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d01d      	beq.n	800bfe4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bfa8:	2208      	movs	r2, #8
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4413      	add	r3, r2
 800bfae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f003 0307 	and.w	r3, r3, #7
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d014      	beq.n	800bfe4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f023 0307 	bic.w	r3, r3, #7
 800bfc0:	3308      	adds	r3, #8
 800bfc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f003 0307 	and.w	r3, r3, #7
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d00a      	beq.n	800bfe4 <pvPortMalloc+0x6c>
	__asm volatile
 800bfce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd2:	f383 8811 	msr	BASEPRI, r3
 800bfd6:	f3bf 8f6f 	isb	sy
 800bfda:	f3bf 8f4f 	dsb	sy
 800bfde:	617b      	str	r3, [r7, #20]
}
 800bfe0:	bf00      	nop
 800bfe2:	e7fe      	b.n	800bfe2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d06e      	beq.n	800c0c8 <pvPortMalloc+0x150>
 800bfea:	4b45      	ldr	r3, [pc, #276]	; (800c100 <pvPortMalloc+0x188>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d869      	bhi.n	800c0c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bff4:	4b43      	ldr	r3, [pc, #268]	; (800c104 <pvPortMalloc+0x18c>)
 800bff6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bff8:	4b42      	ldr	r3, [pc, #264]	; (800c104 <pvPortMalloc+0x18c>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bffe:	e004      	b.n	800c00a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c002:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	687a      	ldr	r2, [r7, #4]
 800c010:	429a      	cmp	r2, r3
 800c012:	d903      	bls.n	800c01c <pvPortMalloc+0xa4>
 800c014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d1f1      	bne.n	800c000 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c01c:	4b36      	ldr	r3, [pc, #216]	; (800c0f8 <pvPortMalloc+0x180>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c022:	429a      	cmp	r2, r3
 800c024:	d050      	beq.n	800c0c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c026:	6a3b      	ldr	r3, [r7, #32]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	2208      	movs	r2, #8
 800c02c:	4413      	add	r3, r2
 800c02e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c032:	681a      	ldr	r2, [r3, #0]
 800c034:	6a3b      	ldr	r3, [r7, #32]
 800c036:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c03a:	685a      	ldr	r2, [r3, #4]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	1ad2      	subs	r2, r2, r3
 800c040:	2308      	movs	r3, #8
 800c042:	005b      	lsls	r3, r3, #1
 800c044:	429a      	cmp	r2, r3
 800c046:	d91f      	bls.n	800c088 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4413      	add	r3, r2
 800c04e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c050:	69bb      	ldr	r3, [r7, #24]
 800c052:	f003 0307 	and.w	r3, r3, #7
 800c056:	2b00      	cmp	r3, #0
 800c058:	d00a      	beq.n	800c070 <pvPortMalloc+0xf8>
	__asm volatile
 800c05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c05e:	f383 8811 	msr	BASEPRI, r3
 800c062:	f3bf 8f6f 	isb	sy
 800c066:	f3bf 8f4f 	dsb	sy
 800c06a:	613b      	str	r3, [r7, #16]
}
 800c06c:	bf00      	nop
 800c06e:	e7fe      	b.n	800c06e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c072:	685a      	ldr	r2, [r3, #4]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	1ad2      	subs	r2, r2, r3
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c082:	69b8      	ldr	r0, [r7, #24]
 800c084:	f000 f908 	bl	800c298 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c088:	4b1d      	ldr	r3, [pc, #116]	; (800c100 <pvPortMalloc+0x188>)
 800c08a:	681a      	ldr	r2, [r3, #0]
 800c08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	1ad3      	subs	r3, r2, r3
 800c092:	4a1b      	ldr	r2, [pc, #108]	; (800c100 <pvPortMalloc+0x188>)
 800c094:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c096:	4b1a      	ldr	r3, [pc, #104]	; (800c100 <pvPortMalloc+0x188>)
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	4b1b      	ldr	r3, [pc, #108]	; (800c108 <pvPortMalloc+0x190>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d203      	bcs.n	800c0aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c0a2:	4b17      	ldr	r3, [pc, #92]	; (800c100 <pvPortMalloc+0x188>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	4a18      	ldr	r2, [pc, #96]	; (800c108 <pvPortMalloc+0x190>)
 800c0a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ac:	685a      	ldr	r2, [r3, #4]
 800c0ae:	4b13      	ldr	r3, [pc, #76]	; (800c0fc <pvPortMalloc+0x184>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	431a      	orrs	r2, r3
 800c0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c0be:	4b13      	ldr	r3, [pc, #76]	; (800c10c <pvPortMalloc+0x194>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	4a11      	ldr	r2, [pc, #68]	; (800c10c <pvPortMalloc+0x194>)
 800c0c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c0c8:	f7fe fae4 	bl	800a694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0cc:	69fb      	ldr	r3, [r7, #28]
 800c0ce:	f003 0307 	and.w	r3, r3, #7
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d00a      	beq.n	800c0ec <pvPortMalloc+0x174>
	__asm volatile
 800c0d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0da:	f383 8811 	msr	BASEPRI, r3
 800c0de:	f3bf 8f6f 	isb	sy
 800c0e2:	f3bf 8f4f 	dsb	sy
 800c0e6:	60fb      	str	r3, [r7, #12]
}
 800c0e8:	bf00      	nop
 800c0ea:	e7fe      	b.n	800c0ea <pvPortMalloc+0x172>
	return pvReturn;
 800c0ec:	69fb      	ldr	r3, [r7, #28]
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3728      	adds	r7, #40	; 0x28
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}
 800c0f6:	bf00      	nop
 800c0f8:	200054cc 	.word	0x200054cc
 800c0fc:	200054e0 	.word	0x200054e0
 800c100:	200054d0 	.word	0x200054d0
 800c104:	200054c4 	.word	0x200054c4
 800c108:	200054d4 	.word	0x200054d4
 800c10c:	200054d8 	.word	0x200054d8

0800c110 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b086      	sub	sp, #24
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d04d      	beq.n	800c1be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c122:	2308      	movs	r3, #8
 800c124:	425b      	negs	r3, r3
 800c126:	697a      	ldr	r2, [r7, #20]
 800c128:	4413      	add	r3, r2
 800c12a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c12c:	697b      	ldr	r3, [r7, #20]
 800c12e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	685a      	ldr	r2, [r3, #4]
 800c134:	4b24      	ldr	r3, [pc, #144]	; (800c1c8 <vPortFree+0xb8>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4013      	ands	r3, r2
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d10a      	bne.n	800c154 <vPortFree+0x44>
	__asm volatile
 800c13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c142:	f383 8811 	msr	BASEPRI, r3
 800c146:	f3bf 8f6f 	isb	sy
 800c14a:	f3bf 8f4f 	dsb	sy
 800c14e:	60fb      	str	r3, [r7, #12]
}
 800c150:	bf00      	nop
 800c152:	e7fe      	b.n	800c152 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c154:	693b      	ldr	r3, [r7, #16]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d00a      	beq.n	800c172 <vPortFree+0x62>
	__asm volatile
 800c15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c160:	f383 8811 	msr	BASEPRI, r3
 800c164:	f3bf 8f6f 	isb	sy
 800c168:	f3bf 8f4f 	dsb	sy
 800c16c:	60bb      	str	r3, [r7, #8]
}
 800c16e:	bf00      	nop
 800c170:	e7fe      	b.n	800c170 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	685a      	ldr	r2, [r3, #4]
 800c176:	4b14      	ldr	r3, [pc, #80]	; (800c1c8 <vPortFree+0xb8>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	4013      	ands	r3, r2
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d01e      	beq.n	800c1be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d11a      	bne.n	800c1be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	685a      	ldr	r2, [r3, #4]
 800c18c:	4b0e      	ldr	r3, [pc, #56]	; (800c1c8 <vPortFree+0xb8>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	43db      	mvns	r3, r3
 800c192:	401a      	ands	r2, r3
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c198:	f7fe fa6e 	bl	800a678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c19c:	693b      	ldr	r3, [r7, #16]
 800c19e:	685a      	ldr	r2, [r3, #4]
 800c1a0:	4b0a      	ldr	r3, [pc, #40]	; (800c1cc <vPortFree+0xbc>)
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	4413      	add	r3, r2
 800c1a6:	4a09      	ldr	r2, [pc, #36]	; (800c1cc <vPortFree+0xbc>)
 800c1a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c1aa:	6938      	ldr	r0, [r7, #16]
 800c1ac:	f000 f874 	bl	800c298 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c1b0:	4b07      	ldr	r3, [pc, #28]	; (800c1d0 <vPortFree+0xc0>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	3301      	adds	r3, #1
 800c1b6:	4a06      	ldr	r2, [pc, #24]	; (800c1d0 <vPortFree+0xc0>)
 800c1b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c1ba:	f7fe fa6b 	bl	800a694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c1be:	bf00      	nop
 800c1c0:	3718      	adds	r7, #24
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	200054e0 	.word	0x200054e0
 800c1cc:	200054d0 	.word	0x200054d0
 800c1d0:	200054dc 	.word	0x200054dc

0800c1d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b085      	sub	sp, #20
 800c1d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c1da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c1de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c1e0:	4b27      	ldr	r3, [pc, #156]	; (800c280 <prvHeapInit+0xac>)
 800c1e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f003 0307 	and.w	r3, r3, #7
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00c      	beq.n	800c208 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	3307      	adds	r3, #7
 800c1f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f023 0307 	bic.w	r3, r3, #7
 800c1fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c1fc:	68ba      	ldr	r2, [r7, #8]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	1ad3      	subs	r3, r2, r3
 800c202:	4a1f      	ldr	r2, [pc, #124]	; (800c280 <prvHeapInit+0xac>)
 800c204:	4413      	add	r3, r2
 800c206:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c20c:	4a1d      	ldr	r2, [pc, #116]	; (800c284 <prvHeapInit+0xb0>)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c212:	4b1c      	ldr	r3, [pc, #112]	; (800c284 <prvHeapInit+0xb0>)
 800c214:	2200      	movs	r2, #0
 800c216:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	68ba      	ldr	r2, [r7, #8]
 800c21c:	4413      	add	r3, r2
 800c21e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c220:	2208      	movs	r2, #8
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	1a9b      	subs	r3, r3, r2
 800c226:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	f023 0307 	bic.w	r3, r3, #7
 800c22e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	4a15      	ldr	r2, [pc, #84]	; (800c288 <prvHeapInit+0xb4>)
 800c234:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c236:	4b14      	ldr	r3, [pc, #80]	; (800c288 <prvHeapInit+0xb4>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	2200      	movs	r2, #0
 800c23c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c23e:	4b12      	ldr	r3, [pc, #72]	; (800c288 <prvHeapInit+0xb4>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	2200      	movs	r2, #0
 800c244:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	1ad2      	subs	r2, r2, r3
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c254:	4b0c      	ldr	r3, [pc, #48]	; (800c288 <prvHeapInit+0xb4>)
 800c256:	681a      	ldr	r2, [r3, #0]
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	4a0a      	ldr	r2, [pc, #40]	; (800c28c <prvHeapInit+0xb8>)
 800c262:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	4a09      	ldr	r2, [pc, #36]	; (800c290 <prvHeapInit+0xbc>)
 800c26a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c26c:	4b09      	ldr	r3, [pc, #36]	; (800c294 <prvHeapInit+0xc0>)
 800c26e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c272:	601a      	str	r2, [r3, #0]
}
 800c274:	bf00      	nop
 800c276:	3714      	adds	r7, #20
 800c278:	46bd      	mov	sp, r7
 800c27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27e:	4770      	bx	lr
 800c280:	200018c4 	.word	0x200018c4
 800c284:	200054c4 	.word	0x200054c4
 800c288:	200054cc 	.word	0x200054cc
 800c28c:	200054d4 	.word	0x200054d4
 800c290:	200054d0 	.word	0x200054d0
 800c294:	200054e0 	.word	0x200054e0

0800c298 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c298:	b480      	push	{r7}
 800c29a:	b085      	sub	sp, #20
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c2a0:	4b28      	ldr	r3, [pc, #160]	; (800c344 <prvInsertBlockIntoFreeList+0xac>)
 800c2a2:	60fb      	str	r3, [r7, #12]
 800c2a4:	e002      	b.n	800c2ac <prvInsertBlockIntoFreeList+0x14>
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	60fb      	str	r3, [r7, #12]
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	687a      	ldr	r2, [r7, #4]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d8f7      	bhi.n	800c2a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	685b      	ldr	r3, [r3, #4]
 800c2be:	68ba      	ldr	r2, [r7, #8]
 800c2c0:	4413      	add	r3, r2
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	429a      	cmp	r2, r3
 800c2c6:	d108      	bne.n	800c2da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	685a      	ldr	r2, [r3, #4]
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	441a      	add	r2, r3
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	68ba      	ldr	r2, [r7, #8]
 800c2e4:	441a      	add	r2, r3
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	429a      	cmp	r2, r3
 800c2ec:	d118      	bne.n	800c320 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	4b15      	ldr	r3, [pc, #84]	; (800c348 <prvInsertBlockIntoFreeList+0xb0>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	429a      	cmp	r2, r3
 800c2f8:	d00d      	beq.n	800c316 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	685a      	ldr	r2, [r3, #4]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	685b      	ldr	r3, [r3, #4]
 800c304:	441a      	add	r2, r3
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	601a      	str	r2, [r3, #0]
 800c314:	e008      	b.n	800c328 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c316:	4b0c      	ldr	r3, [pc, #48]	; (800c348 <prvInsertBlockIntoFreeList+0xb0>)
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	601a      	str	r2, [r3, #0]
 800c31e:	e003      	b.n	800c328 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c328:	68fa      	ldr	r2, [r7, #12]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d002      	beq.n	800c336 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	687a      	ldr	r2, [r7, #4]
 800c334:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c336:	bf00      	nop
 800c338:	3714      	adds	r7, #20
 800c33a:	46bd      	mov	sp, r7
 800c33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c340:	4770      	bx	lr
 800c342:	bf00      	nop
 800c344:	200054c4 	.word	0x200054c4
 800c348:	200054cc 	.word	0x200054cc

0800c34c <__errno>:
 800c34c:	4b01      	ldr	r3, [pc, #4]	; (800c354 <__errno+0x8>)
 800c34e:	6818      	ldr	r0, [r3, #0]
 800c350:	4770      	bx	lr
 800c352:	bf00      	nop
 800c354:	2000007c 	.word	0x2000007c

0800c358 <std>:
 800c358:	2300      	movs	r3, #0
 800c35a:	b510      	push	{r4, lr}
 800c35c:	4604      	mov	r4, r0
 800c35e:	e9c0 3300 	strd	r3, r3, [r0]
 800c362:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c366:	6083      	str	r3, [r0, #8]
 800c368:	8181      	strh	r1, [r0, #12]
 800c36a:	6643      	str	r3, [r0, #100]	; 0x64
 800c36c:	81c2      	strh	r2, [r0, #14]
 800c36e:	6183      	str	r3, [r0, #24]
 800c370:	4619      	mov	r1, r3
 800c372:	2208      	movs	r2, #8
 800c374:	305c      	adds	r0, #92	; 0x5c
 800c376:	f000 f91a 	bl	800c5ae <memset>
 800c37a:	4b05      	ldr	r3, [pc, #20]	; (800c390 <std+0x38>)
 800c37c:	6263      	str	r3, [r4, #36]	; 0x24
 800c37e:	4b05      	ldr	r3, [pc, #20]	; (800c394 <std+0x3c>)
 800c380:	62a3      	str	r3, [r4, #40]	; 0x28
 800c382:	4b05      	ldr	r3, [pc, #20]	; (800c398 <std+0x40>)
 800c384:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c386:	4b05      	ldr	r3, [pc, #20]	; (800c39c <std+0x44>)
 800c388:	6224      	str	r4, [r4, #32]
 800c38a:	6323      	str	r3, [r4, #48]	; 0x30
 800c38c:	bd10      	pop	{r4, pc}
 800c38e:	bf00      	nop
 800c390:	0800d1cd 	.word	0x0800d1cd
 800c394:	0800d1ef 	.word	0x0800d1ef
 800c398:	0800d227 	.word	0x0800d227
 800c39c:	0800d24b 	.word	0x0800d24b

0800c3a0 <_cleanup_r>:
 800c3a0:	4901      	ldr	r1, [pc, #4]	; (800c3a8 <_cleanup_r+0x8>)
 800c3a2:	f000 b8af 	b.w	800c504 <_fwalk_reent>
 800c3a6:	bf00      	nop
 800c3a8:	0800e219 	.word	0x0800e219

0800c3ac <__sfmoreglue>:
 800c3ac:	b570      	push	{r4, r5, r6, lr}
 800c3ae:	2268      	movs	r2, #104	; 0x68
 800c3b0:	1e4d      	subs	r5, r1, #1
 800c3b2:	4355      	muls	r5, r2
 800c3b4:	460e      	mov	r6, r1
 800c3b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c3ba:	f000 f921 	bl	800c600 <_malloc_r>
 800c3be:	4604      	mov	r4, r0
 800c3c0:	b140      	cbz	r0, 800c3d4 <__sfmoreglue+0x28>
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	e9c0 1600 	strd	r1, r6, [r0]
 800c3c8:	300c      	adds	r0, #12
 800c3ca:	60a0      	str	r0, [r4, #8]
 800c3cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c3d0:	f000 f8ed 	bl	800c5ae <memset>
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	bd70      	pop	{r4, r5, r6, pc}

0800c3d8 <__sfp_lock_acquire>:
 800c3d8:	4801      	ldr	r0, [pc, #4]	; (800c3e0 <__sfp_lock_acquire+0x8>)
 800c3da:	f000 b8d8 	b.w	800c58e <__retarget_lock_acquire_recursive>
 800c3de:	bf00      	nop
 800c3e0:	200054e5 	.word	0x200054e5

0800c3e4 <__sfp_lock_release>:
 800c3e4:	4801      	ldr	r0, [pc, #4]	; (800c3ec <__sfp_lock_release+0x8>)
 800c3e6:	f000 b8d3 	b.w	800c590 <__retarget_lock_release_recursive>
 800c3ea:	bf00      	nop
 800c3ec:	200054e5 	.word	0x200054e5

0800c3f0 <__sinit_lock_acquire>:
 800c3f0:	4801      	ldr	r0, [pc, #4]	; (800c3f8 <__sinit_lock_acquire+0x8>)
 800c3f2:	f000 b8cc 	b.w	800c58e <__retarget_lock_acquire_recursive>
 800c3f6:	bf00      	nop
 800c3f8:	200054e6 	.word	0x200054e6

0800c3fc <__sinit_lock_release>:
 800c3fc:	4801      	ldr	r0, [pc, #4]	; (800c404 <__sinit_lock_release+0x8>)
 800c3fe:	f000 b8c7 	b.w	800c590 <__retarget_lock_release_recursive>
 800c402:	bf00      	nop
 800c404:	200054e6 	.word	0x200054e6

0800c408 <__sinit>:
 800c408:	b510      	push	{r4, lr}
 800c40a:	4604      	mov	r4, r0
 800c40c:	f7ff fff0 	bl	800c3f0 <__sinit_lock_acquire>
 800c410:	69a3      	ldr	r3, [r4, #24]
 800c412:	b11b      	cbz	r3, 800c41c <__sinit+0x14>
 800c414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c418:	f7ff bff0 	b.w	800c3fc <__sinit_lock_release>
 800c41c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c420:	6523      	str	r3, [r4, #80]	; 0x50
 800c422:	4b13      	ldr	r3, [pc, #76]	; (800c470 <__sinit+0x68>)
 800c424:	4a13      	ldr	r2, [pc, #76]	; (800c474 <__sinit+0x6c>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	62a2      	str	r2, [r4, #40]	; 0x28
 800c42a:	42a3      	cmp	r3, r4
 800c42c:	bf04      	itt	eq
 800c42e:	2301      	moveq	r3, #1
 800c430:	61a3      	streq	r3, [r4, #24]
 800c432:	4620      	mov	r0, r4
 800c434:	f000 f820 	bl	800c478 <__sfp>
 800c438:	6060      	str	r0, [r4, #4]
 800c43a:	4620      	mov	r0, r4
 800c43c:	f000 f81c 	bl	800c478 <__sfp>
 800c440:	60a0      	str	r0, [r4, #8]
 800c442:	4620      	mov	r0, r4
 800c444:	f000 f818 	bl	800c478 <__sfp>
 800c448:	2200      	movs	r2, #0
 800c44a:	60e0      	str	r0, [r4, #12]
 800c44c:	2104      	movs	r1, #4
 800c44e:	6860      	ldr	r0, [r4, #4]
 800c450:	f7ff ff82 	bl	800c358 <std>
 800c454:	68a0      	ldr	r0, [r4, #8]
 800c456:	2201      	movs	r2, #1
 800c458:	2109      	movs	r1, #9
 800c45a:	f7ff ff7d 	bl	800c358 <std>
 800c45e:	68e0      	ldr	r0, [r4, #12]
 800c460:	2202      	movs	r2, #2
 800c462:	2112      	movs	r1, #18
 800c464:	f7ff ff78 	bl	800c358 <std>
 800c468:	2301      	movs	r3, #1
 800c46a:	61a3      	str	r3, [r4, #24]
 800c46c:	e7d2      	b.n	800c414 <__sinit+0xc>
 800c46e:	bf00      	nop
 800c470:	08010afc 	.word	0x08010afc
 800c474:	0800c3a1 	.word	0x0800c3a1

0800c478 <__sfp>:
 800c478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c47a:	4607      	mov	r7, r0
 800c47c:	f7ff ffac 	bl	800c3d8 <__sfp_lock_acquire>
 800c480:	4b1e      	ldr	r3, [pc, #120]	; (800c4fc <__sfp+0x84>)
 800c482:	681e      	ldr	r6, [r3, #0]
 800c484:	69b3      	ldr	r3, [r6, #24]
 800c486:	b913      	cbnz	r3, 800c48e <__sfp+0x16>
 800c488:	4630      	mov	r0, r6
 800c48a:	f7ff ffbd 	bl	800c408 <__sinit>
 800c48e:	3648      	adds	r6, #72	; 0x48
 800c490:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c494:	3b01      	subs	r3, #1
 800c496:	d503      	bpl.n	800c4a0 <__sfp+0x28>
 800c498:	6833      	ldr	r3, [r6, #0]
 800c49a:	b30b      	cbz	r3, 800c4e0 <__sfp+0x68>
 800c49c:	6836      	ldr	r6, [r6, #0]
 800c49e:	e7f7      	b.n	800c490 <__sfp+0x18>
 800c4a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c4a4:	b9d5      	cbnz	r5, 800c4dc <__sfp+0x64>
 800c4a6:	4b16      	ldr	r3, [pc, #88]	; (800c500 <__sfp+0x88>)
 800c4a8:	60e3      	str	r3, [r4, #12]
 800c4aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c4ae:	6665      	str	r5, [r4, #100]	; 0x64
 800c4b0:	f000 f86c 	bl	800c58c <__retarget_lock_init_recursive>
 800c4b4:	f7ff ff96 	bl	800c3e4 <__sfp_lock_release>
 800c4b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c4bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c4c0:	6025      	str	r5, [r4, #0]
 800c4c2:	61a5      	str	r5, [r4, #24]
 800c4c4:	2208      	movs	r2, #8
 800c4c6:	4629      	mov	r1, r5
 800c4c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c4cc:	f000 f86f 	bl	800c5ae <memset>
 800c4d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c4d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c4d8:	4620      	mov	r0, r4
 800c4da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4dc:	3468      	adds	r4, #104	; 0x68
 800c4de:	e7d9      	b.n	800c494 <__sfp+0x1c>
 800c4e0:	2104      	movs	r1, #4
 800c4e2:	4638      	mov	r0, r7
 800c4e4:	f7ff ff62 	bl	800c3ac <__sfmoreglue>
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	6030      	str	r0, [r6, #0]
 800c4ec:	2800      	cmp	r0, #0
 800c4ee:	d1d5      	bne.n	800c49c <__sfp+0x24>
 800c4f0:	f7ff ff78 	bl	800c3e4 <__sfp_lock_release>
 800c4f4:	230c      	movs	r3, #12
 800c4f6:	603b      	str	r3, [r7, #0]
 800c4f8:	e7ee      	b.n	800c4d8 <__sfp+0x60>
 800c4fa:	bf00      	nop
 800c4fc:	08010afc 	.word	0x08010afc
 800c500:	ffff0001 	.word	0xffff0001

0800c504 <_fwalk_reent>:
 800c504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c508:	4606      	mov	r6, r0
 800c50a:	4688      	mov	r8, r1
 800c50c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c510:	2700      	movs	r7, #0
 800c512:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c516:	f1b9 0901 	subs.w	r9, r9, #1
 800c51a:	d505      	bpl.n	800c528 <_fwalk_reent+0x24>
 800c51c:	6824      	ldr	r4, [r4, #0]
 800c51e:	2c00      	cmp	r4, #0
 800c520:	d1f7      	bne.n	800c512 <_fwalk_reent+0xe>
 800c522:	4638      	mov	r0, r7
 800c524:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c528:	89ab      	ldrh	r3, [r5, #12]
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d907      	bls.n	800c53e <_fwalk_reent+0x3a>
 800c52e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c532:	3301      	adds	r3, #1
 800c534:	d003      	beq.n	800c53e <_fwalk_reent+0x3a>
 800c536:	4629      	mov	r1, r5
 800c538:	4630      	mov	r0, r6
 800c53a:	47c0      	blx	r8
 800c53c:	4307      	orrs	r7, r0
 800c53e:	3568      	adds	r5, #104	; 0x68
 800c540:	e7e9      	b.n	800c516 <_fwalk_reent+0x12>
	...

0800c544 <__libc_init_array>:
 800c544:	b570      	push	{r4, r5, r6, lr}
 800c546:	4d0d      	ldr	r5, [pc, #52]	; (800c57c <__libc_init_array+0x38>)
 800c548:	4c0d      	ldr	r4, [pc, #52]	; (800c580 <__libc_init_array+0x3c>)
 800c54a:	1b64      	subs	r4, r4, r5
 800c54c:	10a4      	asrs	r4, r4, #2
 800c54e:	2600      	movs	r6, #0
 800c550:	42a6      	cmp	r6, r4
 800c552:	d109      	bne.n	800c568 <__libc_init_array+0x24>
 800c554:	4d0b      	ldr	r5, [pc, #44]	; (800c584 <__libc_init_array+0x40>)
 800c556:	4c0c      	ldr	r4, [pc, #48]	; (800c588 <__libc_init_array+0x44>)
 800c558:	f004 f84c 	bl	80105f4 <_init>
 800c55c:	1b64      	subs	r4, r4, r5
 800c55e:	10a4      	asrs	r4, r4, #2
 800c560:	2600      	movs	r6, #0
 800c562:	42a6      	cmp	r6, r4
 800c564:	d105      	bne.n	800c572 <__libc_init_array+0x2e>
 800c566:	bd70      	pop	{r4, r5, r6, pc}
 800c568:	f855 3b04 	ldr.w	r3, [r5], #4
 800c56c:	4798      	blx	r3
 800c56e:	3601      	adds	r6, #1
 800c570:	e7ee      	b.n	800c550 <__libc_init_array+0xc>
 800c572:	f855 3b04 	ldr.w	r3, [r5], #4
 800c576:	4798      	blx	r3
 800c578:	3601      	adds	r6, #1
 800c57a:	e7f2      	b.n	800c562 <__libc_init_array+0x1e>
 800c57c:	080110c8 	.word	0x080110c8
 800c580:	080110c8 	.word	0x080110c8
 800c584:	080110c8 	.word	0x080110c8
 800c588:	080110cc 	.word	0x080110cc

0800c58c <__retarget_lock_init_recursive>:
 800c58c:	4770      	bx	lr

0800c58e <__retarget_lock_acquire_recursive>:
 800c58e:	4770      	bx	lr

0800c590 <__retarget_lock_release_recursive>:
 800c590:	4770      	bx	lr

0800c592 <memcpy>:
 800c592:	440a      	add	r2, r1
 800c594:	4291      	cmp	r1, r2
 800c596:	f100 33ff 	add.w	r3, r0, #4294967295
 800c59a:	d100      	bne.n	800c59e <memcpy+0xc>
 800c59c:	4770      	bx	lr
 800c59e:	b510      	push	{r4, lr}
 800c5a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5a8:	4291      	cmp	r1, r2
 800c5aa:	d1f9      	bne.n	800c5a0 <memcpy+0xe>
 800c5ac:	bd10      	pop	{r4, pc}

0800c5ae <memset>:
 800c5ae:	4402      	add	r2, r0
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d100      	bne.n	800c5b8 <memset+0xa>
 800c5b6:	4770      	bx	lr
 800c5b8:	f803 1b01 	strb.w	r1, [r3], #1
 800c5bc:	e7f9      	b.n	800c5b2 <memset+0x4>
	...

0800c5c0 <sbrk_aligned>:
 800c5c0:	b570      	push	{r4, r5, r6, lr}
 800c5c2:	4e0e      	ldr	r6, [pc, #56]	; (800c5fc <sbrk_aligned+0x3c>)
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	6831      	ldr	r1, [r6, #0]
 800c5c8:	4605      	mov	r5, r0
 800c5ca:	b911      	cbnz	r1, 800c5d2 <sbrk_aligned+0x12>
 800c5cc:	f000 fdee 	bl	800d1ac <_sbrk_r>
 800c5d0:	6030      	str	r0, [r6, #0]
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	f000 fde9 	bl	800d1ac <_sbrk_r>
 800c5da:	1c43      	adds	r3, r0, #1
 800c5dc:	d00a      	beq.n	800c5f4 <sbrk_aligned+0x34>
 800c5de:	1cc4      	adds	r4, r0, #3
 800c5e0:	f024 0403 	bic.w	r4, r4, #3
 800c5e4:	42a0      	cmp	r0, r4
 800c5e6:	d007      	beq.n	800c5f8 <sbrk_aligned+0x38>
 800c5e8:	1a21      	subs	r1, r4, r0
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	f000 fdde 	bl	800d1ac <_sbrk_r>
 800c5f0:	3001      	adds	r0, #1
 800c5f2:	d101      	bne.n	800c5f8 <sbrk_aligned+0x38>
 800c5f4:	f04f 34ff 	mov.w	r4, #4294967295
 800c5f8:	4620      	mov	r0, r4
 800c5fa:	bd70      	pop	{r4, r5, r6, pc}
 800c5fc:	200054ec 	.word	0x200054ec

0800c600 <_malloc_r>:
 800c600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c604:	1ccd      	adds	r5, r1, #3
 800c606:	f025 0503 	bic.w	r5, r5, #3
 800c60a:	3508      	adds	r5, #8
 800c60c:	2d0c      	cmp	r5, #12
 800c60e:	bf38      	it	cc
 800c610:	250c      	movcc	r5, #12
 800c612:	2d00      	cmp	r5, #0
 800c614:	4607      	mov	r7, r0
 800c616:	db01      	blt.n	800c61c <_malloc_r+0x1c>
 800c618:	42a9      	cmp	r1, r5
 800c61a:	d905      	bls.n	800c628 <_malloc_r+0x28>
 800c61c:	230c      	movs	r3, #12
 800c61e:	603b      	str	r3, [r7, #0]
 800c620:	2600      	movs	r6, #0
 800c622:	4630      	mov	r0, r6
 800c624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c628:	4e2e      	ldr	r6, [pc, #184]	; (800c6e4 <_malloc_r+0xe4>)
 800c62a:	f001 feb5 	bl	800e398 <__malloc_lock>
 800c62e:	6833      	ldr	r3, [r6, #0]
 800c630:	461c      	mov	r4, r3
 800c632:	bb34      	cbnz	r4, 800c682 <_malloc_r+0x82>
 800c634:	4629      	mov	r1, r5
 800c636:	4638      	mov	r0, r7
 800c638:	f7ff ffc2 	bl	800c5c0 <sbrk_aligned>
 800c63c:	1c43      	adds	r3, r0, #1
 800c63e:	4604      	mov	r4, r0
 800c640:	d14d      	bne.n	800c6de <_malloc_r+0xde>
 800c642:	6834      	ldr	r4, [r6, #0]
 800c644:	4626      	mov	r6, r4
 800c646:	2e00      	cmp	r6, #0
 800c648:	d140      	bne.n	800c6cc <_malloc_r+0xcc>
 800c64a:	6823      	ldr	r3, [r4, #0]
 800c64c:	4631      	mov	r1, r6
 800c64e:	4638      	mov	r0, r7
 800c650:	eb04 0803 	add.w	r8, r4, r3
 800c654:	f000 fdaa 	bl	800d1ac <_sbrk_r>
 800c658:	4580      	cmp	r8, r0
 800c65a:	d13a      	bne.n	800c6d2 <_malloc_r+0xd2>
 800c65c:	6821      	ldr	r1, [r4, #0]
 800c65e:	3503      	adds	r5, #3
 800c660:	1a6d      	subs	r5, r5, r1
 800c662:	f025 0503 	bic.w	r5, r5, #3
 800c666:	3508      	adds	r5, #8
 800c668:	2d0c      	cmp	r5, #12
 800c66a:	bf38      	it	cc
 800c66c:	250c      	movcc	r5, #12
 800c66e:	4629      	mov	r1, r5
 800c670:	4638      	mov	r0, r7
 800c672:	f7ff ffa5 	bl	800c5c0 <sbrk_aligned>
 800c676:	3001      	adds	r0, #1
 800c678:	d02b      	beq.n	800c6d2 <_malloc_r+0xd2>
 800c67a:	6823      	ldr	r3, [r4, #0]
 800c67c:	442b      	add	r3, r5
 800c67e:	6023      	str	r3, [r4, #0]
 800c680:	e00e      	b.n	800c6a0 <_malloc_r+0xa0>
 800c682:	6822      	ldr	r2, [r4, #0]
 800c684:	1b52      	subs	r2, r2, r5
 800c686:	d41e      	bmi.n	800c6c6 <_malloc_r+0xc6>
 800c688:	2a0b      	cmp	r2, #11
 800c68a:	d916      	bls.n	800c6ba <_malloc_r+0xba>
 800c68c:	1961      	adds	r1, r4, r5
 800c68e:	42a3      	cmp	r3, r4
 800c690:	6025      	str	r5, [r4, #0]
 800c692:	bf18      	it	ne
 800c694:	6059      	strne	r1, [r3, #4]
 800c696:	6863      	ldr	r3, [r4, #4]
 800c698:	bf08      	it	eq
 800c69a:	6031      	streq	r1, [r6, #0]
 800c69c:	5162      	str	r2, [r4, r5]
 800c69e:	604b      	str	r3, [r1, #4]
 800c6a0:	4638      	mov	r0, r7
 800c6a2:	f104 060b 	add.w	r6, r4, #11
 800c6a6:	f001 fe7d 	bl	800e3a4 <__malloc_unlock>
 800c6aa:	f026 0607 	bic.w	r6, r6, #7
 800c6ae:	1d23      	adds	r3, r4, #4
 800c6b0:	1af2      	subs	r2, r6, r3
 800c6b2:	d0b6      	beq.n	800c622 <_malloc_r+0x22>
 800c6b4:	1b9b      	subs	r3, r3, r6
 800c6b6:	50a3      	str	r3, [r4, r2]
 800c6b8:	e7b3      	b.n	800c622 <_malloc_r+0x22>
 800c6ba:	6862      	ldr	r2, [r4, #4]
 800c6bc:	42a3      	cmp	r3, r4
 800c6be:	bf0c      	ite	eq
 800c6c0:	6032      	streq	r2, [r6, #0]
 800c6c2:	605a      	strne	r2, [r3, #4]
 800c6c4:	e7ec      	b.n	800c6a0 <_malloc_r+0xa0>
 800c6c6:	4623      	mov	r3, r4
 800c6c8:	6864      	ldr	r4, [r4, #4]
 800c6ca:	e7b2      	b.n	800c632 <_malloc_r+0x32>
 800c6cc:	4634      	mov	r4, r6
 800c6ce:	6876      	ldr	r6, [r6, #4]
 800c6d0:	e7b9      	b.n	800c646 <_malloc_r+0x46>
 800c6d2:	230c      	movs	r3, #12
 800c6d4:	603b      	str	r3, [r7, #0]
 800c6d6:	4638      	mov	r0, r7
 800c6d8:	f001 fe64 	bl	800e3a4 <__malloc_unlock>
 800c6dc:	e7a1      	b.n	800c622 <_malloc_r+0x22>
 800c6de:	6025      	str	r5, [r4, #0]
 800c6e0:	e7de      	b.n	800c6a0 <_malloc_r+0xa0>
 800c6e2:	bf00      	nop
 800c6e4:	200054e8 	.word	0x200054e8

0800c6e8 <__cvt>:
 800c6e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6ec:	ec55 4b10 	vmov	r4, r5, d0
 800c6f0:	2d00      	cmp	r5, #0
 800c6f2:	460e      	mov	r6, r1
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	462b      	mov	r3, r5
 800c6f8:	bfbb      	ittet	lt
 800c6fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c6fe:	461d      	movlt	r5, r3
 800c700:	2300      	movge	r3, #0
 800c702:	232d      	movlt	r3, #45	; 0x2d
 800c704:	700b      	strb	r3, [r1, #0]
 800c706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c708:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c70c:	4691      	mov	r9, r2
 800c70e:	f023 0820 	bic.w	r8, r3, #32
 800c712:	bfbc      	itt	lt
 800c714:	4622      	movlt	r2, r4
 800c716:	4614      	movlt	r4, r2
 800c718:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c71c:	d005      	beq.n	800c72a <__cvt+0x42>
 800c71e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c722:	d100      	bne.n	800c726 <__cvt+0x3e>
 800c724:	3601      	adds	r6, #1
 800c726:	2102      	movs	r1, #2
 800c728:	e000      	b.n	800c72c <__cvt+0x44>
 800c72a:	2103      	movs	r1, #3
 800c72c:	ab03      	add	r3, sp, #12
 800c72e:	9301      	str	r3, [sp, #4]
 800c730:	ab02      	add	r3, sp, #8
 800c732:	9300      	str	r3, [sp, #0]
 800c734:	ec45 4b10 	vmov	d0, r4, r5
 800c738:	4653      	mov	r3, sl
 800c73a:	4632      	mov	r2, r6
 800c73c:	f000 fef8 	bl	800d530 <_dtoa_r>
 800c740:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c744:	4607      	mov	r7, r0
 800c746:	d102      	bne.n	800c74e <__cvt+0x66>
 800c748:	f019 0f01 	tst.w	r9, #1
 800c74c:	d022      	beq.n	800c794 <__cvt+0xac>
 800c74e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c752:	eb07 0906 	add.w	r9, r7, r6
 800c756:	d110      	bne.n	800c77a <__cvt+0x92>
 800c758:	783b      	ldrb	r3, [r7, #0]
 800c75a:	2b30      	cmp	r3, #48	; 0x30
 800c75c:	d10a      	bne.n	800c774 <__cvt+0x8c>
 800c75e:	2200      	movs	r2, #0
 800c760:	2300      	movs	r3, #0
 800c762:	4620      	mov	r0, r4
 800c764:	4629      	mov	r1, r5
 800c766:	f7f4 f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800c76a:	b918      	cbnz	r0, 800c774 <__cvt+0x8c>
 800c76c:	f1c6 0601 	rsb	r6, r6, #1
 800c770:	f8ca 6000 	str.w	r6, [sl]
 800c774:	f8da 3000 	ldr.w	r3, [sl]
 800c778:	4499      	add	r9, r3
 800c77a:	2200      	movs	r2, #0
 800c77c:	2300      	movs	r3, #0
 800c77e:	4620      	mov	r0, r4
 800c780:	4629      	mov	r1, r5
 800c782:	f7f4 f9a1 	bl	8000ac8 <__aeabi_dcmpeq>
 800c786:	b108      	cbz	r0, 800c78c <__cvt+0xa4>
 800c788:	f8cd 900c 	str.w	r9, [sp, #12]
 800c78c:	2230      	movs	r2, #48	; 0x30
 800c78e:	9b03      	ldr	r3, [sp, #12]
 800c790:	454b      	cmp	r3, r9
 800c792:	d307      	bcc.n	800c7a4 <__cvt+0xbc>
 800c794:	9b03      	ldr	r3, [sp, #12]
 800c796:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c798:	1bdb      	subs	r3, r3, r7
 800c79a:	4638      	mov	r0, r7
 800c79c:	6013      	str	r3, [r2, #0]
 800c79e:	b004      	add	sp, #16
 800c7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7a4:	1c59      	adds	r1, r3, #1
 800c7a6:	9103      	str	r1, [sp, #12]
 800c7a8:	701a      	strb	r2, [r3, #0]
 800c7aa:	e7f0      	b.n	800c78e <__cvt+0xa6>

0800c7ac <__exponent>:
 800c7ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	2900      	cmp	r1, #0
 800c7b2:	bfb8      	it	lt
 800c7b4:	4249      	neglt	r1, r1
 800c7b6:	f803 2b02 	strb.w	r2, [r3], #2
 800c7ba:	bfb4      	ite	lt
 800c7bc:	222d      	movlt	r2, #45	; 0x2d
 800c7be:	222b      	movge	r2, #43	; 0x2b
 800c7c0:	2909      	cmp	r1, #9
 800c7c2:	7042      	strb	r2, [r0, #1]
 800c7c4:	dd2a      	ble.n	800c81c <__exponent+0x70>
 800c7c6:	f10d 0407 	add.w	r4, sp, #7
 800c7ca:	46a4      	mov	ip, r4
 800c7cc:	270a      	movs	r7, #10
 800c7ce:	46a6      	mov	lr, r4
 800c7d0:	460a      	mov	r2, r1
 800c7d2:	fb91 f6f7 	sdiv	r6, r1, r7
 800c7d6:	fb07 1516 	mls	r5, r7, r6, r1
 800c7da:	3530      	adds	r5, #48	; 0x30
 800c7dc:	2a63      	cmp	r2, #99	; 0x63
 800c7de:	f104 34ff 	add.w	r4, r4, #4294967295
 800c7e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c7e6:	4631      	mov	r1, r6
 800c7e8:	dcf1      	bgt.n	800c7ce <__exponent+0x22>
 800c7ea:	3130      	adds	r1, #48	; 0x30
 800c7ec:	f1ae 0502 	sub.w	r5, lr, #2
 800c7f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c7f4:	1c44      	adds	r4, r0, #1
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	4561      	cmp	r1, ip
 800c7fa:	d30a      	bcc.n	800c812 <__exponent+0x66>
 800c7fc:	f10d 0209 	add.w	r2, sp, #9
 800c800:	eba2 020e 	sub.w	r2, r2, lr
 800c804:	4565      	cmp	r5, ip
 800c806:	bf88      	it	hi
 800c808:	2200      	movhi	r2, #0
 800c80a:	4413      	add	r3, r2
 800c80c:	1a18      	subs	r0, r3, r0
 800c80e:	b003      	add	sp, #12
 800c810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c812:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c816:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c81a:	e7ed      	b.n	800c7f8 <__exponent+0x4c>
 800c81c:	2330      	movs	r3, #48	; 0x30
 800c81e:	3130      	adds	r1, #48	; 0x30
 800c820:	7083      	strb	r3, [r0, #2]
 800c822:	70c1      	strb	r1, [r0, #3]
 800c824:	1d03      	adds	r3, r0, #4
 800c826:	e7f1      	b.n	800c80c <__exponent+0x60>

0800c828 <_printf_float>:
 800c828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c82c:	ed2d 8b02 	vpush	{d8}
 800c830:	b08d      	sub	sp, #52	; 0x34
 800c832:	460c      	mov	r4, r1
 800c834:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c838:	4616      	mov	r6, r2
 800c83a:	461f      	mov	r7, r3
 800c83c:	4605      	mov	r5, r0
 800c83e:	f001 fd27 	bl	800e290 <_localeconv_r>
 800c842:	f8d0 a000 	ldr.w	sl, [r0]
 800c846:	4650      	mov	r0, sl
 800c848:	f7f3 fcc2 	bl	80001d0 <strlen>
 800c84c:	2300      	movs	r3, #0
 800c84e:	930a      	str	r3, [sp, #40]	; 0x28
 800c850:	6823      	ldr	r3, [r4, #0]
 800c852:	9305      	str	r3, [sp, #20]
 800c854:	f8d8 3000 	ldr.w	r3, [r8]
 800c858:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c85c:	3307      	adds	r3, #7
 800c85e:	f023 0307 	bic.w	r3, r3, #7
 800c862:	f103 0208 	add.w	r2, r3, #8
 800c866:	f8c8 2000 	str.w	r2, [r8]
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c872:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c876:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c87a:	9307      	str	r3, [sp, #28]
 800c87c:	f8cd 8018 	str.w	r8, [sp, #24]
 800c880:	ee08 0a10 	vmov	s16, r0
 800c884:	4b9f      	ldr	r3, [pc, #636]	; (800cb04 <_printf_float+0x2dc>)
 800c886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c88a:	f04f 32ff 	mov.w	r2, #4294967295
 800c88e:	f7f4 f94d 	bl	8000b2c <__aeabi_dcmpun>
 800c892:	bb88      	cbnz	r0, 800c8f8 <_printf_float+0xd0>
 800c894:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c898:	4b9a      	ldr	r3, [pc, #616]	; (800cb04 <_printf_float+0x2dc>)
 800c89a:	f04f 32ff 	mov.w	r2, #4294967295
 800c89e:	f7f4 f927 	bl	8000af0 <__aeabi_dcmple>
 800c8a2:	bb48      	cbnz	r0, 800c8f8 <_printf_float+0xd0>
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	4640      	mov	r0, r8
 800c8aa:	4649      	mov	r1, r9
 800c8ac:	f7f4 f916 	bl	8000adc <__aeabi_dcmplt>
 800c8b0:	b110      	cbz	r0, 800c8b8 <_printf_float+0x90>
 800c8b2:	232d      	movs	r3, #45	; 0x2d
 800c8b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8b8:	4b93      	ldr	r3, [pc, #588]	; (800cb08 <_printf_float+0x2e0>)
 800c8ba:	4894      	ldr	r0, [pc, #592]	; (800cb0c <_printf_float+0x2e4>)
 800c8bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c8c0:	bf94      	ite	ls
 800c8c2:	4698      	movls	r8, r3
 800c8c4:	4680      	movhi	r8, r0
 800c8c6:	2303      	movs	r3, #3
 800c8c8:	6123      	str	r3, [r4, #16]
 800c8ca:	9b05      	ldr	r3, [sp, #20]
 800c8cc:	f023 0204 	bic.w	r2, r3, #4
 800c8d0:	6022      	str	r2, [r4, #0]
 800c8d2:	f04f 0900 	mov.w	r9, #0
 800c8d6:	9700      	str	r7, [sp, #0]
 800c8d8:	4633      	mov	r3, r6
 800c8da:	aa0b      	add	r2, sp, #44	; 0x2c
 800c8dc:	4621      	mov	r1, r4
 800c8de:	4628      	mov	r0, r5
 800c8e0:	f000 f9d8 	bl	800cc94 <_printf_common>
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	f040 8090 	bne.w	800ca0a <_printf_float+0x1e2>
 800c8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c8ee:	b00d      	add	sp, #52	; 0x34
 800c8f0:	ecbd 8b02 	vpop	{d8}
 800c8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f8:	4642      	mov	r2, r8
 800c8fa:	464b      	mov	r3, r9
 800c8fc:	4640      	mov	r0, r8
 800c8fe:	4649      	mov	r1, r9
 800c900:	f7f4 f914 	bl	8000b2c <__aeabi_dcmpun>
 800c904:	b140      	cbz	r0, 800c918 <_printf_float+0xf0>
 800c906:	464b      	mov	r3, r9
 800c908:	2b00      	cmp	r3, #0
 800c90a:	bfbc      	itt	lt
 800c90c:	232d      	movlt	r3, #45	; 0x2d
 800c90e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c912:	487f      	ldr	r0, [pc, #508]	; (800cb10 <_printf_float+0x2e8>)
 800c914:	4b7f      	ldr	r3, [pc, #508]	; (800cb14 <_printf_float+0x2ec>)
 800c916:	e7d1      	b.n	800c8bc <_printf_float+0x94>
 800c918:	6863      	ldr	r3, [r4, #4]
 800c91a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c91e:	9206      	str	r2, [sp, #24]
 800c920:	1c5a      	adds	r2, r3, #1
 800c922:	d13f      	bne.n	800c9a4 <_printf_float+0x17c>
 800c924:	2306      	movs	r3, #6
 800c926:	6063      	str	r3, [r4, #4]
 800c928:	9b05      	ldr	r3, [sp, #20]
 800c92a:	6861      	ldr	r1, [r4, #4]
 800c92c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c930:	2300      	movs	r3, #0
 800c932:	9303      	str	r3, [sp, #12]
 800c934:	ab0a      	add	r3, sp, #40	; 0x28
 800c936:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c93a:	ab09      	add	r3, sp, #36	; 0x24
 800c93c:	ec49 8b10 	vmov	d0, r8, r9
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	6022      	str	r2, [r4, #0]
 800c944:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c948:	4628      	mov	r0, r5
 800c94a:	f7ff fecd 	bl	800c6e8 <__cvt>
 800c94e:	9b06      	ldr	r3, [sp, #24]
 800c950:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c952:	2b47      	cmp	r3, #71	; 0x47
 800c954:	4680      	mov	r8, r0
 800c956:	d108      	bne.n	800c96a <_printf_float+0x142>
 800c958:	1cc8      	adds	r0, r1, #3
 800c95a:	db02      	blt.n	800c962 <_printf_float+0x13a>
 800c95c:	6863      	ldr	r3, [r4, #4]
 800c95e:	4299      	cmp	r1, r3
 800c960:	dd41      	ble.n	800c9e6 <_printf_float+0x1be>
 800c962:	f1ab 0b02 	sub.w	fp, fp, #2
 800c966:	fa5f fb8b 	uxtb.w	fp, fp
 800c96a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c96e:	d820      	bhi.n	800c9b2 <_printf_float+0x18a>
 800c970:	3901      	subs	r1, #1
 800c972:	465a      	mov	r2, fp
 800c974:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c978:	9109      	str	r1, [sp, #36]	; 0x24
 800c97a:	f7ff ff17 	bl	800c7ac <__exponent>
 800c97e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c980:	1813      	adds	r3, r2, r0
 800c982:	2a01      	cmp	r2, #1
 800c984:	4681      	mov	r9, r0
 800c986:	6123      	str	r3, [r4, #16]
 800c988:	dc02      	bgt.n	800c990 <_printf_float+0x168>
 800c98a:	6822      	ldr	r2, [r4, #0]
 800c98c:	07d2      	lsls	r2, r2, #31
 800c98e:	d501      	bpl.n	800c994 <_printf_float+0x16c>
 800c990:	3301      	adds	r3, #1
 800c992:	6123      	str	r3, [r4, #16]
 800c994:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d09c      	beq.n	800c8d6 <_printf_float+0xae>
 800c99c:	232d      	movs	r3, #45	; 0x2d
 800c99e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c9a2:	e798      	b.n	800c8d6 <_printf_float+0xae>
 800c9a4:	9a06      	ldr	r2, [sp, #24]
 800c9a6:	2a47      	cmp	r2, #71	; 0x47
 800c9a8:	d1be      	bne.n	800c928 <_printf_float+0x100>
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1bc      	bne.n	800c928 <_printf_float+0x100>
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	e7b9      	b.n	800c926 <_printf_float+0xfe>
 800c9b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c9b6:	d118      	bne.n	800c9ea <_printf_float+0x1c2>
 800c9b8:	2900      	cmp	r1, #0
 800c9ba:	6863      	ldr	r3, [r4, #4]
 800c9bc:	dd0b      	ble.n	800c9d6 <_printf_float+0x1ae>
 800c9be:	6121      	str	r1, [r4, #16]
 800c9c0:	b913      	cbnz	r3, 800c9c8 <_printf_float+0x1a0>
 800c9c2:	6822      	ldr	r2, [r4, #0]
 800c9c4:	07d0      	lsls	r0, r2, #31
 800c9c6:	d502      	bpl.n	800c9ce <_printf_float+0x1a6>
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	440b      	add	r3, r1
 800c9cc:	6123      	str	r3, [r4, #16]
 800c9ce:	65a1      	str	r1, [r4, #88]	; 0x58
 800c9d0:	f04f 0900 	mov.w	r9, #0
 800c9d4:	e7de      	b.n	800c994 <_printf_float+0x16c>
 800c9d6:	b913      	cbnz	r3, 800c9de <_printf_float+0x1b6>
 800c9d8:	6822      	ldr	r2, [r4, #0]
 800c9da:	07d2      	lsls	r2, r2, #31
 800c9dc:	d501      	bpl.n	800c9e2 <_printf_float+0x1ba>
 800c9de:	3302      	adds	r3, #2
 800c9e0:	e7f4      	b.n	800c9cc <_printf_float+0x1a4>
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e7f2      	b.n	800c9cc <_printf_float+0x1a4>
 800c9e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c9ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9ec:	4299      	cmp	r1, r3
 800c9ee:	db05      	blt.n	800c9fc <_printf_float+0x1d4>
 800c9f0:	6823      	ldr	r3, [r4, #0]
 800c9f2:	6121      	str	r1, [r4, #16]
 800c9f4:	07d8      	lsls	r0, r3, #31
 800c9f6:	d5ea      	bpl.n	800c9ce <_printf_float+0x1a6>
 800c9f8:	1c4b      	adds	r3, r1, #1
 800c9fa:	e7e7      	b.n	800c9cc <_printf_float+0x1a4>
 800c9fc:	2900      	cmp	r1, #0
 800c9fe:	bfd4      	ite	le
 800ca00:	f1c1 0202 	rsble	r2, r1, #2
 800ca04:	2201      	movgt	r2, #1
 800ca06:	4413      	add	r3, r2
 800ca08:	e7e0      	b.n	800c9cc <_printf_float+0x1a4>
 800ca0a:	6823      	ldr	r3, [r4, #0]
 800ca0c:	055a      	lsls	r2, r3, #21
 800ca0e:	d407      	bmi.n	800ca20 <_printf_float+0x1f8>
 800ca10:	6923      	ldr	r3, [r4, #16]
 800ca12:	4642      	mov	r2, r8
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	47b8      	blx	r7
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	d12c      	bne.n	800ca78 <_printf_float+0x250>
 800ca1e:	e764      	b.n	800c8ea <_printf_float+0xc2>
 800ca20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ca24:	f240 80e0 	bls.w	800cbe8 <_printf_float+0x3c0>
 800ca28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	2300      	movs	r3, #0
 800ca30:	f7f4 f84a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca34:	2800      	cmp	r0, #0
 800ca36:	d034      	beq.n	800caa2 <_printf_float+0x27a>
 800ca38:	4a37      	ldr	r2, [pc, #220]	; (800cb18 <_printf_float+0x2f0>)
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	4631      	mov	r1, r6
 800ca3e:	4628      	mov	r0, r5
 800ca40:	47b8      	blx	r7
 800ca42:	3001      	adds	r0, #1
 800ca44:	f43f af51 	beq.w	800c8ea <_printf_float+0xc2>
 800ca48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	db02      	blt.n	800ca56 <_printf_float+0x22e>
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	07d8      	lsls	r0, r3, #31
 800ca54:	d510      	bpl.n	800ca78 <_printf_float+0x250>
 800ca56:	ee18 3a10 	vmov	r3, s16
 800ca5a:	4652      	mov	r2, sl
 800ca5c:	4631      	mov	r1, r6
 800ca5e:	4628      	mov	r0, r5
 800ca60:	47b8      	blx	r7
 800ca62:	3001      	adds	r0, #1
 800ca64:	f43f af41 	beq.w	800c8ea <_printf_float+0xc2>
 800ca68:	f04f 0800 	mov.w	r8, #0
 800ca6c:	f104 091a 	add.w	r9, r4, #26
 800ca70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca72:	3b01      	subs	r3, #1
 800ca74:	4543      	cmp	r3, r8
 800ca76:	dc09      	bgt.n	800ca8c <_printf_float+0x264>
 800ca78:	6823      	ldr	r3, [r4, #0]
 800ca7a:	079b      	lsls	r3, r3, #30
 800ca7c:	f100 8105 	bmi.w	800cc8a <_printf_float+0x462>
 800ca80:	68e0      	ldr	r0, [r4, #12]
 800ca82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca84:	4298      	cmp	r0, r3
 800ca86:	bfb8      	it	lt
 800ca88:	4618      	movlt	r0, r3
 800ca8a:	e730      	b.n	800c8ee <_printf_float+0xc6>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	464a      	mov	r2, r9
 800ca90:	4631      	mov	r1, r6
 800ca92:	4628      	mov	r0, r5
 800ca94:	47b8      	blx	r7
 800ca96:	3001      	adds	r0, #1
 800ca98:	f43f af27 	beq.w	800c8ea <_printf_float+0xc2>
 800ca9c:	f108 0801 	add.w	r8, r8, #1
 800caa0:	e7e6      	b.n	800ca70 <_printf_float+0x248>
 800caa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	dc39      	bgt.n	800cb1c <_printf_float+0x2f4>
 800caa8:	4a1b      	ldr	r2, [pc, #108]	; (800cb18 <_printf_float+0x2f0>)
 800caaa:	2301      	movs	r3, #1
 800caac:	4631      	mov	r1, r6
 800caae:	4628      	mov	r0, r5
 800cab0:	47b8      	blx	r7
 800cab2:	3001      	adds	r0, #1
 800cab4:	f43f af19 	beq.w	800c8ea <_printf_float+0xc2>
 800cab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cabc:	4313      	orrs	r3, r2
 800cabe:	d102      	bne.n	800cac6 <_printf_float+0x29e>
 800cac0:	6823      	ldr	r3, [r4, #0]
 800cac2:	07d9      	lsls	r1, r3, #31
 800cac4:	d5d8      	bpl.n	800ca78 <_printf_float+0x250>
 800cac6:	ee18 3a10 	vmov	r3, s16
 800caca:	4652      	mov	r2, sl
 800cacc:	4631      	mov	r1, r6
 800cace:	4628      	mov	r0, r5
 800cad0:	47b8      	blx	r7
 800cad2:	3001      	adds	r0, #1
 800cad4:	f43f af09 	beq.w	800c8ea <_printf_float+0xc2>
 800cad8:	f04f 0900 	mov.w	r9, #0
 800cadc:	f104 0a1a 	add.w	sl, r4, #26
 800cae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cae2:	425b      	negs	r3, r3
 800cae4:	454b      	cmp	r3, r9
 800cae6:	dc01      	bgt.n	800caec <_printf_float+0x2c4>
 800cae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caea:	e792      	b.n	800ca12 <_printf_float+0x1ea>
 800caec:	2301      	movs	r3, #1
 800caee:	4652      	mov	r2, sl
 800caf0:	4631      	mov	r1, r6
 800caf2:	4628      	mov	r0, r5
 800caf4:	47b8      	blx	r7
 800caf6:	3001      	adds	r0, #1
 800caf8:	f43f aef7 	beq.w	800c8ea <_printf_float+0xc2>
 800cafc:	f109 0901 	add.w	r9, r9, #1
 800cb00:	e7ee      	b.n	800cae0 <_printf_float+0x2b8>
 800cb02:	bf00      	nop
 800cb04:	7fefffff 	.word	0x7fefffff
 800cb08:	08010b00 	.word	0x08010b00
 800cb0c:	08010b04 	.word	0x08010b04
 800cb10:	08010b0c 	.word	0x08010b0c
 800cb14:	08010b08 	.word	0x08010b08
 800cb18:	08010b10 	.word	0x08010b10
 800cb1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb20:	429a      	cmp	r2, r3
 800cb22:	bfa8      	it	ge
 800cb24:	461a      	movge	r2, r3
 800cb26:	2a00      	cmp	r2, #0
 800cb28:	4691      	mov	r9, r2
 800cb2a:	dc37      	bgt.n	800cb9c <_printf_float+0x374>
 800cb2c:	f04f 0b00 	mov.w	fp, #0
 800cb30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb34:	f104 021a 	add.w	r2, r4, #26
 800cb38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb3a:	9305      	str	r3, [sp, #20]
 800cb3c:	eba3 0309 	sub.w	r3, r3, r9
 800cb40:	455b      	cmp	r3, fp
 800cb42:	dc33      	bgt.n	800cbac <_printf_float+0x384>
 800cb44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	db3b      	blt.n	800cbc4 <_printf_float+0x39c>
 800cb4c:	6823      	ldr	r3, [r4, #0]
 800cb4e:	07da      	lsls	r2, r3, #31
 800cb50:	d438      	bmi.n	800cbc4 <_printf_float+0x39c>
 800cb52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb54:	9a05      	ldr	r2, [sp, #20]
 800cb56:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb58:	1a9a      	subs	r2, r3, r2
 800cb5a:	eba3 0901 	sub.w	r9, r3, r1
 800cb5e:	4591      	cmp	r9, r2
 800cb60:	bfa8      	it	ge
 800cb62:	4691      	movge	r9, r2
 800cb64:	f1b9 0f00 	cmp.w	r9, #0
 800cb68:	dc35      	bgt.n	800cbd6 <_printf_float+0x3ae>
 800cb6a:	f04f 0800 	mov.w	r8, #0
 800cb6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb72:	f104 0a1a 	add.w	sl, r4, #26
 800cb76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb7a:	1a9b      	subs	r3, r3, r2
 800cb7c:	eba3 0309 	sub.w	r3, r3, r9
 800cb80:	4543      	cmp	r3, r8
 800cb82:	f77f af79 	ble.w	800ca78 <_printf_float+0x250>
 800cb86:	2301      	movs	r3, #1
 800cb88:	4652      	mov	r2, sl
 800cb8a:	4631      	mov	r1, r6
 800cb8c:	4628      	mov	r0, r5
 800cb8e:	47b8      	blx	r7
 800cb90:	3001      	adds	r0, #1
 800cb92:	f43f aeaa 	beq.w	800c8ea <_printf_float+0xc2>
 800cb96:	f108 0801 	add.w	r8, r8, #1
 800cb9a:	e7ec      	b.n	800cb76 <_printf_float+0x34e>
 800cb9c:	4613      	mov	r3, r2
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4642      	mov	r2, r8
 800cba2:	4628      	mov	r0, r5
 800cba4:	47b8      	blx	r7
 800cba6:	3001      	adds	r0, #1
 800cba8:	d1c0      	bne.n	800cb2c <_printf_float+0x304>
 800cbaa:	e69e      	b.n	800c8ea <_printf_float+0xc2>
 800cbac:	2301      	movs	r3, #1
 800cbae:	4631      	mov	r1, r6
 800cbb0:	4628      	mov	r0, r5
 800cbb2:	9205      	str	r2, [sp, #20]
 800cbb4:	47b8      	blx	r7
 800cbb6:	3001      	adds	r0, #1
 800cbb8:	f43f ae97 	beq.w	800c8ea <_printf_float+0xc2>
 800cbbc:	9a05      	ldr	r2, [sp, #20]
 800cbbe:	f10b 0b01 	add.w	fp, fp, #1
 800cbc2:	e7b9      	b.n	800cb38 <_printf_float+0x310>
 800cbc4:	ee18 3a10 	vmov	r3, s16
 800cbc8:	4652      	mov	r2, sl
 800cbca:	4631      	mov	r1, r6
 800cbcc:	4628      	mov	r0, r5
 800cbce:	47b8      	blx	r7
 800cbd0:	3001      	adds	r0, #1
 800cbd2:	d1be      	bne.n	800cb52 <_printf_float+0x32a>
 800cbd4:	e689      	b.n	800c8ea <_printf_float+0xc2>
 800cbd6:	9a05      	ldr	r2, [sp, #20]
 800cbd8:	464b      	mov	r3, r9
 800cbda:	4442      	add	r2, r8
 800cbdc:	4631      	mov	r1, r6
 800cbde:	4628      	mov	r0, r5
 800cbe0:	47b8      	blx	r7
 800cbe2:	3001      	adds	r0, #1
 800cbe4:	d1c1      	bne.n	800cb6a <_printf_float+0x342>
 800cbe6:	e680      	b.n	800c8ea <_printf_float+0xc2>
 800cbe8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbea:	2a01      	cmp	r2, #1
 800cbec:	dc01      	bgt.n	800cbf2 <_printf_float+0x3ca>
 800cbee:	07db      	lsls	r3, r3, #31
 800cbf0:	d538      	bpl.n	800cc64 <_printf_float+0x43c>
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	4642      	mov	r2, r8
 800cbf6:	4631      	mov	r1, r6
 800cbf8:	4628      	mov	r0, r5
 800cbfa:	47b8      	blx	r7
 800cbfc:	3001      	adds	r0, #1
 800cbfe:	f43f ae74 	beq.w	800c8ea <_printf_float+0xc2>
 800cc02:	ee18 3a10 	vmov	r3, s16
 800cc06:	4652      	mov	r2, sl
 800cc08:	4631      	mov	r1, r6
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	47b8      	blx	r7
 800cc0e:	3001      	adds	r0, #1
 800cc10:	f43f ae6b 	beq.w	800c8ea <_printf_float+0xc2>
 800cc14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc18:	2200      	movs	r2, #0
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	f7f3 ff54 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc20:	b9d8      	cbnz	r0, 800cc5a <_printf_float+0x432>
 800cc22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc24:	f108 0201 	add.w	r2, r8, #1
 800cc28:	3b01      	subs	r3, #1
 800cc2a:	4631      	mov	r1, r6
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	47b8      	blx	r7
 800cc30:	3001      	adds	r0, #1
 800cc32:	d10e      	bne.n	800cc52 <_printf_float+0x42a>
 800cc34:	e659      	b.n	800c8ea <_printf_float+0xc2>
 800cc36:	2301      	movs	r3, #1
 800cc38:	4652      	mov	r2, sl
 800cc3a:	4631      	mov	r1, r6
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	47b8      	blx	r7
 800cc40:	3001      	adds	r0, #1
 800cc42:	f43f ae52 	beq.w	800c8ea <_printf_float+0xc2>
 800cc46:	f108 0801 	add.w	r8, r8, #1
 800cc4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc4c:	3b01      	subs	r3, #1
 800cc4e:	4543      	cmp	r3, r8
 800cc50:	dcf1      	bgt.n	800cc36 <_printf_float+0x40e>
 800cc52:	464b      	mov	r3, r9
 800cc54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cc58:	e6dc      	b.n	800ca14 <_printf_float+0x1ec>
 800cc5a:	f04f 0800 	mov.w	r8, #0
 800cc5e:	f104 0a1a 	add.w	sl, r4, #26
 800cc62:	e7f2      	b.n	800cc4a <_printf_float+0x422>
 800cc64:	2301      	movs	r3, #1
 800cc66:	4642      	mov	r2, r8
 800cc68:	e7df      	b.n	800cc2a <_printf_float+0x402>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	464a      	mov	r2, r9
 800cc6e:	4631      	mov	r1, r6
 800cc70:	4628      	mov	r0, r5
 800cc72:	47b8      	blx	r7
 800cc74:	3001      	adds	r0, #1
 800cc76:	f43f ae38 	beq.w	800c8ea <_printf_float+0xc2>
 800cc7a:	f108 0801 	add.w	r8, r8, #1
 800cc7e:	68e3      	ldr	r3, [r4, #12]
 800cc80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc82:	1a5b      	subs	r3, r3, r1
 800cc84:	4543      	cmp	r3, r8
 800cc86:	dcf0      	bgt.n	800cc6a <_printf_float+0x442>
 800cc88:	e6fa      	b.n	800ca80 <_printf_float+0x258>
 800cc8a:	f04f 0800 	mov.w	r8, #0
 800cc8e:	f104 0919 	add.w	r9, r4, #25
 800cc92:	e7f4      	b.n	800cc7e <_printf_float+0x456>

0800cc94 <_printf_common>:
 800cc94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc98:	4616      	mov	r6, r2
 800cc9a:	4699      	mov	r9, r3
 800cc9c:	688a      	ldr	r2, [r1, #8]
 800cc9e:	690b      	ldr	r3, [r1, #16]
 800cca0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cca4:	4293      	cmp	r3, r2
 800cca6:	bfb8      	it	lt
 800cca8:	4613      	movlt	r3, r2
 800ccaa:	6033      	str	r3, [r6, #0]
 800ccac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ccb0:	4607      	mov	r7, r0
 800ccb2:	460c      	mov	r4, r1
 800ccb4:	b10a      	cbz	r2, 800ccba <_printf_common+0x26>
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	6033      	str	r3, [r6, #0]
 800ccba:	6823      	ldr	r3, [r4, #0]
 800ccbc:	0699      	lsls	r1, r3, #26
 800ccbe:	bf42      	ittt	mi
 800ccc0:	6833      	ldrmi	r3, [r6, #0]
 800ccc2:	3302      	addmi	r3, #2
 800ccc4:	6033      	strmi	r3, [r6, #0]
 800ccc6:	6825      	ldr	r5, [r4, #0]
 800ccc8:	f015 0506 	ands.w	r5, r5, #6
 800cccc:	d106      	bne.n	800ccdc <_printf_common+0x48>
 800ccce:	f104 0a19 	add.w	sl, r4, #25
 800ccd2:	68e3      	ldr	r3, [r4, #12]
 800ccd4:	6832      	ldr	r2, [r6, #0]
 800ccd6:	1a9b      	subs	r3, r3, r2
 800ccd8:	42ab      	cmp	r3, r5
 800ccda:	dc26      	bgt.n	800cd2a <_printf_common+0x96>
 800ccdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cce0:	1e13      	subs	r3, r2, #0
 800cce2:	6822      	ldr	r2, [r4, #0]
 800cce4:	bf18      	it	ne
 800cce6:	2301      	movne	r3, #1
 800cce8:	0692      	lsls	r2, r2, #26
 800ccea:	d42b      	bmi.n	800cd44 <_printf_common+0xb0>
 800ccec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ccf0:	4649      	mov	r1, r9
 800ccf2:	4638      	mov	r0, r7
 800ccf4:	47c0      	blx	r8
 800ccf6:	3001      	adds	r0, #1
 800ccf8:	d01e      	beq.n	800cd38 <_printf_common+0xa4>
 800ccfa:	6823      	ldr	r3, [r4, #0]
 800ccfc:	68e5      	ldr	r5, [r4, #12]
 800ccfe:	6832      	ldr	r2, [r6, #0]
 800cd00:	f003 0306 	and.w	r3, r3, #6
 800cd04:	2b04      	cmp	r3, #4
 800cd06:	bf08      	it	eq
 800cd08:	1aad      	subeq	r5, r5, r2
 800cd0a:	68a3      	ldr	r3, [r4, #8]
 800cd0c:	6922      	ldr	r2, [r4, #16]
 800cd0e:	bf0c      	ite	eq
 800cd10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd14:	2500      	movne	r5, #0
 800cd16:	4293      	cmp	r3, r2
 800cd18:	bfc4      	itt	gt
 800cd1a:	1a9b      	subgt	r3, r3, r2
 800cd1c:	18ed      	addgt	r5, r5, r3
 800cd1e:	2600      	movs	r6, #0
 800cd20:	341a      	adds	r4, #26
 800cd22:	42b5      	cmp	r5, r6
 800cd24:	d11a      	bne.n	800cd5c <_printf_common+0xc8>
 800cd26:	2000      	movs	r0, #0
 800cd28:	e008      	b.n	800cd3c <_printf_common+0xa8>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	4652      	mov	r2, sl
 800cd2e:	4649      	mov	r1, r9
 800cd30:	4638      	mov	r0, r7
 800cd32:	47c0      	blx	r8
 800cd34:	3001      	adds	r0, #1
 800cd36:	d103      	bne.n	800cd40 <_printf_common+0xac>
 800cd38:	f04f 30ff 	mov.w	r0, #4294967295
 800cd3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd40:	3501      	adds	r5, #1
 800cd42:	e7c6      	b.n	800ccd2 <_printf_common+0x3e>
 800cd44:	18e1      	adds	r1, r4, r3
 800cd46:	1c5a      	adds	r2, r3, #1
 800cd48:	2030      	movs	r0, #48	; 0x30
 800cd4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd4e:	4422      	add	r2, r4
 800cd50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd58:	3302      	adds	r3, #2
 800cd5a:	e7c7      	b.n	800ccec <_printf_common+0x58>
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	4622      	mov	r2, r4
 800cd60:	4649      	mov	r1, r9
 800cd62:	4638      	mov	r0, r7
 800cd64:	47c0      	blx	r8
 800cd66:	3001      	adds	r0, #1
 800cd68:	d0e6      	beq.n	800cd38 <_printf_common+0xa4>
 800cd6a:	3601      	adds	r6, #1
 800cd6c:	e7d9      	b.n	800cd22 <_printf_common+0x8e>
	...

0800cd70 <_printf_i>:
 800cd70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd74:	7e0f      	ldrb	r7, [r1, #24]
 800cd76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cd78:	2f78      	cmp	r7, #120	; 0x78
 800cd7a:	4691      	mov	r9, r2
 800cd7c:	4680      	mov	r8, r0
 800cd7e:	460c      	mov	r4, r1
 800cd80:	469a      	mov	sl, r3
 800cd82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cd86:	d807      	bhi.n	800cd98 <_printf_i+0x28>
 800cd88:	2f62      	cmp	r7, #98	; 0x62
 800cd8a:	d80a      	bhi.n	800cda2 <_printf_i+0x32>
 800cd8c:	2f00      	cmp	r7, #0
 800cd8e:	f000 80d8 	beq.w	800cf42 <_printf_i+0x1d2>
 800cd92:	2f58      	cmp	r7, #88	; 0x58
 800cd94:	f000 80a3 	beq.w	800cede <_printf_i+0x16e>
 800cd98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cda0:	e03a      	b.n	800ce18 <_printf_i+0xa8>
 800cda2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cda6:	2b15      	cmp	r3, #21
 800cda8:	d8f6      	bhi.n	800cd98 <_printf_i+0x28>
 800cdaa:	a101      	add	r1, pc, #4	; (adr r1, 800cdb0 <_printf_i+0x40>)
 800cdac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cdb0:	0800ce09 	.word	0x0800ce09
 800cdb4:	0800ce1d 	.word	0x0800ce1d
 800cdb8:	0800cd99 	.word	0x0800cd99
 800cdbc:	0800cd99 	.word	0x0800cd99
 800cdc0:	0800cd99 	.word	0x0800cd99
 800cdc4:	0800cd99 	.word	0x0800cd99
 800cdc8:	0800ce1d 	.word	0x0800ce1d
 800cdcc:	0800cd99 	.word	0x0800cd99
 800cdd0:	0800cd99 	.word	0x0800cd99
 800cdd4:	0800cd99 	.word	0x0800cd99
 800cdd8:	0800cd99 	.word	0x0800cd99
 800cddc:	0800cf29 	.word	0x0800cf29
 800cde0:	0800ce4d 	.word	0x0800ce4d
 800cde4:	0800cf0b 	.word	0x0800cf0b
 800cde8:	0800cd99 	.word	0x0800cd99
 800cdec:	0800cd99 	.word	0x0800cd99
 800cdf0:	0800cf4b 	.word	0x0800cf4b
 800cdf4:	0800cd99 	.word	0x0800cd99
 800cdf8:	0800ce4d 	.word	0x0800ce4d
 800cdfc:	0800cd99 	.word	0x0800cd99
 800ce00:	0800cd99 	.word	0x0800cd99
 800ce04:	0800cf13 	.word	0x0800cf13
 800ce08:	682b      	ldr	r3, [r5, #0]
 800ce0a:	1d1a      	adds	r2, r3, #4
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	602a      	str	r2, [r5, #0]
 800ce10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e0a3      	b.n	800cf64 <_printf_i+0x1f4>
 800ce1c:	6820      	ldr	r0, [r4, #0]
 800ce1e:	6829      	ldr	r1, [r5, #0]
 800ce20:	0606      	lsls	r6, r0, #24
 800ce22:	f101 0304 	add.w	r3, r1, #4
 800ce26:	d50a      	bpl.n	800ce3e <_printf_i+0xce>
 800ce28:	680e      	ldr	r6, [r1, #0]
 800ce2a:	602b      	str	r3, [r5, #0]
 800ce2c:	2e00      	cmp	r6, #0
 800ce2e:	da03      	bge.n	800ce38 <_printf_i+0xc8>
 800ce30:	232d      	movs	r3, #45	; 0x2d
 800ce32:	4276      	negs	r6, r6
 800ce34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce38:	485e      	ldr	r0, [pc, #376]	; (800cfb4 <_printf_i+0x244>)
 800ce3a:	230a      	movs	r3, #10
 800ce3c:	e019      	b.n	800ce72 <_printf_i+0x102>
 800ce3e:	680e      	ldr	r6, [r1, #0]
 800ce40:	602b      	str	r3, [r5, #0]
 800ce42:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ce46:	bf18      	it	ne
 800ce48:	b236      	sxthne	r6, r6
 800ce4a:	e7ef      	b.n	800ce2c <_printf_i+0xbc>
 800ce4c:	682b      	ldr	r3, [r5, #0]
 800ce4e:	6820      	ldr	r0, [r4, #0]
 800ce50:	1d19      	adds	r1, r3, #4
 800ce52:	6029      	str	r1, [r5, #0]
 800ce54:	0601      	lsls	r1, r0, #24
 800ce56:	d501      	bpl.n	800ce5c <_printf_i+0xec>
 800ce58:	681e      	ldr	r6, [r3, #0]
 800ce5a:	e002      	b.n	800ce62 <_printf_i+0xf2>
 800ce5c:	0646      	lsls	r6, r0, #25
 800ce5e:	d5fb      	bpl.n	800ce58 <_printf_i+0xe8>
 800ce60:	881e      	ldrh	r6, [r3, #0]
 800ce62:	4854      	ldr	r0, [pc, #336]	; (800cfb4 <_printf_i+0x244>)
 800ce64:	2f6f      	cmp	r7, #111	; 0x6f
 800ce66:	bf0c      	ite	eq
 800ce68:	2308      	moveq	r3, #8
 800ce6a:	230a      	movne	r3, #10
 800ce6c:	2100      	movs	r1, #0
 800ce6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ce72:	6865      	ldr	r5, [r4, #4]
 800ce74:	60a5      	str	r5, [r4, #8]
 800ce76:	2d00      	cmp	r5, #0
 800ce78:	bfa2      	ittt	ge
 800ce7a:	6821      	ldrge	r1, [r4, #0]
 800ce7c:	f021 0104 	bicge.w	r1, r1, #4
 800ce80:	6021      	strge	r1, [r4, #0]
 800ce82:	b90e      	cbnz	r6, 800ce88 <_printf_i+0x118>
 800ce84:	2d00      	cmp	r5, #0
 800ce86:	d04d      	beq.n	800cf24 <_printf_i+0x1b4>
 800ce88:	4615      	mov	r5, r2
 800ce8a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ce8e:	fb03 6711 	mls	r7, r3, r1, r6
 800ce92:	5dc7      	ldrb	r7, [r0, r7]
 800ce94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ce98:	4637      	mov	r7, r6
 800ce9a:	42bb      	cmp	r3, r7
 800ce9c:	460e      	mov	r6, r1
 800ce9e:	d9f4      	bls.n	800ce8a <_printf_i+0x11a>
 800cea0:	2b08      	cmp	r3, #8
 800cea2:	d10b      	bne.n	800cebc <_printf_i+0x14c>
 800cea4:	6823      	ldr	r3, [r4, #0]
 800cea6:	07de      	lsls	r6, r3, #31
 800cea8:	d508      	bpl.n	800cebc <_printf_i+0x14c>
 800ceaa:	6923      	ldr	r3, [r4, #16]
 800ceac:	6861      	ldr	r1, [r4, #4]
 800ceae:	4299      	cmp	r1, r3
 800ceb0:	bfde      	ittt	le
 800ceb2:	2330      	movle	r3, #48	; 0x30
 800ceb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ceb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cebc:	1b52      	subs	r2, r2, r5
 800cebe:	6122      	str	r2, [r4, #16]
 800cec0:	f8cd a000 	str.w	sl, [sp]
 800cec4:	464b      	mov	r3, r9
 800cec6:	aa03      	add	r2, sp, #12
 800cec8:	4621      	mov	r1, r4
 800ceca:	4640      	mov	r0, r8
 800cecc:	f7ff fee2 	bl	800cc94 <_printf_common>
 800ced0:	3001      	adds	r0, #1
 800ced2:	d14c      	bne.n	800cf6e <_printf_i+0x1fe>
 800ced4:	f04f 30ff 	mov.w	r0, #4294967295
 800ced8:	b004      	add	sp, #16
 800ceda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cede:	4835      	ldr	r0, [pc, #212]	; (800cfb4 <_printf_i+0x244>)
 800cee0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cee4:	6829      	ldr	r1, [r5, #0]
 800cee6:	6823      	ldr	r3, [r4, #0]
 800cee8:	f851 6b04 	ldr.w	r6, [r1], #4
 800ceec:	6029      	str	r1, [r5, #0]
 800ceee:	061d      	lsls	r5, r3, #24
 800cef0:	d514      	bpl.n	800cf1c <_printf_i+0x1ac>
 800cef2:	07df      	lsls	r7, r3, #31
 800cef4:	bf44      	itt	mi
 800cef6:	f043 0320 	orrmi.w	r3, r3, #32
 800cefa:	6023      	strmi	r3, [r4, #0]
 800cefc:	b91e      	cbnz	r6, 800cf06 <_printf_i+0x196>
 800cefe:	6823      	ldr	r3, [r4, #0]
 800cf00:	f023 0320 	bic.w	r3, r3, #32
 800cf04:	6023      	str	r3, [r4, #0]
 800cf06:	2310      	movs	r3, #16
 800cf08:	e7b0      	b.n	800ce6c <_printf_i+0xfc>
 800cf0a:	6823      	ldr	r3, [r4, #0]
 800cf0c:	f043 0320 	orr.w	r3, r3, #32
 800cf10:	6023      	str	r3, [r4, #0]
 800cf12:	2378      	movs	r3, #120	; 0x78
 800cf14:	4828      	ldr	r0, [pc, #160]	; (800cfb8 <_printf_i+0x248>)
 800cf16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cf1a:	e7e3      	b.n	800cee4 <_printf_i+0x174>
 800cf1c:	0659      	lsls	r1, r3, #25
 800cf1e:	bf48      	it	mi
 800cf20:	b2b6      	uxthmi	r6, r6
 800cf22:	e7e6      	b.n	800cef2 <_printf_i+0x182>
 800cf24:	4615      	mov	r5, r2
 800cf26:	e7bb      	b.n	800cea0 <_printf_i+0x130>
 800cf28:	682b      	ldr	r3, [r5, #0]
 800cf2a:	6826      	ldr	r6, [r4, #0]
 800cf2c:	6961      	ldr	r1, [r4, #20]
 800cf2e:	1d18      	adds	r0, r3, #4
 800cf30:	6028      	str	r0, [r5, #0]
 800cf32:	0635      	lsls	r5, r6, #24
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	d501      	bpl.n	800cf3c <_printf_i+0x1cc>
 800cf38:	6019      	str	r1, [r3, #0]
 800cf3a:	e002      	b.n	800cf42 <_printf_i+0x1d2>
 800cf3c:	0670      	lsls	r0, r6, #25
 800cf3e:	d5fb      	bpl.n	800cf38 <_printf_i+0x1c8>
 800cf40:	8019      	strh	r1, [r3, #0]
 800cf42:	2300      	movs	r3, #0
 800cf44:	6123      	str	r3, [r4, #16]
 800cf46:	4615      	mov	r5, r2
 800cf48:	e7ba      	b.n	800cec0 <_printf_i+0x150>
 800cf4a:	682b      	ldr	r3, [r5, #0]
 800cf4c:	1d1a      	adds	r2, r3, #4
 800cf4e:	602a      	str	r2, [r5, #0]
 800cf50:	681d      	ldr	r5, [r3, #0]
 800cf52:	6862      	ldr	r2, [r4, #4]
 800cf54:	2100      	movs	r1, #0
 800cf56:	4628      	mov	r0, r5
 800cf58:	f7f3 f942 	bl	80001e0 <memchr>
 800cf5c:	b108      	cbz	r0, 800cf62 <_printf_i+0x1f2>
 800cf5e:	1b40      	subs	r0, r0, r5
 800cf60:	6060      	str	r0, [r4, #4]
 800cf62:	6863      	ldr	r3, [r4, #4]
 800cf64:	6123      	str	r3, [r4, #16]
 800cf66:	2300      	movs	r3, #0
 800cf68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf6c:	e7a8      	b.n	800cec0 <_printf_i+0x150>
 800cf6e:	6923      	ldr	r3, [r4, #16]
 800cf70:	462a      	mov	r2, r5
 800cf72:	4649      	mov	r1, r9
 800cf74:	4640      	mov	r0, r8
 800cf76:	47d0      	blx	sl
 800cf78:	3001      	adds	r0, #1
 800cf7a:	d0ab      	beq.n	800ced4 <_printf_i+0x164>
 800cf7c:	6823      	ldr	r3, [r4, #0]
 800cf7e:	079b      	lsls	r3, r3, #30
 800cf80:	d413      	bmi.n	800cfaa <_printf_i+0x23a>
 800cf82:	68e0      	ldr	r0, [r4, #12]
 800cf84:	9b03      	ldr	r3, [sp, #12]
 800cf86:	4298      	cmp	r0, r3
 800cf88:	bfb8      	it	lt
 800cf8a:	4618      	movlt	r0, r3
 800cf8c:	e7a4      	b.n	800ced8 <_printf_i+0x168>
 800cf8e:	2301      	movs	r3, #1
 800cf90:	4632      	mov	r2, r6
 800cf92:	4649      	mov	r1, r9
 800cf94:	4640      	mov	r0, r8
 800cf96:	47d0      	blx	sl
 800cf98:	3001      	adds	r0, #1
 800cf9a:	d09b      	beq.n	800ced4 <_printf_i+0x164>
 800cf9c:	3501      	adds	r5, #1
 800cf9e:	68e3      	ldr	r3, [r4, #12]
 800cfa0:	9903      	ldr	r1, [sp, #12]
 800cfa2:	1a5b      	subs	r3, r3, r1
 800cfa4:	42ab      	cmp	r3, r5
 800cfa6:	dcf2      	bgt.n	800cf8e <_printf_i+0x21e>
 800cfa8:	e7eb      	b.n	800cf82 <_printf_i+0x212>
 800cfaa:	2500      	movs	r5, #0
 800cfac:	f104 0619 	add.w	r6, r4, #25
 800cfb0:	e7f5      	b.n	800cf9e <_printf_i+0x22e>
 800cfb2:	bf00      	nop
 800cfb4:	08010b12 	.word	0x08010b12
 800cfb8:	08010b23 	.word	0x08010b23

0800cfbc <iprintf>:
 800cfbc:	b40f      	push	{r0, r1, r2, r3}
 800cfbe:	4b0a      	ldr	r3, [pc, #40]	; (800cfe8 <iprintf+0x2c>)
 800cfc0:	b513      	push	{r0, r1, r4, lr}
 800cfc2:	681c      	ldr	r4, [r3, #0]
 800cfc4:	b124      	cbz	r4, 800cfd0 <iprintf+0x14>
 800cfc6:	69a3      	ldr	r3, [r4, #24]
 800cfc8:	b913      	cbnz	r3, 800cfd0 <iprintf+0x14>
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f7ff fa1c 	bl	800c408 <__sinit>
 800cfd0:	ab05      	add	r3, sp, #20
 800cfd2:	9a04      	ldr	r2, [sp, #16]
 800cfd4:	68a1      	ldr	r1, [r4, #8]
 800cfd6:	9301      	str	r3, [sp, #4]
 800cfd8:	4620      	mov	r0, r4
 800cfda:	f001 fdf9 	bl	800ebd0 <_vfiprintf_r>
 800cfde:	b002      	add	sp, #8
 800cfe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe4:	b004      	add	sp, #16
 800cfe6:	4770      	bx	lr
 800cfe8:	2000007c 	.word	0x2000007c

0800cfec <_puts_r>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	460e      	mov	r6, r1
 800cff0:	4605      	mov	r5, r0
 800cff2:	b118      	cbz	r0, 800cffc <_puts_r+0x10>
 800cff4:	6983      	ldr	r3, [r0, #24]
 800cff6:	b90b      	cbnz	r3, 800cffc <_puts_r+0x10>
 800cff8:	f7ff fa06 	bl	800c408 <__sinit>
 800cffc:	69ab      	ldr	r3, [r5, #24]
 800cffe:	68ac      	ldr	r4, [r5, #8]
 800d000:	b913      	cbnz	r3, 800d008 <_puts_r+0x1c>
 800d002:	4628      	mov	r0, r5
 800d004:	f7ff fa00 	bl	800c408 <__sinit>
 800d008:	4b2c      	ldr	r3, [pc, #176]	; (800d0bc <_puts_r+0xd0>)
 800d00a:	429c      	cmp	r4, r3
 800d00c:	d120      	bne.n	800d050 <_puts_r+0x64>
 800d00e:	686c      	ldr	r4, [r5, #4]
 800d010:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d012:	07db      	lsls	r3, r3, #31
 800d014:	d405      	bmi.n	800d022 <_puts_r+0x36>
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	0598      	lsls	r0, r3, #22
 800d01a:	d402      	bmi.n	800d022 <_puts_r+0x36>
 800d01c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d01e:	f7ff fab6 	bl	800c58e <__retarget_lock_acquire_recursive>
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	0719      	lsls	r1, r3, #28
 800d026:	d51d      	bpl.n	800d064 <_puts_r+0x78>
 800d028:	6923      	ldr	r3, [r4, #16]
 800d02a:	b1db      	cbz	r3, 800d064 <_puts_r+0x78>
 800d02c:	3e01      	subs	r6, #1
 800d02e:	68a3      	ldr	r3, [r4, #8]
 800d030:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d034:	3b01      	subs	r3, #1
 800d036:	60a3      	str	r3, [r4, #8]
 800d038:	bb39      	cbnz	r1, 800d08a <_puts_r+0x9e>
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	da38      	bge.n	800d0b0 <_puts_r+0xc4>
 800d03e:	4622      	mov	r2, r4
 800d040:	210a      	movs	r1, #10
 800d042:	4628      	mov	r0, r5
 800d044:	f000 f906 	bl	800d254 <__swbuf_r>
 800d048:	3001      	adds	r0, #1
 800d04a:	d011      	beq.n	800d070 <_puts_r+0x84>
 800d04c:	250a      	movs	r5, #10
 800d04e:	e011      	b.n	800d074 <_puts_r+0x88>
 800d050:	4b1b      	ldr	r3, [pc, #108]	; (800d0c0 <_puts_r+0xd4>)
 800d052:	429c      	cmp	r4, r3
 800d054:	d101      	bne.n	800d05a <_puts_r+0x6e>
 800d056:	68ac      	ldr	r4, [r5, #8]
 800d058:	e7da      	b.n	800d010 <_puts_r+0x24>
 800d05a:	4b1a      	ldr	r3, [pc, #104]	; (800d0c4 <_puts_r+0xd8>)
 800d05c:	429c      	cmp	r4, r3
 800d05e:	bf08      	it	eq
 800d060:	68ec      	ldreq	r4, [r5, #12]
 800d062:	e7d5      	b.n	800d010 <_puts_r+0x24>
 800d064:	4621      	mov	r1, r4
 800d066:	4628      	mov	r0, r5
 800d068:	f000 f958 	bl	800d31c <__swsetup_r>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	d0dd      	beq.n	800d02c <_puts_r+0x40>
 800d070:	f04f 35ff 	mov.w	r5, #4294967295
 800d074:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d076:	07da      	lsls	r2, r3, #31
 800d078:	d405      	bmi.n	800d086 <_puts_r+0x9a>
 800d07a:	89a3      	ldrh	r3, [r4, #12]
 800d07c:	059b      	lsls	r3, r3, #22
 800d07e:	d402      	bmi.n	800d086 <_puts_r+0x9a>
 800d080:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d082:	f7ff fa85 	bl	800c590 <__retarget_lock_release_recursive>
 800d086:	4628      	mov	r0, r5
 800d088:	bd70      	pop	{r4, r5, r6, pc}
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	da04      	bge.n	800d098 <_puts_r+0xac>
 800d08e:	69a2      	ldr	r2, [r4, #24]
 800d090:	429a      	cmp	r2, r3
 800d092:	dc06      	bgt.n	800d0a2 <_puts_r+0xb6>
 800d094:	290a      	cmp	r1, #10
 800d096:	d004      	beq.n	800d0a2 <_puts_r+0xb6>
 800d098:	6823      	ldr	r3, [r4, #0]
 800d09a:	1c5a      	adds	r2, r3, #1
 800d09c:	6022      	str	r2, [r4, #0]
 800d09e:	7019      	strb	r1, [r3, #0]
 800d0a0:	e7c5      	b.n	800d02e <_puts_r+0x42>
 800d0a2:	4622      	mov	r2, r4
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	f000 f8d5 	bl	800d254 <__swbuf_r>
 800d0aa:	3001      	adds	r0, #1
 800d0ac:	d1bf      	bne.n	800d02e <_puts_r+0x42>
 800d0ae:	e7df      	b.n	800d070 <_puts_r+0x84>
 800d0b0:	6823      	ldr	r3, [r4, #0]
 800d0b2:	250a      	movs	r5, #10
 800d0b4:	1c5a      	adds	r2, r3, #1
 800d0b6:	6022      	str	r2, [r4, #0]
 800d0b8:	701d      	strb	r5, [r3, #0]
 800d0ba:	e7db      	b.n	800d074 <_puts_r+0x88>
 800d0bc:	08010abc 	.word	0x08010abc
 800d0c0:	08010adc 	.word	0x08010adc
 800d0c4:	08010a9c 	.word	0x08010a9c

0800d0c8 <puts>:
 800d0c8:	4b02      	ldr	r3, [pc, #8]	; (800d0d4 <puts+0xc>)
 800d0ca:	4601      	mov	r1, r0
 800d0cc:	6818      	ldr	r0, [r3, #0]
 800d0ce:	f7ff bf8d 	b.w	800cfec <_puts_r>
 800d0d2:	bf00      	nop
 800d0d4:	2000007c 	.word	0x2000007c

0800d0d8 <cleanup_glue>:
 800d0d8:	b538      	push	{r3, r4, r5, lr}
 800d0da:	460c      	mov	r4, r1
 800d0dc:	6809      	ldr	r1, [r1, #0]
 800d0de:	4605      	mov	r5, r0
 800d0e0:	b109      	cbz	r1, 800d0e6 <cleanup_glue+0xe>
 800d0e2:	f7ff fff9 	bl	800d0d8 <cleanup_glue>
 800d0e6:	4621      	mov	r1, r4
 800d0e8:	4628      	mov	r0, r5
 800d0ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0ee:	f001 bcf9 	b.w	800eae4 <_free_r>
	...

0800d0f4 <_reclaim_reent>:
 800d0f4:	4b2c      	ldr	r3, [pc, #176]	; (800d1a8 <_reclaim_reent+0xb4>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4283      	cmp	r3, r0
 800d0fa:	b570      	push	{r4, r5, r6, lr}
 800d0fc:	4604      	mov	r4, r0
 800d0fe:	d051      	beq.n	800d1a4 <_reclaim_reent+0xb0>
 800d100:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d102:	b143      	cbz	r3, 800d116 <_reclaim_reent+0x22>
 800d104:	68db      	ldr	r3, [r3, #12]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d14a      	bne.n	800d1a0 <_reclaim_reent+0xac>
 800d10a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d10c:	6819      	ldr	r1, [r3, #0]
 800d10e:	b111      	cbz	r1, 800d116 <_reclaim_reent+0x22>
 800d110:	4620      	mov	r0, r4
 800d112:	f001 fce7 	bl	800eae4 <_free_r>
 800d116:	6961      	ldr	r1, [r4, #20]
 800d118:	b111      	cbz	r1, 800d120 <_reclaim_reent+0x2c>
 800d11a:	4620      	mov	r0, r4
 800d11c:	f001 fce2 	bl	800eae4 <_free_r>
 800d120:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d122:	b111      	cbz	r1, 800d12a <_reclaim_reent+0x36>
 800d124:	4620      	mov	r0, r4
 800d126:	f001 fcdd 	bl	800eae4 <_free_r>
 800d12a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d12c:	b111      	cbz	r1, 800d134 <_reclaim_reent+0x40>
 800d12e:	4620      	mov	r0, r4
 800d130:	f001 fcd8 	bl	800eae4 <_free_r>
 800d134:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d136:	b111      	cbz	r1, 800d13e <_reclaim_reent+0x4a>
 800d138:	4620      	mov	r0, r4
 800d13a:	f001 fcd3 	bl	800eae4 <_free_r>
 800d13e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d140:	b111      	cbz	r1, 800d148 <_reclaim_reent+0x54>
 800d142:	4620      	mov	r0, r4
 800d144:	f001 fcce 	bl	800eae4 <_free_r>
 800d148:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d14a:	b111      	cbz	r1, 800d152 <_reclaim_reent+0x5e>
 800d14c:	4620      	mov	r0, r4
 800d14e:	f001 fcc9 	bl	800eae4 <_free_r>
 800d152:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d154:	b111      	cbz	r1, 800d15c <_reclaim_reent+0x68>
 800d156:	4620      	mov	r0, r4
 800d158:	f001 fcc4 	bl	800eae4 <_free_r>
 800d15c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d15e:	b111      	cbz	r1, 800d166 <_reclaim_reent+0x72>
 800d160:	4620      	mov	r0, r4
 800d162:	f001 fcbf 	bl	800eae4 <_free_r>
 800d166:	69a3      	ldr	r3, [r4, #24]
 800d168:	b1e3      	cbz	r3, 800d1a4 <_reclaim_reent+0xb0>
 800d16a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d16c:	4620      	mov	r0, r4
 800d16e:	4798      	blx	r3
 800d170:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d172:	b1b9      	cbz	r1, 800d1a4 <_reclaim_reent+0xb0>
 800d174:	4620      	mov	r0, r4
 800d176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d17a:	f7ff bfad 	b.w	800d0d8 <cleanup_glue>
 800d17e:	5949      	ldr	r1, [r1, r5]
 800d180:	b941      	cbnz	r1, 800d194 <_reclaim_reent+0xa0>
 800d182:	3504      	adds	r5, #4
 800d184:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d186:	2d80      	cmp	r5, #128	; 0x80
 800d188:	68d9      	ldr	r1, [r3, #12]
 800d18a:	d1f8      	bne.n	800d17e <_reclaim_reent+0x8a>
 800d18c:	4620      	mov	r0, r4
 800d18e:	f001 fca9 	bl	800eae4 <_free_r>
 800d192:	e7ba      	b.n	800d10a <_reclaim_reent+0x16>
 800d194:	680e      	ldr	r6, [r1, #0]
 800d196:	4620      	mov	r0, r4
 800d198:	f001 fca4 	bl	800eae4 <_free_r>
 800d19c:	4631      	mov	r1, r6
 800d19e:	e7ef      	b.n	800d180 <_reclaim_reent+0x8c>
 800d1a0:	2500      	movs	r5, #0
 800d1a2:	e7ef      	b.n	800d184 <_reclaim_reent+0x90>
 800d1a4:	bd70      	pop	{r4, r5, r6, pc}
 800d1a6:	bf00      	nop
 800d1a8:	2000007c 	.word	0x2000007c

0800d1ac <_sbrk_r>:
 800d1ac:	b538      	push	{r3, r4, r5, lr}
 800d1ae:	4d06      	ldr	r5, [pc, #24]	; (800d1c8 <_sbrk_r+0x1c>)
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	4604      	mov	r4, r0
 800d1b4:	4608      	mov	r0, r1
 800d1b6:	602b      	str	r3, [r5, #0]
 800d1b8:	f7f5 fea0 	bl	8002efc <_sbrk>
 800d1bc:	1c43      	adds	r3, r0, #1
 800d1be:	d102      	bne.n	800d1c6 <_sbrk_r+0x1a>
 800d1c0:	682b      	ldr	r3, [r5, #0]
 800d1c2:	b103      	cbz	r3, 800d1c6 <_sbrk_r+0x1a>
 800d1c4:	6023      	str	r3, [r4, #0]
 800d1c6:	bd38      	pop	{r3, r4, r5, pc}
 800d1c8:	200054f0 	.word	0x200054f0

0800d1cc <__sread>:
 800d1cc:	b510      	push	{r4, lr}
 800d1ce:	460c      	mov	r4, r1
 800d1d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1d4:	f001 fe2c 	bl	800ee30 <_read_r>
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	bfab      	itete	ge
 800d1dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d1de:	89a3      	ldrhlt	r3, [r4, #12]
 800d1e0:	181b      	addge	r3, r3, r0
 800d1e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d1e6:	bfac      	ite	ge
 800d1e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d1ea:	81a3      	strhlt	r3, [r4, #12]
 800d1ec:	bd10      	pop	{r4, pc}

0800d1ee <__swrite>:
 800d1ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1f2:	461f      	mov	r7, r3
 800d1f4:	898b      	ldrh	r3, [r1, #12]
 800d1f6:	05db      	lsls	r3, r3, #23
 800d1f8:	4605      	mov	r5, r0
 800d1fa:	460c      	mov	r4, r1
 800d1fc:	4616      	mov	r6, r2
 800d1fe:	d505      	bpl.n	800d20c <__swrite+0x1e>
 800d200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d204:	2302      	movs	r3, #2
 800d206:	2200      	movs	r2, #0
 800d208:	f001 f846 	bl	800e298 <_lseek_r>
 800d20c:	89a3      	ldrh	r3, [r4, #12]
 800d20e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d212:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d216:	81a3      	strh	r3, [r4, #12]
 800d218:	4632      	mov	r2, r6
 800d21a:	463b      	mov	r3, r7
 800d21c:	4628      	mov	r0, r5
 800d21e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d222:	f000 b869 	b.w	800d2f8 <_write_r>

0800d226 <__sseek>:
 800d226:	b510      	push	{r4, lr}
 800d228:	460c      	mov	r4, r1
 800d22a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d22e:	f001 f833 	bl	800e298 <_lseek_r>
 800d232:	1c43      	adds	r3, r0, #1
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	bf15      	itete	ne
 800d238:	6560      	strne	r0, [r4, #84]	; 0x54
 800d23a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d23e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d242:	81a3      	strheq	r3, [r4, #12]
 800d244:	bf18      	it	ne
 800d246:	81a3      	strhne	r3, [r4, #12]
 800d248:	bd10      	pop	{r4, pc}

0800d24a <__sclose>:
 800d24a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d24e:	f000 b8d3 	b.w	800d3f8 <_close_r>
	...

0800d254 <__swbuf_r>:
 800d254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d256:	460e      	mov	r6, r1
 800d258:	4614      	mov	r4, r2
 800d25a:	4605      	mov	r5, r0
 800d25c:	b118      	cbz	r0, 800d266 <__swbuf_r+0x12>
 800d25e:	6983      	ldr	r3, [r0, #24]
 800d260:	b90b      	cbnz	r3, 800d266 <__swbuf_r+0x12>
 800d262:	f7ff f8d1 	bl	800c408 <__sinit>
 800d266:	4b21      	ldr	r3, [pc, #132]	; (800d2ec <__swbuf_r+0x98>)
 800d268:	429c      	cmp	r4, r3
 800d26a:	d12b      	bne.n	800d2c4 <__swbuf_r+0x70>
 800d26c:	686c      	ldr	r4, [r5, #4]
 800d26e:	69a3      	ldr	r3, [r4, #24]
 800d270:	60a3      	str	r3, [r4, #8]
 800d272:	89a3      	ldrh	r3, [r4, #12]
 800d274:	071a      	lsls	r2, r3, #28
 800d276:	d52f      	bpl.n	800d2d8 <__swbuf_r+0x84>
 800d278:	6923      	ldr	r3, [r4, #16]
 800d27a:	b36b      	cbz	r3, 800d2d8 <__swbuf_r+0x84>
 800d27c:	6923      	ldr	r3, [r4, #16]
 800d27e:	6820      	ldr	r0, [r4, #0]
 800d280:	1ac0      	subs	r0, r0, r3
 800d282:	6963      	ldr	r3, [r4, #20]
 800d284:	b2f6      	uxtb	r6, r6
 800d286:	4283      	cmp	r3, r0
 800d288:	4637      	mov	r7, r6
 800d28a:	dc04      	bgt.n	800d296 <__swbuf_r+0x42>
 800d28c:	4621      	mov	r1, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	f000 ffc2 	bl	800e218 <_fflush_r>
 800d294:	bb30      	cbnz	r0, 800d2e4 <__swbuf_r+0x90>
 800d296:	68a3      	ldr	r3, [r4, #8]
 800d298:	3b01      	subs	r3, #1
 800d29a:	60a3      	str	r3, [r4, #8]
 800d29c:	6823      	ldr	r3, [r4, #0]
 800d29e:	1c5a      	adds	r2, r3, #1
 800d2a0:	6022      	str	r2, [r4, #0]
 800d2a2:	701e      	strb	r6, [r3, #0]
 800d2a4:	6963      	ldr	r3, [r4, #20]
 800d2a6:	3001      	adds	r0, #1
 800d2a8:	4283      	cmp	r3, r0
 800d2aa:	d004      	beq.n	800d2b6 <__swbuf_r+0x62>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	07db      	lsls	r3, r3, #31
 800d2b0:	d506      	bpl.n	800d2c0 <__swbuf_r+0x6c>
 800d2b2:	2e0a      	cmp	r6, #10
 800d2b4:	d104      	bne.n	800d2c0 <__swbuf_r+0x6c>
 800d2b6:	4621      	mov	r1, r4
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	f000 ffad 	bl	800e218 <_fflush_r>
 800d2be:	b988      	cbnz	r0, 800d2e4 <__swbuf_r+0x90>
 800d2c0:	4638      	mov	r0, r7
 800d2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2c4:	4b0a      	ldr	r3, [pc, #40]	; (800d2f0 <__swbuf_r+0x9c>)
 800d2c6:	429c      	cmp	r4, r3
 800d2c8:	d101      	bne.n	800d2ce <__swbuf_r+0x7a>
 800d2ca:	68ac      	ldr	r4, [r5, #8]
 800d2cc:	e7cf      	b.n	800d26e <__swbuf_r+0x1a>
 800d2ce:	4b09      	ldr	r3, [pc, #36]	; (800d2f4 <__swbuf_r+0xa0>)
 800d2d0:	429c      	cmp	r4, r3
 800d2d2:	bf08      	it	eq
 800d2d4:	68ec      	ldreq	r4, [r5, #12]
 800d2d6:	e7ca      	b.n	800d26e <__swbuf_r+0x1a>
 800d2d8:	4621      	mov	r1, r4
 800d2da:	4628      	mov	r0, r5
 800d2dc:	f000 f81e 	bl	800d31c <__swsetup_r>
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	d0cb      	beq.n	800d27c <__swbuf_r+0x28>
 800d2e4:	f04f 37ff 	mov.w	r7, #4294967295
 800d2e8:	e7ea      	b.n	800d2c0 <__swbuf_r+0x6c>
 800d2ea:	bf00      	nop
 800d2ec:	08010abc 	.word	0x08010abc
 800d2f0:	08010adc 	.word	0x08010adc
 800d2f4:	08010a9c 	.word	0x08010a9c

0800d2f8 <_write_r>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	4d07      	ldr	r5, [pc, #28]	; (800d318 <_write_r+0x20>)
 800d2fc:	4604      	mov	r4, r0
 800d2fe:	4608      	mov	r0, r1
 800d300:	4611      	mov	r1, r2
 800d302:	2200      	movs	r2, #0
 800d304:	602a      	str	r2, [r5, #0]
 800d306:	461a      	mov	r2, r3
 800d308:	f7f5 fb24 	bl	8002954 <_write>
 800d30c:	1c43      	adds	r3, r0, #1
 800d30e:	d102      	bne.n	800d316 <_write_r+0x1e>
 800d310:	682b      	ldr	r3, [r5, #0]
 800d312:	b103      	cbz	r3, 800d316 <_write_r+0x1e>
 800d314:	6023      	str	r3, [r4, #0]
 800d316:	bd38      	pop	{r3, r4, r5, pc}
 800d318:	200054f0 	.word	0x200054f0

0800d31c <__swsetup_r>:
 800d31c:	4b32      	ldr	r3, [pc, #200]	; (800d3e8 <__swsetup_r+0xcc>)
 800d31e:	b570      	push	{r4, r5, r6, lr}
 800d320:	681d      	ldr	r5, [r3, #0]
 800d322:	4606      	mov	r6, r0
 800d324:	460c      	mov	r4, r1
 800d326:	b125      	cbz	r5, 800d332 <__swsetup_r+0x16>
 800d328:	69ab      	ldr	r3, [r5, #24]
 800d32a:	b913      	cbnz	r3, 800d332 <__swsetup_r+0x16>
 800d32c:	4628      	mov	r0, r5
 800d32e:	f7ff f86b 	bl	800c408 <__sinit>
 800d332:	4b2e      	ldr	r3, [pc, #184]	; (800d3ec <__swsetup_r+0xd0>)
 800d334:	429c      	cmp	r4, r3
 800d336:	d10f      	bne.n	800d358 <__swsetup_r+0x3c>
 800d338:	686c      	ldr	r4, [r5, #4]
 800d33a:	89a3      	ldrh	r3, [r4, #12]
 800d33c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d340:	0719      	lsls	r1, r3, #28
 800d342:	d42c      	bmi.n	800d39e <__swsetup_r+0x82>
 800d344:	06dd      	lsls	r5, r3, #27
 800d346:	d411      	bmi.n	800d36c <__swsetup_r+0x50>
 800d348:	2309      	movs	r3, #9
 800d34a:	6033      	str	r3, [r6, #0]
 800d34c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d350:	81a3      	strh	r3, [r4, #12]
 800d352:	f04f 30ff 	mov.w	r0, #4294967295
 800d356:	e03e      	b.n	800d3d6 <__swsetup_r+0xba>
 800d358:	4b25      	ldr	r3, [pc, #148]	; (800d3f0 <__swsetup_r+0xd4>)
 800d35a:	429c      	cmp	r4, r3
 800d35c:	d101      	bne.n	800d362 <__swsetup_r+0x46>
 800d35e:	68ac      	ldr	r4, [r5, #8]
 800d360:	e7eb      	b.n	800d33a <__swsetup_r+0x1e>
 800d362:	4b24      	ldr	r3, [pc, #144]	; (800d3f4 <__swsetup_r+0xd8>)
 800d364:	429c      	cmp	r4, r3
 800d366:	bf08      	it	eq
 800d368:	68ec      	ldreq	r4, [r5, #12]
 800d36a:	e7e6      	b.n	800d33a <__swsetup_r+0x1e>
 800d36c:	0758      	lsls	r0, r3, #29
 800d36e:	d512      	bpl.n	800d396 <__swsetup_r+0x7a>
 800d370:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d372:	b141      	cbz	r1, 800d386 <__swsetup_r+0x6a>
 800d374:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d378:	4299      	cmp	r1, r3
 800d37a:	d002      	beq.n	800d382 <__swsetup_r+0x66>
 800d37c:	4630      	mov	r0, r6
 800d37e:	f001 fbb1 	bl	800eae4 <_free_r>
 800d382:	2300      	movs	r3, #0
 800d384:	6363      	str	r3, [r4, #52]	; 0x34
 800d386:	89a3      	ldrh	r3, [r4, #12]
 800d388:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d38c:	81a3      	strh	r3, [r4, #12]
 800d38e:	2300      	movs	r3, #0
 800d390:	6063      	str	r3, [r4, #4]
 800d392:	6923      	ldr	r3, [r4, #16]
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	89a3      	ldrh	r3, [r4, #12]
 800d398:	f043 0308 	orr.w	r3, r3, #8
 800d39c:	81a3      	strh	r3, [r4, #12]
 800d39e:	6923      	ldr	r3, [r4, #16]
 800d3a0:	b94b      	cbnz	r3, 800d3b6 <__swsetup_r+0x9a>
 800d3a2:	89a3      	ldrh	r3, [r4, #12]
 800d3a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d3a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3ac:	d003      	beq.n	800d3b6 <__swsetup_r+0x9a>
 800d3ae:	4621      	mov	r1, r4
 800d3b0:	4630      	mov	r0, r6
 800d3b2:	f000 ffa9 	bl	800e308 <__smakebuf_r>
 800d3b6:	89a0      	ldrh	r0, [r4, #12]
 800d3b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3bc:	f010 0301 	ands.w	r3, r0, #1
 800d3c0:	d00a      	beq.n	800d3d8 <__swsetup_r+0xbc>
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	60a3      	str	r3, [r4, #8]
 800d3c6:	6963      	ldr	r3, [r4, #20]
 800d3c8:	425b      	negs	r3, r3
 800d3ca:	61a3      	str	r3, [r4, #24]
 800d3cc:	6923      	ldr	r3, [r4, #16]
 800d3ce:	b943      	cbnz	r3, 800d3e2 <__swsetup_r+0xc6>
 800d3d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d3d4:	d1ba      	bne.n	800d34c <__swsetup_r+0x30>
 800d3d6:	bd70      	pop	{r4, r5, r6, pc}
 800d3d8:	0781      	lsls	r1, r0, #30
 800d3da:	bf58      	it	pl
 800d3dc:	6963      	ldrpl	r3, [r4, #20]
 800d3de:	60a3      	str	r3, [r4, #8]
 800d3e0:	e7f4      	b.n	800d3cc <__swsetup_r+0xb0>
 800d3e2:	2000      	movs	r0, #0
 800d3e4:	e7f7      	b.n	800d3d6 <__swsetup_r+0xba>
 800d3e6:	bf00      	nop
 800d3e8:	2000007c 	.word	0x2000007c
 800d3ec:	08010abc 	.word	0x08010abc
 800d3f0:	08010adc 	.word	0x08010adc
 800d3f4:	08010a9c 	.word	0x08010a9c

0800d3f8 <_close_r>:
 800d3f8:	b538      	push	{r3, r4, r5, lr}
 800d3fa:	4d06      	ldr	r5, [pc, #24]	; (800d414 <_close_r+0x1c>)
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	4604      	mov	r4, r0
 800d400:	4608      	mov	r0, r1
 800d402:	602b      	str	r3, [r5, #0]
 800d404:	f7f5 fd45 	bl	8002e92 <_close>
 800d408:	1c43      	adds	r3, r0, #1
 800d40a:	d102      	bne.n	800d412 <_close_r+0x1a>
 800d40c:	682b      	ldr	r3, [r5, #0]
 800d40e:	b103      	cbz	r3, 800d412 <_close_r+0x1a>
 800d410:	6023      	str	r3, [r4, #0]
 800d412:	bd38      	pop	{r3, r4, r5, pc}
 800d414:	200054f0 	.word	0x200054f0

0800d418 <quorem>:
 800d418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d41c:	6903      	ldr	r3, [r0, #16]
 800d41e:	690c      	ldr	r4, [r1, #16]
 800d420:	42a3      	cmp	r3, r4
 800d422:	4607      	mov	r7, r0
 800d424:	f2c0 8081 	blt.w	800d52a <quorem+0x112>
 800d428:	3c01      	subs	r4, #1
 800d42a:	f101 0814 	add.w	r8, r1, #20
 800d42e:	f100 0514 	add.w	r5, r0, #20
 800d432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d436:	9301      	str	r3, [sp, #4]
 800d438:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d43c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d440:	3301      	adds	r3, #1
 800d442:	429a      	cmp	r2, r3
 800d444:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d448:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d44c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d450:	d331      	bcc.n	800d4b6 <quorem+0x9e>
 800d452:	f04f 0e00 	mov.w	lr, #0
 800d456:	4640      	mov	r0, r8
 800d458:	46ac      	mov	ip, r5
 800d45a:	46f2      	mov	sl, lr
 800d45c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d460:	b293      	uxth	r3, r2
 800d462:	fb06 e303 	mla	r3, r6, r3, lr
 800d466:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d46a:	b29b      	uxth	r3, r3
 800d46c:	ebaa 0303 	sub.w	r3, sl, r3
 800d470:	f8dc a000 	ldr.w	sl, [ip]
 800d474:	0c12      	lsrs	r2, r2, #16
 800d476:	fa13 f38a 	uxtah	r3, r3, sl
 800d47a:	fb06 e202 	mla	r2, r6, r2, lr
 800d47e:	9300      	str	r3, [sp, #0]
 800d480:	9b00      	ldr	r3, [sp, #0]
 800d482:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d486:	b292      	uxth	r2, r2
 800d488:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d48c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d490:	f8bd 3000 	ldrh.w	r3, [sp]
 800d494:	4581      	cmp	r9, r0
 800d496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d49a:	f84c 3b04 	str.w	r3, [ip], #4
 800d49e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d4a2:	d2db      	bcs.n	800d45c <quorem+0x44>
 800d4a4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d4a8:	b92b      	cbnz	r3, 800d4b6 <quorem+0x9e>
 800d4aa:	9b01      	ldr	r3, [sp, #4]
 800d4ac:	3b04      	subs	r3, #4
 800d4ae:	429d      	cmp	r5, r3
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	d32e      	bcc.n	800d512 <quorem+0xfa>
 800d4b4:	613c      	str	r4, [r7, #16]
 800d4b6:	4638      	mov	r0, r7
 800d4b8:	f001 f9fc 	bl	800e8b4 <__mcmp>
 800d4bc:	2800      	cmp	r0, #0
 800d4be:	db24      	blt.n	800d50a <quorem+0xf2>
 800d4c0:	3601      	adds	r6, #1
 800d4c2:	4628      	mov	r0, r5
 800d4c4:	f04f 0c00 	mov.w	ip, #0
 800d4c8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d4cc:	f8d0 e000 	ldr.w	lr, [r0]
 800d4d0:	b293      	uxth	r3, r2
 800d4d2:	ebac 0303 	sub.w	r3, ip, r3
 800d4d6:	0c12      	lsrs	r2, r2, #16
 800d4d8:	fa13 f38e 	uxtah	r3, r3, lr
 800d4dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d4e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4ea:	45c1      	cmp	r9, r8
 800d4ec:	f840 3b04 	str.w	r3, [r0], #4
 800d4f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d4f4:	d2e8      	bcs.n	800d4c8 <quorem+0xb0>
 800d4f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4fe:	b922      	cbnz	r2, 800d50a <quorem+0xf2>
 800d500:	3b04      	subs	r3, #4
 800d502:	429d      	cmp	r5, r3
 800d504:	461a      	mov	r2, r3
 800d506:	d30a      	bcc.n	800d51e <quorem+0x106>
 800d508:	613c      	str	r4, [r7, #16]
 800d50a:	4630      	mov	r0, r6
 800d50c:	b003      	add	sp, #12
 800d50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d512:	6812      	ldr	r2, [r2, #0]
 800d514:	3b04      	subs	r3, #4
 800d516:	2a00      	cmp	r2, #0
 800d518:	d1cc      	bne.n	800d4b4 <quorem+0x9c>
 800d51a:	3c01      	subs	r4, #1
 800d51c:	e7c7      	b.n	800d4ae <quorem+0x96>
 800d51e:	6812      	ldr	r2, [r2, #0]
 800d520:	3b04      	subs	r3, #4
 800d522:	2a00      	cmp	r2, #0
 800d524:	d1f0      	bne.n	800d508 <quorem+0xf0>
 800d526:	3c01      	subs	r4, #1
 800d528:	e7eb      	b.n	800d502 <quorem+0xea>
 800d52a:	2000      	movs	r0, #0
 800d52c:	e7ee      	b.n	800d50c <quorem+0xf4>
	...

0800d530 <_dtoa_r>:
 800d530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d534:	ed2d 8b04 	vpush	{d8-d9}
 800d538:	ec57 6b10 	vmov	r6, r7, d0
 800d53c:	b093      	sub	sp, #76	; 0x4c
 800d53e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d540:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d544:	9106      	str	r1, [sp, #24]
 800d546:	ee10 aa10 	vmov	sl, s0
 800d54a:	4604      	mov	r4, r0
 800d54c:	9209      	str	r2, [sp, #36]	; 0x24
 800d54e:	930c      	str	r3, [sp, #48]	; 0x30
 800d550:	46bb      	mov	fp, r7
 800d552:	b975      	cbnz	r5, 800d572 <_dtoa_r+0x42>
 800d554:	2010      	movs	r0, #16
 800d556:	f000 ff17 	bl	800e388 <malloc>
 800d55a:	4602      	mov	r2, r0
 800d55c:	6260      	str	r0, [r4, #36]	; 0x24
 800d55e:	b920      	cbnz	r0, 800d56a <_dtoa_r+0x3a>
 800d560:	4ba7      	ldr	r3, [pc, #668]	; (800d800 <_dtoa_r+0x2d0>)
 800d562:	21ea      	movs	r1, #234	; 0xea
 800d564:	48a7      	ldr	r0, [pc, #668]	; (800d804 <_dtoa_r+0x2d4>)
 800d566:	f001 fc75 	bl	800ee54 <__assert_func>
 800d56a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d56e:	6005      	str	r5, [r0, #0]
 800d570:	60c5      	str	r5, [r0, #12]
 800d572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d574:	6819      	ldr	r1, [r3, #0]
 800d576:	b151      	cbz	r1, 800d58e <_dtoa_r+0x5e>
 800d578:	685a      	ldr	r2, [r3, #4]
 800d57a:	604a      	str	r2, [r1, #4]
 800d57c:	2301      	movs	r3, #1
 800d57e:	4093      	lsls	r3, r2
 800d580:	608b      	str	r3, [r1, #8]
 800d582:	4620      	mov	r0, r4
 800d584:	f000 ff54 	bl	800e430 <_Bfree>
 800d588:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d58a:	2200      	movs	r2, #0
 800d58c:	601a      	str	r2, [r3, #0]
 800d58e:	1e3b      	subs	r3, r7, #0
 800d590:	bfaa      	itet	ge
 800d592:	2300      	movge	r3, #0
 800d594:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d598:	f8c8 3000 	strge.w	r3, [r8]
 800d59c:	4b9a      	ldr	r3, [pc, #616]	; (800d808 <_dtoa_r+0x2d8>)
 800d59e:	bfbc      	itt	lt
 800d5a0:	2201      	movlt	r2, #1
 800d5a2:	f8c8 2000 	strlt.w	r2, [r8]
 800d5a6:	ea33 030b 	bics.w	r3, r3, fp
 800d5aa:	d11b      	bne.n	800d5e4 <_dtoa_r+0xb4>
 800d5ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5ae:	f242 730f 	movw	r3, #9999	; 0x270f
 800d5b2:	6013      	str	r3, [r2, #0]
 800d5b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5b8:	4333      	orrs	r3, r6
 800d5ba:	f000 8592 	beq.w	800e0e2 <_dtoa_r+0xbb2>
 800d5be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5c0:	b963      	cbnz	r3, 800d5dc <_dtoa_r+0xac>
 800d5c2:	4b92      	ldr	r3, [pc, #584]	; (800d80c <_dtoa_r+0x2dc>)
 800d5c4:	e022      	b.n	800d60c <_dtoa_r+0xdc>
 800d5c6:	4b92      	ldr	r3, [pc, #584]	; (800d810 <_dtoa_r+0x2e0>)
 800d5c8:	9301      	str	r3, [sp, #4]
 800d5ca:	3308      	adds	r3, #8
 800d5cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d5ce:	6013      	str	r3, [r2, #0]
 800d5d0:	9801      	ldr	r0, [sp, #4]
 800d5d2:	b013      	add	sp, #76	; 0x4c
 800d5d4:	ecbd 8b04 	vpop	{d8-d9}
 800d5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5dc:	4b8b      	ldr	r3, [pc, #556]	; (800d80c <_dtoa_r+0x2dc>)
 800d5de:	9301      	str	r3, [sp, #4]
 800d5e0:	3303      	adds	r3, #3
 800d5e2:	e7f3      	b.n	800d5cc <_dtoa_r+0x9c>
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	4650      	mov	r0, sl
 800d5ea:	4659      	mov	r1, fp
 800d5ec:	f7f3 fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5f0:	ec4b ab19 	vmov	d9, sl, fp
 800d5f4:	4680      	mov	r8, r0
 800d5f6:	b158      	cbz	r0, 800d610 <_dtoa_r+0xe0>
 800d5f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	6013      	str	r3, [r2, #0]
 800d5fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d600:	2b00      	cmp	r3, #0
 800d602:	f000 856b 	beq.w	800e0dc <_dtoa_r+0xbac>
 800d606:	4883      	ldr	r0, [pc, #524]	; (800d814 <_dtoa_r+0x2e4>)
 800d608:	6018      	str	r0, [r3, #0]
 800d60a:	1e43      	subs	r3, r0, #1
 800d60c:	9301      	str	r3, [sp, #4]
 800d60e:	e7df      	b.n	800d5d0 <_dtoa_r+0xa0>
 800d610:	ec4b ab10 	vmov	d0, sl, fp
 800d614:	aa10      	add	r2, sp, #64	; 0x40
 800d616:	a911      	add	r1, sp, #68	; 0x44
 800d618:	4620      	mov	r0, r4
 800d61a:	f001 f9f1 	bl	800ea00 <__d2b>
 800d61e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d622:	ee08 0a10 	vmov	s16, r0
 800d626:	2d00      	cmp	r5, #0
 800d628:	f000 8084 	beq.w	800d734 <_dtoa_r+0x204>
 800d62c:	ee19 3a90 	vmov	r3, s19
 800d630:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d634:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d638:	4656      	mov	r6, sl
 800d63a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d63e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d642:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d646:	4b74      	ldr	r3, [pc, #464]	; (800d818 <_dtoa_r+0x2e8>)
 800d648:	2200      	movs	r2, #0
 800d64a:	4630      	mov	r0, r6
 800d64c:	4639      	mov	r1, r7
 800d64e:	f7f2 fe1b 	bl	8000288 <__aeabi_dsub>
 800d652:	a365      	add	r3, pc, #404	; (adr r3, 800d7e8 <_dtoa_r+0x2b8>)
 800d654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d658:	f7f2 ffce 	bl	80005f8 <__aeabi_dmul>
 800d65c:	a364      	add	r3, pc, #400	; (adr r3, 800d7f0 <_dtoa_r+0x2c0>)
 800d65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d662:	f7f2 fe13 	bl	800028c <__adddf3>
 800d666:	4606      	mov	r6, r0
 800d668:	4628      	mov	r0, r5
 800d66a:	460f      	mov	r7, r1
 800d66c:	f7f2 ff5a 	bl	8000524 <__aeabi_i2d>
 800d670:	a361      	add	r3, pc, #388	; (adr r3, 800d7f8 <_dtoa_r+0x2c8>)
 800d672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d676:	f7f2 ffbf 	bl	80005f8 <__aeabi_dmul>
 800d67a:	4602      	mov	r2, r0
 800d67c:	460b      	mov	r3, r1
 800d67e:	4630      	mov	r0, r6
 800d680:	4639      	mov	r1, r7
 800d682:	f7f2 fe03 	bl	800028c <__adddf3>
 800d686:	4606      	mov	r6, r0
 800d688:	460f      	mov	r7, r1
 800d68a:	f7f3 fa65 	bl	8000b58 <__aeabi_d2iz>
 800d68e:	2200      	movs	r2, #0
 800d690:	9000      	str	r0, [sp, #0]
 800d692:	2300      	movs	r3, #0
 800d694:	4630      	mov	r0, r6
 800d696:	4639      	mov	r1, r7
 800d698:	f7f3 fa20 	bl	8000adc <__aeabi_dcmplt>
 800d69c:	b150      	cbz	r0, 800d6b4 <_dtoa_r+0x184>
 800d69e:	9800      	ldr	r0, [sp, #0]
 800d6a0:	f7f2 ff40 	bl	8000524 <__aeabi_i2d>
 800d6a4:	4632      	mov	r2, r6
 800d6a6:	463b      	mov	r3, r7
 800d6a8:	f7f3 fa0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6ac:	b910      	cbnz	r0, 800d6b4 <_dtoa_r+0x184>
 800d6ae:	9b00      	ldr	r3, [sp, #0]
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	9300      	str	r3, [sp, #0]
 800d6b4:	9b00      	ldr	r3, [sp, #0]
 800d6b6:	2b16      	cmp	r3, #22
 800d6b8:	d85a      	bhi.n	800d770 <_dtoa_r+0x240>
 800d6ba:	9a00      	ldr	r2, [sp, #0]
 800d6bc:	4b57      	ldr	r3, [pc, #348]	; (800d81c <_dtoa_r+0x2ec>)
 800d6be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c6:	ec51 0b19 	vmov	r0, r1, d9
 800d6ca:	f7f3 fa07 	bl	8000adc <__aeabi_dcmplt>
 800d6ce:	2800      	cmp	r0, #0
 800d6d0:	d050      	beq.n	800d774 <_dtoa_r+0x244>
 800d6d2:	9b00      	ldr	r3, [sp, #0]
 800d6d4:	3b01      	subs	r3, #1
 800d6d6:	9300      	str	r3, [sp, #0]
 800d6d8:	2300      	movs	r3, #0
 800d6da:	930b      	str	r3, [sp, #44]	; 0x2c
 800d6dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6de:	1b5d      	subs	r5, r3, r5
 800d6e0:	1e6b      	subs	r3, r5, #1
 800d6e2:	9305      	str	r3, [sp, #20]
 800d6e4:	bf45      	ittet	mi
 800d6e6:	f1c5 0301 	rsbmi	r3, r5, #1
 800d6ea:	9304      	strmi	r3, [sp, #16]
 800d6ec:	2300      	movpl	r3, #0
 800d6ee:	2300      	movmi	r3, #0
 800d6f0:	bf4c      	ite	mi
 800d6f2:	9305      	strmi	r3, [sp, #20]
 800d6f4:	9304      	strpl	r3, [sp, #16]
 800d6f6:	9b00      	ldr	r3, [sp, #0]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	db3d      	blt.n	800d778 <_dtoa_r+0x248>
 800d6fc:	9b05      	ldr	r3, [sp, #20]
 800d6fe:	9a00      	ldr	r2, [sp, #0]
 800d700:	920a      	str	r2, [sp, #40]	; 0x28
 800d702:	4413      	add	r3, r2
 800d704:	9305      	str	r3, [sp, #20]
 800d706:	2300      	movs	r3, #0
 800d708:	9307      	str	r3, [sp, #28]
 800d70a:	9b06      	ldr	r3, [sp, #24]
 800d70c:	2b09      	cmp	r3, #9
 800d70e:	f200 8089 	bhi.w	800d824 <_dtoa_r+0x2f4>
 800d712:	2b05      	cmp	r3, #5
 800d714:	bfc4      	itt	gt
 800d716:	3b04      	subgt	r3, #4
 800d718:	9306      	strgt	r3, [sp, #24]
 800d71a:	9b06      	ldr	r3, [sp, #24]
 800d71c:	f1a3 0302 	sub.w	r3, r3, #2
 800d720:	bfcc      	ite	gt
 800d722:	2500      	movgt	r5, #0
 800d724:	2501      	movle	r5, #1
 800d726:	2b03      	cmp	r3, #3
 800d728:	f200 8087 	bhi.w	800d83a <_dtoa_r+0x30a>
 800d72c:	e8df f003 	tbb	[pc, r3]
 800d730:	59383a2d 	.word	0x59383a2d
 800d734:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d738:	441d      	add	r5, r3
 800d73a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d73e:	2b20      	cmp	r3, #32
 800d740:	bfc1      	itttt	gt
 800d742:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d746:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d74a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d74e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d752:	bfda      	itte	le
 800d754:	f1c3 0320 	rsble	r3, r3, #32
 800d758:	fa06 f003 	lslle.w	r0, r6, r3
 800d75c:	4318      	orrgt	r0, r3
 800d75e:	f7f2 fed1 	bl	8000504 <__aeabi_ui2d>
 800d762:	2301      	movs	r3, #1
 800d764:	4606      	mov	r6, r0
 800d766:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d76a:	3d01      	subs	r5, #1
 800d76c:	930e      	str	r3, [sp, #56]	; 0x38
 800d76e:	e76a      	b.n	800d646 <_dtoa_r+0x116>
 800d770:	2301      	movs	r3, #1
 800d772:	e7b2      	b.n	800d6da <_dtoa_r+0x1aa>
 800d774:	900b      	str	r0, [sp, #44]	; 0x2c
 800d776:	e7b1      	b.n	800d6dc <_dtoa_r+0x1ac>
 800d778:	9b04      	ldr	r3, [sp, #16]
 800d77a:	9a00      	ldr	r2, [sp, #0]
 800d77c:	1a9b      	subs	r3, r3, r2
 800d77e:	9304      	str	r3, [sp, #16]
 800d780:	4253      	negs	r3, r2
 800d782:	9307      	str	r3, [sp, #28]
 800d784:	2300      	movs	r3, #0
 800d786:	930a      	str	r3, [sp, #40]	; 0x28
 800d788:	e7bf      	b.n	800d70a <_dtoa_r+0x1da>
 800d78a:	2300      	movs	r3, #0
 800d78c:	9308      	str	r3, [sp, #32]
 800d78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d790:	2b00      	cmp	r3, #0
 800d792:	dc55      	bgt.n	800d840 <_dtoa_r+0x310>
 800d794:	2301      	movs	r3, #1
 800d796:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d79a:	461a      	mov	r2, r3
 800d79c:	9209      	str	r2, [sp, #36]	; 0x24
 800d79e:	e00c      	b.n	800d7ba <_dtoa_r+0x28a>
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	e7f3      	b.n	800d78c <_dtoa_r+0x25c>
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d7a8:	9308      	str	r3, [sp, #32]
 800d7aa:	9b00      	ldr	r3, [sp, #0]
 800d7ac:	4413      	add	r3, r2
 800d7ae:	9302      	str	r3, [sp, #8]
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	2b01      	cmp	r3, #1
 800d7b4:	9303      	str	r3, [sp, #12]
 800d7b6:	bfb8      	it	lt
 800d7b8:	2301      	movlt	r3, #1
 800d7ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d7bc:	2200      	movs	r2, #0
 800d7be:	6042      	str	r2, [r0, #4]
 800d7c0:	2204      	movs	r2, #4
 800d7c2:	f102 0614 	add.w	r6, r2, #20
 800d7c6:	429e      	cmp	r6, r3
 800d7c8:	6841      	ldr	r1, [r0, #4]
 800d7ca:	d93d      	bls.n	800d848 <_dtoa_r+0x318>
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	f000 fdef 	bl	800e3b0 <_Balloc>
 800d7d2:	9001      	str	r0, [sp, #4]
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	d13b      	bne.n	800d850 <_dtoa_r+0x320>
 800d7d8:	4b11      	ldr	r3, [pc, #68]	; (800d820 <_dtoa_r+0x2f0>)
 800d7da:	4602      	mov	r2, r0
 800d7dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d7e0:	e6c0      	b.n	800d564 <_dtoa_r+0x34>
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	e7df      	b.n	800d7a6 <_dtoa_r+0x276>
 800d7e6:	bf00      	nop
 800d7e8:	636f4361 	.word	0x636f4361
 800d7ec:	3fd287a7 	.word	0x3fd287a7
 800d7f0:	8b60c8b3 	.word	0x8b60c8b3
 800d7f4:	3fc68a28 	.word	0x3fc68a28
 800d7f8:	509f79fb 	.word	0x509f79fb
 800d7fc:	3fd34413 	.word	0x3fd34413
 800d800:	08010b41 	.word	0x08010b41
 800d804:	08010b58 	.word	0x08010b58
 800d808:	7ff00000 	.word	0x7ff00000
 800d80c:	08010b3d 	.word	0x08010b3d
 800d810:	08010b34 	.word	0x08010b34
 800d814:	08010b11 	.word	0x08010b11
 800d818:	3ff80000 	.word	0x3ff80000
 800d81c:	08010c48 	.word	0x08010c48
 800d820:	08010bb3 	.word	0x08010bb3
 800d824:	2501      	movs	r5, #1
 800d826:	2300      	movs	r3, #0
 800d828:	9306      	str	r3, [sp, #24]
 800d82a:	9508      	str	r5, [sp, #32]
 800d82c:	f04f 33ff 	mov.w	r3, #4294967295
 800d830:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d834:	2200      	movs	r2, #0
 800d836:	2312      	movs	r3, #18
 800d838:	e7b0      	b.n	800d79c <_dtoa_r+0x26c>
 800d83a:	2301      	movs	r3, #1
 800d83c:	9308      	str	r3, [sp, #32]
 800d83e:	e7f5      	b.n	800d82c <_dtoa_r+0x2fc>
 800d840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d842:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d846:	e7b8      	b.n	800d7ba <_dtoa_r+0x28a>
 800d848:	3101      	adds	r1, #1
 800d84a:	6041      	str	r1, [r0, #4]
 800d84c:	0052      	lsls	r2, r2, #1
 800d84e:	e7b8      	b.n	800d7c2 <_dtoa_r+0x292>
 800d850:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d852:	9a01      	ldr	r2, [sp, #4]
 800d854:	601a      	str	r2, [r3, #0]
 800d856:	9b03      	ldr	r3, [sp, #12]
 800d858:	2b0e      	cmp	r3, #14
 800d85a:	f200 809d 	bhi.w	800d998 <_dtoa_r+0x468>
 800d85e:	2d00      	cmp	r5, #0
 800d860:	f000 809a 	beq.w	800d998 <_dtoa_r+0x468>
 800d864:	9b00      	ldr	r3, [sp, #0]
 800d866:	2b00      	cmp	r3, #0
 800d868:	dd32      	ble.n	800d8d0 <_dtoa_r+0x3a0>
 800d86a:	4ab7      	ldr	r2, [pc, #732]	; (800db48 <_dtoa_r+0x618>)
 800d86c:	f003 030f 	and.w	r3, r3, #15
 800d870:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d874:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d878:	9b00      	ldr	r3, [sp, #0]
 800d87a:	05d8      	lsls	r0, r3, #23
 800d87c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d880:	d516      	bpl.n	800d8b0 <_dtoa_r+0x380>
 800d882:	4bb2      	ldr	r3, [pc, #712]	; (800db4c <_dtoa_r+0x61c>)
 800d884:	ec51 0b19 	vmov	r0, r1, d9
 800d888:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d88c:	f7f2 ffde 	bl	800084c <__aeabi_ddiv>
 800d890:	f007 070f 	and.w	r7, r7, #15
 800d894:	4682      	mov	sl, r0
 800d896:	468b      	mov	fp, r1
 800d898:	2503      	movs	r5, #3
 800d89a:	4eac      	ldr	r6, [pc, #688]	; (800db4c <_dtoa_r+0x61c>)
 800d89c:	b957      	cbnz	r7, 800d8b4 <_dtoa_r+0x384>
 800d89e:	4642      	mov	r2, r8
 800d8a0:	464b      	mov	r3, r9
 800d8a2:	4650      	mov	r0, sl
 800d8a4:	4659      	mov	r1, fp
 800d8a6:	f7f2 ffd1 	bl	800084c <__aeabi_ddiv>
 800d8aa:	4682      	mov	sl, r0
 800d8ac:	468b      	mov	fp, r1
 800d8ae:	e028      	b.n	800d902 <_dtoa_r+0x3d2>
 800d8b0:	2502      	movs	r5, #2
 800d8b2:	e7f2      	b.n	800d89a <_dtoa_r+0x36a>
 800d8b4:	07f9      	lsls	r1, r7, #31
 800d8b6:	d508      	bpl.n	800d8ca <_dtoa_r+0x39a>
 800d8b8:	4640      	mov	r0, r8
 800d8ba:	4649      	mov	r1, r9
 800d8bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d8c0:	f7f2 fe9a 	bl	80005f8 <__aeabi_dmul>
 800d8c4:	3501      	adds	r5, #1
 800d8c6:	4680      	mov	r8, r0
 800d8c8:	4689      	mov	r9, r1
 800d8ca:	107f      	asrs	r7, r7, #1
 800d8cc:	3608      	adds	r6, #8
 800d8ce:	e7e5      	b.n	800d89c <_dtoa_r+0x36c>
 800d8d0:	f000 809b 	beq.w	800da0a <_dtoa_r+0x4da>
 800d8d4:	9b00      	ldr	r3, [sp, #0]
 800d8d6:	4f9d      	ldr	r7, [pc, #628]	; (800db4c <_dtoa_r+0x61c>)
 800d8d8:	425e      	negs	r6, r3
 800d8da:	4b9b      	ldr	r3, [pc, #620]	; (800db48 <_dtoa_r+0x618>)
 800d8dc:	f006 020f 	and.w	r2, r6, #15
 800d8e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e8:	ec51 0b19 	vmov	r0, r1, d9
 800d8ec:	f7f2 fe84 	bl	80005f8 <__aeabi_dmul>
 800d8f0:	1136      	asrs	r6, r6, #4
 800d8f2:	4682      	mov	sl, r0
 800d8f4:	468b      	mov	fp, r1
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	2502      	movs	r5, #2
 800d8fa:	2e00      	cmp	r6, #0
 800d8fc:	d17a      	bne.n	800d9f4 <_dtoa_r+0x4c4>
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d1d3      	bne.n	800d8aa <_dtoa_r+0x37a>
 800d902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d904:	2b00      	cmp	r3, #0
 800d906:	f000 8082 	beq.w	800da0e <_dtoa_r+0x4de>
 800d90a:	4b91      	ldr	r3, [pc, #580]	; (800db50 <_dtoa_r+0x620>)
 800d90c:	2200      	movs	r2, #0
 800d90e:	4650      	mov	r0, sl
 800d910:	4659      	mov	r1, fp
 800d912:	f7f3 f8e3 	bl	8000adc <__aeabi_dcmplt>
 800d916:	2800      	cmp	r0, #0
 800d918:	d079      	beq.n	800da0e <_dtoa_r+0x4de>
 800d91a:	9b03      	ldr	r3, [sp, #12]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d076      	beq.n	800da0e <_dtoa_r+0x4de>
 800d920:	9b02      	ldr	r3, [sp, #8]
 800d922:	2b00      	cmp	r3, #0
 800d924:	dd36      	ble.n	800d994 <_dtoa_r+0x464>
 800d926:	9b00      	ldr	r3, [sp, #0]
 800d928:	4650      	mov	r0, sl
 800d92a:	4659      	mov	r1, fp
 800d92c:	1e5f      	subs	r7, r3, #1
 800d92e:	2200      	movs	r2, #0
 800d930:	4b88      	ldr	r3, [pc, #544]	; (800db54 <_dtoa_r+0x624>)
 800d932:	f7f2 fe61 	bl	80005f8 <__aeabi_dmul>
 800d936:	9e02      	ldr	r6, [sp, #8]
 800d938:	4682      	mov	sl, r0
 800d93a:	468b      	mov	fp, r1
 800d93c:	3501      	adds	r5, #1
 800d93e:	4628      	mov	r0, r5
 800d940:	f7f2 fdf0 	bl	8000524 <__aeabi_i2d>
 800d944:	4652      	mov	r2, sl
 800d946:	465b      	mov	r3, fp
 800d948:	f7f2 fe56 	bl	80005f8 <__aeabi_dmul>
 800d94c:	4b82      	ldr	r3, [pc, #520]	; (800db58 <_dtoa_r+0x628>)
 800d94e:	2200      	movs	r2, #0
 800d950:	f7f2 fc9c 	bl	800028c <__adddf3>
 800d954:	46d0      	mov	r8, sl
 800d956:	46d9      	mov	r9, fp
 800d958:	4682      	mov	sl, r0
 800d95a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d95e:	2e00      	cmp	r6, #0
 800d960:	d158      	bne.n	800da14 <_dtoa_r+0x4e4>
 800d962:	4b7e      	ldr	r3, [pc, #504]	; (800db5c <_dtoa_r+0x62c>)
 800d964:	2200      	movs	r2, #0
 800d966:	4640      	mov	r0, r8
 800d968:	4649      	mov	r1, r9
 800d96a:	f7f2 fc8d 	bl	8000288 <__aeabi_dsub>
 800d96e:	4652      	mov	r2, sl
 800d970:	465b      	mov	r3, fp
 800d972:	4680      	mov	r8, r0
 800d974:	4689      	mov	r9, r1
 800d976:	f7f3 f8cf 	bl	8000b18 <__aeabi_dcmpgt>
 800d97a:	2800      	cmp	r0, #0
 800d97c:	f040 8295 	bne.w	800deaa <_dtoa_r+0x97a>
 800d980:	4652      	mov	r2, sl
 800d982:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d986:	4640      	mov	r0, r8
 800d988:	4649      	mov	r1, r9
 800d98a:	f7f3 f8a7 	bl	8000adc <__aeabi_dcmplt>
 800d98e:	2800      	cmp	r0, #0
 800d990:	f040 8289 	bne.w	800dea6 <_dtoa_r+0x976>
 800d994:	ec5b ab19 	vmov	sl, fp, d9
 800d998:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	f2c0 8148 	blt.w	800dc30 <_dtoa_r+0x700>
 800d9a0:	9a00      	ldr	r2, [sp, #0]
 800d9a2:	2a0e      	cmp	r2, #14
 800d9a4:	f300 8144 	bgt.w	800dc30 <_dtoa_r+0x700>
 800d9a8:	4b67      	ldr	r3, [pc, #412]	; (800db48 <_dtoa_r+0x618>)
 800d9aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	f280 80d5 	bge.w	800db64 <_dtoa_r+0x634>
 800d9ba:	9b03      	ldr	r3, [sp, #12]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f300 80d1 	bgt.w	800db64 <_dtoa_r+0x634>
 800d9c2:	f040 826f 	bne.w	800dea4 <_dtoa_r+0x974>
 800d9c6:	4b65      	ldr	r3, [pc, #404]	; (800db5c <_dtoa_r+0x62c>)
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	4640      	mov	r0, r8
 800d9cc:	4649      	mov	r1, r9
 800d9ce:	f7f2 fe13 	bl	80005f8 <__aeabi_dmul>
 800d9d2:	4652      	mov	r2, sl
 800d9d4:	465b      	mov	r3, fp
 800d9d6:	f7f3 f895 	bl	8000b04 <__aeabi_dcmpge>
 800d9da:	9e03      	ldr	r6, [sp, #12]
 800d9dc:	4637      	mov	r7, r6
 800d9de:	2800      	cmp	r0, #0
 800d9e0:	f040 8245 	bne.w	800de6e <_dtoa_r+0x93e>
 800d9e4:	9d01      	ldr	r5, [sp, #4]
 800d9e6:	2331      	movs	r3, #49	; 0x31
 800d9e8:	f805 3b01 	strb.w	r3, [r5], #1
 800d9ec:	9b00      	ldr	r3, [sp, #0]
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	9300      	str	r3, [sp, #0]
 800d9f2:	e240      	b.n	800de76 <_dtoa_r+0x946>
 800d9f4:	07f2      	lsls	r2, r6, #31
 800d9f6:	d505      	bpl.n	800da04 <_dtoa_r+0x4d4>
 800d9f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9fc:	f7f2 fdfc 	bl	80005f8 <__aeabi_dmul>
 800da00:	3501      	adds	r5, #1
 800da02:	2301      	movs	r3, #1
 800da04:	1076      	asrs	r6, r6, #1
 800da06:	3708      	adds	r7, #8
 800da08:	e777      	b.n	800d8fa <_dtoa_r+0x3ca>
 800da0a:	2502      	movs	r5, #2
 800da0c:	e779      	b.n	800d902 <_dtoa_r+0x3d2>
 800da0e:	9f00      	ldr	r7, [sp, #0]
 800da10:	9e03      	ldr	r6, [sp, #12]
 800da12:	e794      	b.n	800d93e <_dtoa_r+0x40e>
 800da14:	9901      	ldr	r1, [sp, #4]
 800da16:	4b4c      	ldr	r3, [pc, #304]	; (800db48 <_dtoa_r+0x618>)
 800da18:	4431      	add	r1, r6
 800da1a:	910d      	str	r1, [sp, #52]	; 0x34
 800da1c:	9908      	ldr	r1, [sp, #32]
 800da1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800da22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da26:	2900      	cmp	r1, #0
 800da28:	d043      	beq.n	800dab2 <_dtoa_r+0x582>
 800da2a:	494d      	ldr	r1, [pc, #308]	; (800db60 <_dtoa_r+0x630>)
 800da2c:	2000      	movs	r0, #0
 800da2e:	f7f2 ff0d 	bl	800084c <__aeabi_ddiv>
 800da32:	4652      	mov	r2, sl
 800da34:	465b      	mov	r3, fp
 800da36:	f7f2 fc27 	bl	8000288 <__aeabi_dsub>
 800da3a:	9d01      	ldr	r5, [sp, #4]
 800da3c:	4682      	mov	sl, r0
 800da3e:	468b      	mov	fp, r1
 800da40:	4649      	mov	r1, r9
 800da42:	4640      	mov	r0, r8
 800da44:	f7f3 f888 	bl	8000b58 <__aeabi_d2iz>
 800da48:	4606      	mov	r6, r0
 800da4a:	f7f2 fd6b 	bl	8000524 <__aeabi_i2d>
 800da4e:	4602      	mov	r2, r0
 800da50:	460b      	mov	r3, r1
 800da52:	4640      	mov	r0, r8
 800da54:	4649      	mov	r1, r9
 800da56:	f7f2 fc17 	bl	8000288 <__aeabi_dsub>
 800da5a:	3630      	adds	r6, #48	; 0x30
 800da5c:	f805 6b01 	strb.w	r6, [r5], #1
 800da60:	4652      	mov	r2, sl
 800da62:	465b      	mov	r3, fp
 800da64:	4680      	mov	r8, r0
 800da66:	4689      	mov	r9, r1
 800da68:	f7f3 f838 	bl	8000adc <__aeabi_dcmplt>
 800da6c:	2800      	cmp	r0, #0
 800da6e:	d163      	bne.n	800db38 <_dtoa_r+0x608>
 800da70:	4642      	mov	r2, r8
 800da72:	464b      	mov	r3, r9
 800da74:	4936      	ldr	r1, [pc, #216]	; (800db50 <_dtoa_r+0x620>)
 800da76:	2000      	movs	r0, #0
 800da78:	f7f2 fc06 	bl	8000288 <__aeabi_dsub>
 800da7c:	4652      	mov	r2, sl
 800da7e:	465b      	mov	r3, fp
 800da80:	f7f3 f82c 	bl	8000adc <__aeabi_dcmplt>
 800da84:	2800      	cmp	r0, #0
 800da86:	f040 80b5 	bne.w	800dbf4 <_dtoa_r+0x6c4>
 800da8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da8c:	429d      	cmp	r5, r3
 800da8e:	d081      	beq.n	800d994 <_dtoa_r+0x464>
 800da90:	4b30      	ldr	r3, [pc, #192]	; (800db54 <_dtoa_r+0x624>)
 800da92:	2200      	movs	r2, #0
 800da94:	4650      	mov	r0, sl
 800da96:	4659      	mov	r1, fp
 800da98:	f7f2 fdae 	bl	80005f8 <__aeabi_dmul>
 800da9c:	4b2d      	ldr	r3, [pc, #180]	; (800db54 <_dtoa_r+0x624>)
 800da9e:	4682      	mov	sl, r0
 800daa0:	468b      	mov	fp, r1
 800daa2:	4640      	mov	r0, r8
 800daa4:	4649      	mov	r1, r9
 800daa6:	2200      	movs	r2, #0
 800daa8:	f7f2 fda6 	bl	80005f8 <__aeabi_dmul>
 800daac:	4680      	mov	r8, r0
 800daae:	4689      	mov	r9, r1
 800dab0:	e7c6      	b.n	800da40 <_dtoa_r+0x510>
 800dab2:	4650      	mov	r0, sl
 800dab4:	4659      	mov	r1, fp
 800dab6:	f7f2 fd9f 	bl	80005f8 <__aeabi_dmul>
 800daba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dabc:	9d01      	ldr	r5, [sp, #4]
 800dabe:	930f      	str	r3, [sp, #60]	; 0x3c
 800dac0:	4682      	mov	sl, r0
 800dac2:	468b      	mov	fp, r1
 800dac4:	4649      	mov	r1, r9
 800dac6:	4640      	mov	r0, r8
 800dac8:	f7f3 f846 	bl	8000b58 <__aeabi_d2iz>
 800dacc:	4606      	mov	r6, r0
 800dace:	f7f2 fd29 	bl	8000524 <__aeabi_i2d>
 800dad2:	3630      	adds	r6, #48	; 0x30
 800dad4:	4602      	mov	r2, r0
 800dad6:	460b      	mov	r3, r1
 800dad8:	4640      	mov	r0, r8
 800dada:	4649      	mov	r1, r9
 800dadc:	f7f2 fbd4 	bl	8000288 <__aeabi_dsub>
 800dae0:	f805 6b01 	strb.w	r6, [r5], #1
 800dae4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dae6:	429d      	cmp	r5, r3
 800dae8:	4680      	mov	r8, r0
 800daea:	4689      	mov	r9, r1
 800daec:	f04f 0200 	mov.w	r2, #0
 800daf0:	d124      	bne.n	800db3c <_dtoa_r+0x60c>
 800daf2:	4b1b      	ldr	r3, [pc, #108]	; (800db60 <_dtoa_r+0x630>)
 800daf4:	4650      	mov	r0, sl
 800daf6:	4659      	mov	r1, fp
 800daf8:	f7f2 fbc8 	bl	800028c <__adddf3>
 800dafc:	4602      	mov	r2, r0
 800dafe:	460b      	mov	r3, r1
 800db00:	4640      	mov	r0, r8
 800db02:	4649      	mov	r1, r9
 800db04:	f7f3 f808 	bl	8000b18 <__aeabi_dcmpgt>
 800db08:	2800      	cmp	r0, #0
 800db0a:	d173      	bne.n	800dbf4 <_dtoa_r+0x6c4>
 800db0c:	4652      	mov	r2, sl
 800db0e:	465b      	mov	r3, fp
 800db10:	4913      	ldr	r1, [pc, #76]	; (800db60 <_dtoa_r+0x630>)
 800db12:	2000      	movs	r0, #0
 800db14:	f7f2 fbb8 	bl	8000288 <__aeabi_dsub>
 800db18:	4602      	mov	r2, r0
 800db1a:	460b      	mov	r3, r1
 800db1c:	4640      	mov	r0, r8
 800db1e:	4649      	mov	r1, r9
 800db20:	f7f2 ffdc 	bl	8000adc <__aeabi_dcmplt>
 800db24:	2800      	cmp	r0, #0
 800db26:	f43f af35 	beq.w	800d994 <_dtoa_r+0x464>
 800db2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db2c:	1e6b      	subs	r3, r5, #1
 800db2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800db30:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db34:	2b30      	cmp	r3, #48	; 0x30
 800db36:	d0f8      	beq.n	800db2a <_dtoa_r+0x5fa>
 800db38:	9700      	str	r7, [sp, #0]
 800db3a:	e049      	b.n	800dbd0 <_dtoa_r+0x6a0>
 800db3c:	4b05      	ldr	r3, [pc, #20]	; (800db54 <_dtoa_r+0x624>)
 800db3e:	f7f2 fd5b 	bl	80005f8 <__aeabi_dmul>
 800db42:	4680      	mov	r8, r0
 800db44:	4689      	mov	r9, r1
 800db46:	e7bd      	b.n	800dac4 <_dtoa_r+0x594>
 800db48:	08010c48 	.word	0x08010c48
 800db4c:	08010c20 	.word	0x08010c20
 800db50:	3ff00000 	.word	0x3ff00000
 800db54:	40240000 	.word	0x40240000
 800db58:	401c0000 	.word	0x401c0000
 800db5c:	40140000 	.word	0x40140000
 800db60:	3fe00000 	.word	0x3fe00000
 800db64:	9d01      	ldr	r5, [sp, #4]
 800db66:	4656      	mov	r6, sl
 800db68:	465f      	mov	r7, fp
 800db6a:	4642      	mov	r2, r8
 800db6c:	464b      	mov	r3, r9
 800db6e:	4630      	mov	r0, r6
 800db70:	4639      	mov	r1, r7
 800db72:	f7f2 fe6b 	bl	800084c <__aeabi_ddiv>
 800db76:	f7f2 ffef 	bl	8000b58 <__aeabi_d2iz>
 800db7a:	4682      	mov	sl, r0
 800db7c:	f7f2 fcd2 	bl	8000524 <__aeabi_i2d>
 800db80:	4642      	mov	r2, r8
 800db82:	464b      	mov	r3, r9
 800db84:	f7f2 fd38 	bl	80005f8 <__aeabi_dmul>
 800db88:	4602      	mov	r2, r0
 800db8a:	460b      	mov	r3, r1
 800db8c:	4630      	mov	r0, r6
 800db8e:	4639      	mov	r1, r7
 800db90:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800db94:	f7f2 fb78 	bl	8000288 <__aeabi_dsub>
 800db98:	f805 6b01 	strb.w	r6, [r5], #1
 800db9c:	9e01      	ldr	r6, [sp, #4]
 800db9e:	9f03      	ldr	r7, [sp, #12]
 800dba0:	1bae      	subs	r6, r5, r6
 800dba2:	42b7      	cmp	r7, r6
 800dba4:	4602      	mov	r2, r0
 800dba6:	460b      	mov	r3, r1
 800dba8:	d135      	bne.n	800dc16 <_dtoa_r+0x6e6>
 800dbaa:	f7f2 fb6f 	bl	800028c <__adddf3>
 800dbae:	4642      	mov	r2, r8
 800dbb0:	464b      	mov	r3, r9
 800dbb2:	4606      	mov	r6, r0
 800dbb4:	460f      	mov	r7, r1
 800dbb6:	f7f2 ffaf 	bl	8000b18 <__aeabi_dcmpgt>
 800dbba:	b9d0      	cbnz	r0, 800dbf2 <_dtoa_r+0x6c2>
 800dbbc:	4642      	mov	r2, r8
 800dbbe:	464b      	mov	r3, r9
 800dbc0:	4630      	mov	r0, r6
 800dbc2:	4639      	mov	r1, r7
 800dbc4:	f7f2 ff80 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbc8:	b110      	cbz	r0, 800dbd0 <_dtoa_r+0x6a0>
 800dbca:	f01a 0f01 	tst.w	sl, #1
 800dbce:	d110      	bne.n	800dbf2 <_dtoa_r+0x6c2>
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	ee18 1a10 	vmov	r1, s16
 800dbd6:	f000 fc2b 	bl	800e430 <_Bfree>
 800dbda:	2300      	movs	r3, #0
 800dbdc:	9800      	ldr	r0, [sp, #0]
 800dbde:	702b      	strb	r3, [r5, #0]
 800dbe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dbe2:	3001      	adds	r0, #1
 800dbe4:	6018      	str	r0, [r3, #0]
 800dbe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	f43f acf1 	beq.w	800d5d0 <_dtoa_r+0xa0>
 800dbee:	601d      	str	r5, [r3, #0]
 800dbf0:	e4ee      	b.n	800d5d0 <_dtoa_r+0xa0>
 800dbf2:	9f00      	ldr	r7, [sp, #0]
 800dbf4:	462b      	mov	r3, r5
 800dbf6:	461d      	mov	r5, r3
 800dbf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dbfc:	2a39      	cmp	r2, #57	; 0x39
 800dbfe:	d106      	bne.n	800dc0e <_dtoa_r+0x6de>
 800dc00:	9a01      	ldr	r2, [sp, #4]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d1f7      	bne.n	800dbf6 <_dtoa_r+0x6c6>
 800dc06:	9901      	ldr	r1, [sp, #4]
 800dc08:	2230      	movs	r2, #48	; 0x30
 800dc0a:	3701      	adds	r7, #1
 800dc0c:	700a      	strb	r2, [r1, #0]
 800dc0e:	781a      	ldrb	r2, [r3, #0]
 800dc10:	3201      	adds	r2, #1
 800dc12:	701a      	strb	r2, [r3, #0]
 800dc14:	e790      	b.n	800db38 <_dtoa_r+0x608>
 800dc16:	4ba6      	ldr	r3, [pc, #664]	; (800deb0 <_dtoa_r+0x980>)
 800dc18:	2200      	movs	r2, #0
 800dc1a:	f7f2 fced 	bl	80005f8 <__aeabi_dmul>
 800dc1e:	2200      	movs	r2, #0
 800dc20:	2300      	movs	r3, #0
 800dc22:	4606      	mov	r6, r0
 800dc24:	460f      	mov	r7, r1
 800dc26:	f7f2 ff4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d09d      	beq.n	800db6a <_dtoa_r+0x63a>
 800dc2e:	e7cf      	b.n	800dbd0 <_dtoa_r+0x6a0>
 800dc30:	9a08      	ldr	r2, [sp, #32]
 800dc32:	2a00      	cmp	r2, #0
 800dc34:	f000 80d7 	beq.w	800dde6 <_dtoa_r+0x8b6>
 800dc38:	9a06      	ldr	r2, [sp, #24]
 800dc3a:	2a01      	cmp	r2, #1
 800dc3c:	f300 80ba 	bgt.w	800ddb4 <_dtoa_r+0x884>
 800dc40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc42:	2a00      	cmp	r2, #0
 800dc44:	f000 80b2 	beq.w	800ddac <_dtoa_r+0x87c>
 800dc48:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dc4c:	9e07      	ldr	r6, [sp, #28]
 800dc4e:	9d04      	ldr	r5, [sp, #16]
 800dc50:	9a04      	ldr	r2, [sp, #16]
 800dc52:	441a      	add	r2, r3
 800dc54:	9204      	str	r2, [sp, #16]
 800dc56:	9a05      	ldr	r2, [sp, #20]
 800dc58:	2101      	movs	r1, #1
 800dc5a:	441a      	add	r2, r3
 800dc5c:	4620      	mov	r0, r4
 800dc5e:	9205      	str	r2, [sp, #20]
 800dc60:	f000 fc9e 	bl	800e5a0 <__i2b>
 800dc64:	4607      	mov	r7, r0
 800dc66:	2d00      	cmp	r5, #0
 800dc68:	dd0c      	ble.n	800dc84 <_dtoa_r+0x754>
 800dc6a:	9b05      	ldr	r3, [sp, #20]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	dd09      	ble.n	800dc84 <_dtoa_r+0x754>
 800dc70:	42ab      	cmp	r3, r5
 800dc72:	9a04      	ldr	r2, [sp, #16]
 800dc74:	bfa8      	it	ge
 800dc76:	462b      	movge	r3, r5
 800dc78:	1ad2      	subs	r2, r2, r3
 800dc7a:	9204      	str	r2, [sp, #16]
 800dc7c:	9a05      	ldr	r2, [sp, #20]
 800dc7e:	1aed      	subs	r5, r5, r3
 800dc80:	1ad3      	subs	r3, r2, r3
 800dc82:	9305      	str	r3, [sp, #20]
 800dc84:	9b07      	ldr	r3, [sp, #28]
 800dc86:	b31b      	cbz	r3, 800dcd0 <_dtoa_r+0x7a0>
 800dc88:	9b08      	ldr	r3, [sp, #32]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	f000 80af 	beq.w	800ddee <_dtoa_r+0x8be>
 800dc90:	2e00      	cmp	r6, #0
 800dc92:	dd13      	ble.n	800dcbc <_dtoa_r+0x78c>
 800dc94:	4639      	mov	r1, r7
 800dc96:	4632      	mov	r2, r6
 800dc98:	4620      	mov	r0, r4
 800dc9a:	f000 fd41 	bl	800e720 <__pow5mult>
 800dc9e:	ee18 2a10 	vmov	r2, s16
 800dca2:	4601      	mov	r1, r0
 800dca4:	4607      	mov	r7, r0
 800dca6:	4620      	mov	r0, r4
 800dca8:	f000 fc90 	bl	800e5cc <__multiply>
 800dcac:	ee18 1a10 	vmov	r1, s16
 800dcb0:	4680      	mov	r8, r0
 800dcb2:	4620      	mov	r0, r4
 800dcb4:	f000 fbbc 	bl	800e430 <_Bfree>
 800dcb8:	ee08 8a10 	vmov	s16, r8
 800dcbc:	9b07      	ldr	r3, [sp, #28]
 800dcbe:	1b9a      	subs	r2, r3, r6
 800dcc0:	d006      	beq.n	800dcd0 <_dtoa_r+0x7a0>
 800dcc2:	ee18 1a10 	vmov	r1, s16
 800dcc6:	4620      	mov	r0, r4
 800dcc8:	f000 fd2a 	bl	800e720 <__pow5mult>
 800dccc:	ee08 0a10 	vmov	s16, r0
 800dcd0:	2101      	movs	r1, #1
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f000 fc64 	bl	800e5a0 <__i2b>
 800dcd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	4606      	mov	r6, r0
 800dcde:	f340 8088 	ble.w	800ddf2 <_dtoa_r+0x8c2>
 800dce2:	461a      	mov	r2, r3
 800dce4:	4601      	mov	r1, r0
 800dce6:	4620      	mov	r0, r4
 800dce8:	f000 fd1a 	bl	800e720 <__pow5mult>
 800dcec:	9b06      	ldr	r3, [sp, #24]
 800dcee:	2b01      	cmp	r3, #1
 800dcf0:	4606      	mov	r6, r0
 800dcf2:	f340 8081 	ble.w	800ddf8 <_dtoa_r+0x8c8>
 800dcf6:	f04f 0800 	mov.w	r8, #0
 800dcfa:	6933      	ldr	r3, [r6, #16]
 800dcfc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dd00:	6918      	ldr	r0, [r3, #16]
 800dd02:	f000 fbfd 	bl	800e500 <__hi0bits>
 800dd06:	f1c0 0020 	rsb	r0, r0, #32
 800dd0a:	9b05      	ldr	r3, [sp, #20]
 800dd0c:	4418      	add	r0, r3
 800dd0e:	f010 001f 	ands.w	r0, r0, #31
 800dd12:	f000 8092 	beq.w	800de3a <_dtoa_r+0x90a>
 800dd16:	f1c0 0320 	rsb	r3, r0, #32
 800dd1a:	2b04      	cmp	r3, #4
 800dd1c:	f340 808a 	ble.w	800de34 <_dtoa_r+0x904>
 800dd20:	f1c0 001c 	rsb	r0, r0, #28
 800dd24:	9b04      	ldr	r3, [sp, #16]
 800dd26:	4403      	add	r3, r0
 800dd28:	9304      	str	r3, [sp, #16]
 800dd2a:	9b05      	ldr	r3, [sp, #20]
 800dd2c:	4403      	add	r3, r0
 800dd2e:	4405      	add	r5, r0
 800dd30:	9305      	str	r3, [sp, #20]
 800dd32:	9b04      	ldr	r3, [sp, #16]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	dd07      	ble.n	800dd48 <_dtoa_r+0x818>
 800dd38:	ee18 1a10 	vmov	r1, s16
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	4620      	mov	r0, r4
 800dd40:	f000 fd48 	bl	800e7d4 <__lshift>
 800dd44:	ee08 0a10 	vmov	s16, r0
 800dd48:	9b05      	ldr	r3, [sp, #20]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	dd05      	ble.n	800dd5a <_dtoa_r+0x82a>
 800dd4e:	4631      	mov	r1, r6
 800dd50:	461a      	mov	r2, r3
 800dd52:	4620      	mov	r0, r4
 800dd54:	f000 fd3e 	bl	800e7d4 <__lshift>
 800dd58:	4606      	mov	r6, r0
 800dd5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d06e      	beq.n	800de3e <_dtoa_r+0x90e>
 800dd60:	ee18 0a10 	vmov	r0, s16
 800dd64:	4631      	mov	r1, r6
 800dd66:	f000 fda5 	bl	800e8b4 <__mcmp>
 800dd6a:	2800      	cmp	r0, #0
 800dd6c:	da67      	bge.n	800de3e <_dtoa_r+0x90e>
 800dd6e:	9b00      	ldr	r3, [sp, #0]
 800dd70:	3b01      	subs	r3, #1
 800dd72:	ee18 1a10 	vmov	r1, s16
 800dd76:	9300      	str	r3, [sp, #0]
 800dd78:	220a      	movs	r2, #10
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	4620      	mov	r0, r4
 800dd7e:	f000 fb79 	bl	800e474 <__multadd>
 800dd82:	9b08      	ldr	r3, [sp, #32]
 800dd84:	ee08 0a10 	vmov	s16, r0
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f000 81b1 	beq.w	800e0f0 <_dtoa_r+0xbc0>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	4639      	mov	r1, r7
 800dd92:	220a      	movs	r2, #10
 800dd94:	4620      	mov	r0, r4
 800dd96:	f000 fb6d 	bl	800e474 <__multadd>
 800dd9a:	9b02      	ldr	r3, [sp, #8]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	4607      	mov	r7, r0
 800dda0:	f300 808e 	bgt.w	800dec0 <_dtoa_r+0x990>
 800dda4:	9b06      	ldr	r3, [sp, #24]
 800dda6:	2b02      	cmp	r3, #2
 800dda8:	dc51      	bgt.n	800de4e <_dtoa_r+0x91e>
 800ddaa:	e089      	b.n	800dec0 <_dtoa_r+0x990>
 800ddac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ddb2:	e74b      	b.n	800dc4c <_dtoa_r+0x71c>
 800ddb4:	9b03      	ldr	r3, [sp, #12]
 800ddb6:	1e5e      	subs	r6, r3, #1
 800ddb8:	9b07      	ldr	r3, [sp, #28]
 800ddba:	42b3      	cmp	r3, r6
 800ddbc:	bfbf      	itttt	lt
 800ddbe:	9b07      	ldrlt	r3, [sp, #28]
 800ddc0:	9607      	strlt	r6, [sp, #28]
 800ddc2:	1af2      	sublt	r2, r6, r3
 800ddc4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ddc6:	bfb6      	itet	lt
 800ddc8:	189b      	addlt	r3, r3, r2
 800ddca:	1b9e      	subge	r6, r3, r6
 800ddcc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ddce:	9b03      	ldr	r3, [sp, #12]
 800ddd0:	bfb8      	it	lt
 800ddd2:	2600      	movlt	r6, #0
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	bfb7      	itett	lt
 800ddd8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800dddc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800dde0:	1a9d      	sublt	r5, r3, r2
 800dde2:	2300      	movlt	r3, #0
 800dde4:	e734      	b.n	800dc50 <_dtoa_r+0x720>
 800dde6:	9e07      	ldr	r6, [sp, #28]
 800dde8:	9d04      	ldr	r5, [sp, #16]
 800ddea:	9f08      	ldr	r7, [sp, #32]
 800ddec:	e73b      	b.n	800dc66 <_dtoa_r+0x736>
 800ddee:	9a07      	ldr	r2, [sp, #28]
 800ddf0:	e767      	b.n	800dcc2 <_dtoa_r+0x792>
 800ddf2:	9b06      	ldr	r3, [sp, #24]
 800ddf4:	2b01      	cmp	r3, #1
 800ddf6:	dc18      	bgt.n	800de2a <_dtoa_r+0x8fa>
 800ddf8:	f1ba 0f00 	cmp.w	sl, #0
 800ddfc:	d115      	bne.n	800de2a <_dtoa_r+0x8fa>
 800ddfe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de02:	b993      	cbnz	r3, 800de2a <_dtoa_r+0x8fa>
 800de04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de08:	0d1b      	lsrs	r3, r3, #20
 800de0a:	051b      	lsls	r3, r3, #20
 800de0c:	b183      	cbz	r3, 800de30 <_dtoa_r+0x900>
 800de0e:	9b04      	ldr	r3, [sp, #16]
 800de10:	3301      	adds	r3, #1
 800de12:	9304      	str	r3, [sp, #16]
 800de14:	9b05      	ldr	r3, [sp, #20]
 800de16:	3301      	adds	r3, #1
 800de18:	9305      	str	r3, [sp, #20]
 800de1a:	f04f 0801 	mov.w	r8, #1
 800de1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de20:	2b00      	cmp	r3, #0
 800de22:	f47f af6a 	bne.w	800dcfa <_dtoa_r+0x7ca>
 800de26:	2001      	movs	r0, #1
 800de28:	e76f      	b.n	800dd0a <_dtoa_r+0x7da>
 800de2a:	f04f 0800 	mov.w	r8, #0
 800de2e:	e7f6      	b.n	800de1e <_dtoa_r+0x8ee>
 800de30:	4698      	mov	r8, r3
 800de32:	e7f4      	b.n	800de1e <_dtoa_r+0x8ee>
 800de34:	f43f af7d 	beq.w	800dd32 <_dtoa_r+0x802>
 800de38:	4618      	mov	r0, r3
 800de3a:	301c      	adds	r0, #28
 800de3c:	e772      	b.n	800dd24 <_dtoa_r+0x7f4>
 800de3e:	9b03      	ldr	r3, [sp, #12]
 800de40:	2b00      	cmp	r3, #0
 800de42:	dc37      	bgt.n	800deb4 <_dtoa_r+0x984>
 800de44:	9b06      	ldr	r3, [sp, #24]
 800de46:	2b02      	cmp	r3, #2
 800de48:	dd34      	ble.n	800deb4 <_dtoa_r+0x984>
 800de4a:	9b03      	ldr	r3, [sp, #12]
 800de4c:	9302      	str	r3, [sp, #8]
 800de4e:	9b02      	ldr	r3, [sp, #8]
 800de50:	b96b      	cbnz	r3, 800de6e <_dtoa_r+0x93e>
 800de52:	4631      	mov	r1, r6
 800de54:	2205      	movs	r2, #5
 800de56:	4620      	mov	r0, r4
 800de58:	f000 fb0c 	bl	800e474 <__multadd>
 800de5c:	4601      	mov	r1, r0
 800de5e:	4606      	mov	r6, r0
 800de60:	ee18 0a10 	vmov	r0, s16
 800de64:	f000 fd26 	bl	800e8b4 <__mcmp>
 800de68:	2800      	cmp	r0, #0
 800de6a:	f73f adbb 	bgt.w	800d9e4 <_dtoa_r+0x4b4>
 800de6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de70:	9d01      	ldr	r5, [sp, #4]
 800de72:	43db      	mvns	r3, r3
 800de74:	9300      	str	r3, [sp, #0]
 800de76:	f04f 0800 	mov.w	r8, #0
 800de7a:	4631      	mov	r1, r6
 800de7c:	4620      	mov	r0, r4
 800de7e:	f000 fad7 	bl	800e430 <_Bfree>
 800de82:	2f00      	cmp	r7, #0
 800de84:	f43f aea4 	beq.w	800dbd0 <_dtoa_r+0x6a0>
 800de88:	f1b8 0f00 	cmp.w	r8, #0
 800de8c:	d005      	beq.n	800de9a <_dtoa_r+0x96a>
 800de8e:	45b8      	cmp	r8, r7
 800de90:	d003      	beq.n	800de9a <_dtoa_r+0x96a>
 800de92:	4641      	mov	r1, r8
 800de94:	4620      	mov	r0, r4
 800de96:	f000 facb 	bl	800e430 <_Bfree>
 800de9a:	4639      	mov	r1, r7
 800de9c:	4620      	mov	r0, r4
 800de9e:	f000 fac7 	bl	800e430 <_Bfree>
 800dea2:	e695      	b.n	800dbd0 <_dtoa_r+0x6a0>
 800dea4:	2600      	movs	r6, #0
 800dea6:	4637      	mov	r7, r6
 800dea8:	e7e1      	b.n	800de6e <_dtoa_r+0x93e>
 800deaa:	9700      	str	r7, [sp, #0]
 800deac:	4637      	mov	r7, r6
 800deae:	e599      	b.n	800d9e4 <_dtoa_r+0x4b4>
 800deb0:	40240000 	.word	0x40240000
 800deb4:	9b08      	ldr	r3, [sp, #32]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	f000 80ca 	beq.w	800e050 <_dtoa_r+0xb20>
 800debc:	9b03      	ldr	r3, [sp, #12]
 800debe:	9302      	str	r3, [sp, #8]
 800dec0:	2d00      	cmp	r5, #0
 800dec2:	dd05      	ble.n	800ded0 <_dtoa_r+0x9a0>
 800dec4:	4639      	mov	r1, r7
 800dec6:	462a      	mov	r2, r5
 800dec8:	4620      	mov	r0, r4
 800deca:	f000 fc83 	bl	800e7d4 <__lshift>
 800dece:	4607      	mov	r7, r0
 800ded0:	f1b8 0f00 	cmp.w	r8, #0
 800ded4:	d05b      	beq.n	800df8e <_dtoa_r+0xa5e>
 800ded6:	6879      	ldr	r1, [r7, #4]
 800ded8:	4620      	mov	r0, r4
 800deda:	f000 fa69 	bl	800e3b0 <_Balloc>
 800dede:	4605      	mov	r5, r0
 800dee0:	b928      	cbnz	r0, 800deee <_dtoa_r+0x9be>
 800dee2:	4b87      	ldr	r3, [pc, #540]	; (800e100 <_dtoa_r+0xbd0>)
 800dee4:	4602      	mov	r2, r0
 800dee6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800deea:	f7ff bb3b 	b.w	800d564 <_dtoa_r+0x34>
 800deee:	693a      	ldr	r2, [r7, #16]
 800def0:	3202      	adds	r2, #2
 800def2:	0092      	lsls	r2, r2, #2
 800def4:	f107 010c 	add.w	r1, r7, #12
 800def8:	300c      	adds	r0, #12
 800defa:	f7fe fb4a 	bl	800c592 <memcpy>
 800defe:	2201      	movs	r2, #1
 800df00:	4629      	mov	r1, r5
 800df02:	4620      	mov	r0, r4
 800df04:	f000 fc66 	bl	800e7d4 <__lshift>
 800df08:	9b01      	ldr	r3, [sp, #4]
 800df0a:	f103 0901 	add.w	r9, r3, #1
 800df0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800df12:	4413      	add	r3, r2
 800df14:	9305      	str	r3, [sp, #20]
 800df16:	f00a 0301 	and.w	r3, sl, #1
 800df1a:	46b8      	mov	r8, r7
 800df1c:	9304      	str	r3, [sp, #16]
 800df1e:	4607      	mov	r7, r0
 800df20:	4631      	mov	r1, r6
 800df22:	ee18 0a10 	vmov	r0, s16
 800df26:	f7ff fa77 	bl	800d418 <quorem>
 800df2a:	4641      	mov	r1, r8
 800df2c:	9002      	str	r0, [sp, #8]
 800df2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800df32:	ee18 0a10 	vmov	r0, s16
 800df36:	f000 fcbd 	bl	800e8b4 <__mcmp>
 800df3a:	463a      	mov	r2, r7
 800df3c:	9003      	str	r0, [sp, #12]
 800df3e:	4631      	mov	r1, r6
 800df40:	4620      	mov	r0, r4
 800df42:	f000 fcd3 	bl	800e8ec <__mdiff>
 800df46:	68c2      	ldr	r2, [r0, #12]
 800df48:	f109 3bff 	add.w	fp, r9, #4294967295
 800df4c:	4605      	mov	r5, r0
 800df4e:	bb02      	cbnz	r2, 800df92 <_dtoa_r+0xa62>
 800df50:	4601      	mov	r1, r0
 800df52:	ee18 0a10 	vmov	r0, s16
 800df56:	f000 fcad 	bl	800e8b4 <__mcmp>
 800df5a:	4602      	mov	r2, r0
 800df5c:	4629      	mov	r1, r5
 800df5e:	4620      	mov	r0, r4
 800df60:	9207      	str	r2, [sp, #28]
 800df62:	f000 fa65 	bl	800e430 <_Bfree>
 800df66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800df6a:	ea43 0102 	orr.w	r1, r3, r2
 800df6e:	9b04      	ldr	r3, [sp, #16]
 800df70:	430b      	orrs	r3, r1
 800df72:	464d      	mov	r5, r9
 800df74:	d10f      	bne.n	800df96 <_dtoa_r+0xa66>
 800df76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800df7a:	d02a      	beq.n	800dfd2 <_dtoa_r+0xaa2>
 800df7c:	9b03      	ldr	r3, [sp, #12]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	dd02      	ble.n	800df88 <_dtoa_r+0xa58>
 800df82:	9b02      	ldr	r3, [sp, #8]
 800df84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800df88:	f88b a000 	strb.w	sl, [fp]
 800df8c:	e775      	b.n	800de7a <_dtoa_r+0x94a>
 800df8e:	4638      	mov	r0, r7
 800df90:	e7ba      	b.n	800df08 <_dtoa_r+0x9d8>
 800df92:	2201      	movs	r2, #1
 800df94:	e7e2      	b.n	800df5c <_dtoa_r+0xa2c>
 800df96:	9b03      	ldr	r3, [sp, #12]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	db04      	blt.n	800dfa6 <_dtoa_r+0xa76>
 800df9c:	9906      	ldr	r1, [sp, #24]
 800df9e:	430b      	orrs	r3, r1
 800dfa0:	9904      	ldr	r1, [sp, #16]
 800dfa2:	430b      	orrs	r3, r1
 800dfa4:	d122      	bne.n	800dfec <_dtoa_r+0xabc>
 800dfa6:	2a00      	cmp	r2, #0
 800dfa8:	ddee      	ble.n	800df88 <_dtoa_r+0xa58>
 800dfaa:	ee18 1a10 	vmov	r1, s16
 800dfae:	2201      	movs	r2, #1
 800dfb0:	4620      	mov	r0, r4
 800dfb2:	f000 fc0f 	bl	800e7d4 <__lshift>
 800dfb6:	4631      	mov	r1, r6
 800dfb8:	ee08 0a10 	vmov	s16, r0
 800dfbc:	f000 fc7a 	bl	800e8b4 <__mcmp>
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	dc03      	bgt.n	800dfcc <_dtoa_r+0xa9c>
 800dfc4:	d1e0      	bne.n	800df88 <_dtoa_r+0xa58>
 800dfc6:	f01a 0f01 	tst.w	sl, #1
 800dfca:	d0dd      	beq.n	800df88 <_dtoa_r+0xa58>
 800dfcc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dfd0:	d1d7      	bne.n	800df82 <_dtoa_r+0xa52>
 800dfd2:	2339      	movs	r3, #57	; 0x39
 800dfd4:	f88b 3000 	strb.w	r3, [fp]
 800dfd8:	462b      	mov	r3, r5
 800dfda:	461d      	mov	r5, r3
 800dfdc:	3b01      	subs	r3, #1
 800dfde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dfe2:	2a39      	cmp	r2, #57	; 0x39
 800dfe4:	d071      	beq.n	800e0ca <_dtoa_r+0xb9a>
 800dfe6:	3201      	adds	r2, #1
 800dfe8:	701a      	strb	r2, [r3, #0]
 800dfea:	e746      	b.n	800de7a <_dtoa_r+0x94a>
 800dfec:	2a00      	cmp	r2, #0
 800dfee:	dd07      	ble.n	800e000 <_dtoa_r+0xad0>
 800dff0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dff4:	d0ed      	beq.n	800dfd2 <_dtoa_r+0xaa2>
 800dff6:	f10a 0301 	add.w	r3, sl, #1
 800dffa:	f88b 3000 	strb.w	r3, [fp]
 800dffe:	e73c      	b.n	800de7a <_dtoa_r+0x94a>
 800e000:	9b05      	ldr	r3, [sp, #20]
 800e002:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e006:	4599      	cmp	r9, r3
 800e008:	d047      	beq.n	800e09a <_dtoa_r+0xb6a>
 800e00a:	ee18 1a10 	vmov	r1, s16
 800e00e:	2300      	movs	r3, #0
 800e010:	220a      	movs	r2, #10
 800e012:	4620      	mov	r0, r4
 800e014:	f000 fa2e 	bl	800e474 <__multadd>
 800e018:	45b8      	cmp	r8, r7
 800e01a:	ee08 0a10 	vmov	s16, r0
 800e01e:	f04f 0300 	mov.w	r3, #0
 800e022:	f04f 020a 	mov.w	r2, #10
 800e026:	4641      	mov	r1, r8
 800e028:	4620      	mov	r0, r4
 800e02a:	d106      	bne.n	800e03a <_dtoa_r+0xb0a>
 800e02c:	f000 fa22 	bl	800e474 <__multadd>
 800e030:	4680      	mov	r8, r0
 800e032:	4607      	mov	r7, r0
 800e034:	f109 0901 	add.w	r9, r9, #1
 800e038:	e772      	b.n	800df20 <_dtoa_r+0x9f0>
 800e03a:	f000 fa1b 	bl	800e474 <__multadd>
 800e03e:	4639      	mov	r1, r7
 800e040:	4680      	mov	r8, r0
 800e042:	2300      	movs	r3, #0
 800e044:	220a      	movs	r2, #10
 800e046:	4620      	mov	r0, r4
 800e048:	f000 fa14 	bl	800e474 <__multadd>
 800e04c:	4607      	mov	r7, r0
 800e04e:	e7f1      	b.n	800e034 <_dtoa_r+0xb04>
 800e050:	9b03      	ldr	r3, [sp, #12]
 800e052:	9302      	str	r3, [sp, #8]
 800e054:	9d01      	ldr	r5, [sp, #4]
 800e056:	ee18 0a10 	vmov	r0, s16
 800e05a:	4631      	mov	r1, r6
 800e05c:	f7ff f9dc 	bl	800d418 <quorem>
 800e060:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e064:	9b01      	ldr	r3, [sp, #4]
 800e066:	f805 ab01 	strb.w	sl, [r5], #1
 800e06a:	1aea      	subs	r2, r5, r3
 800e06c:	9b02      	ldr	r3, [sp, #8]
 800e06e:	4293      	cmp	r3, r2
 800e070:	dd09      	ble.n	800e086 <_dtoa_r+0xb56>
 800e072:	ee18 1a10 	vmov	r1, s16
 800e076:	2300      	movs	r3, #0
 800e078:	220a      	movs	r2, #10
 800e07a:	4620      	mov	r0, r4
 800e07c:	f000 f9fa 	bl	800e474 <__multadd>
 800e080:	ee08 0a10 	vmov	s16, r0
 800e084:	e7e7      	b.n	800e056 <_dtoa_r+0xb26>
 800e086:	9b02      	ldr	r3, [sp, #8]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	bfc8      	it	gt
 800e08c:	461d      	movgt	r5, r3
 800e08e:	9b01      	ldr	r3, [sp, #4]
 800e090:	bfd8      	it	le
 800e092:	2501      	movle	r5, #1
 800e094:	441d      	add	r5, r3
 800e096:	f04f 0800 	mov.w	r8, #0
 800e09a:	ee18 1a10 	vmov	r1, s16
 800e09e:	2201      	movs	r2, #1
 800e0a0:	4620      	mov	r0, r4
 800e0a2:	f000 fb97 	bl	800e7d4 <__lshift>
 800e0a6:	4631      	mov	r1, r6
 800e0a8:	ee08 0a10 	vmov	s16, r0
 800e0ac:	f000 fc02 	bl	800e8b4 <__mcmp>
 800e0b0:	2800      	cmp	r0, #0
 800e0b2:	dc91      	bgt.n	800dfd8 <_dtoa_r+0xaa8>
 800e0b4:	d102      	bne.n	800e0bc <_dtoa_r+0xb8c>
 800e0b6:	f01a 0f01 	tst.w	sl, #1
 800e0ba:	d18d      	bne.n	800dfd8 <_dtoa_r+0xaa8>
 800e0bc:	462b      	mov	r3, r5
 800e0be:	461d      	mov	r5, r3
 800e0c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0c4:	2a30      	cmp	r2, #48	; 0x30
 800e0c6:	d0fa      	beq.n	800e0be <_dtoa_r+0xb8e>
 800e0c8:	e6d7      	b.n	800de7a <_dtoa_r+0x94a>
 800e0ca:	9a01      	ldr	r2, [sp, #4]
 800e0cc:	429a      	cmp	r2, r3
 800e0ce:	d184      	bne.n	800dfda <_dtoa_r+0xaaa>
 800e0d0:	9b00      	ldr	r3, [sp, #0]
 800e0d2:	3301      	adds	r3, #1
 800e0d4:	9300      	str	r3, [sp, #0]
 800e0d6:	2331      	movs	r3, #49	; 0x31
 800e0d8:	7013      	strb	r3, [r2, #0]
 800e0da:	e6ce      	b.n	800de7a <_dtoa_r+0x94a>
 800e0dc:	4b09      	ldr	r3, [pc, #36]	; (800e104 <_dtoa_r+0xbd4>)
 800e0de:	f7ff ba95 	b.w	800d60c <_dtoa_r+0xdc>
 800e0e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	f47f aa6e 	bne.w	800d5c6 <_dtoa_r+0x96>
 800e0ea:	4b07      	ldr	r3, [pc, #28]	; (800e108 <_dtoa_r+0xbd8>)
 800e0ec:	f7ff ba8e 	b.w	800d60c <_dtoa_r+0xdc>
 800e0f0:	9b02      	ldr	r3, [sp, #8]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	dcae      	bgt.n	800e054 <_dtoa_r+0xb24>
 800e0f6:	9b06      	ldr	r3, [sp, #24]
 800e0f8:	2b02      	cmp	r3, #2
 800e0fa:	f73f aea8 	bgt.w	800de4e <_dtoa_r+0x91e>
 800e0fe:	e7a9      	b.n	800e054 <_dtoa_r+0xb24>
 800e100:	08010bb3 	.word	0x08010bb3
 800e104:	08010b10 	.word	0x08010b10
 800e108:	08010b34 	.word	0x08010b34

0800e10c <__sflush_r>:
 800e10c:	898a      	ldrh	r2, [r1, #12]
 800e10e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e112:	4605      	mov	r5, r0
 800e114:	0710      	lsls	r0, r2, #28
 800e116:	460c      	mov	r4, r1
 800e118:	d458      	bmi.n	800e1cc <__sflush_r+0xc0>
 800e11a:	684b      	ldr	r3, [r1, #4]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	dc05      	bgt.n	800e12c <__sflush_r+0x20>
 800e120:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e122:	2b00      	cmp	r3, #0
 800e124:	dc02      	bgt.n	800e12c <__sflush_r+0x20>
 800e126:	2000      	movs	r0, #0
 800e128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e12c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e12e:	2e00      	cmp	r6, #0
 800e130:	d0f9      	beq.n	800e126 <__sflush_r+0x1a>
 800e132:	2300      	movs	r3, #0
 800e134:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e138:	682f      	ldr	r7, [r5, #0]
 800e13a:	602b      	str	r3, [r5, #0]
 800e13c:	d032      	beq.n	800e1a4 <__sflush_r+0x98>
 800e13e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e140:	89a3      	ldrh	r3, [r4, #12]
 800e142:	075a      	lsls	r2, r3, #29
 800e144:	d505      	bpl.n	800e152 <__sflush_r+0x46>
 800e146:	6863      	ldr	r3, [r4, #4]
 800e148:	1ac0      	subs	r0, r0, r3
 800e14a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e14c:	b10b      	cbz	r3, 800e152 <__sflush_r+0x46>
 800e14e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e150:	1ac0      	subs	r0, r0, r3
 800e152:	2300      	movs	r3, #0
 800e154:	4602      	mov	r2, r0
 800e156:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e158:	6a21      	ldr	r1, [r4, #32]
 800e15a:	4628      	mov	r0, r5
 800e15c:	47b0      	blx	r6
 800e15e:	1c43      	adds	r3, r0, #1
 800e160:	89a3      	ldrh	r3, [r4, #12]
 800e162:	d106      	bne.n	800e172 <__sflush_r+0x66>
 800e164:	6829      	ldr	r1, [r5, #0]
 800e166:	291d      	cmp	r1, #29
 800e168:	d82c      	bhi.n	800e1c4 <__sflush_r+0xb8>
 800e16a:	4a2a      	ldr	r2, [pc, #168]	; (800e214 <__sflush_r+0x108>)
 800e16c:	40ca      	lsrs	r2, r1
 800e16e:	07d6      	lsls	r6, r2, #31
 800e170:	d528      	bpl.n	800e1c4 <__sflush_r+0xb8>
 800e172:	2200      	movs	r2, #0
 800e174:	6062      	str	r2, [r4, #4]
 800e176:	04d9      	lsls	r1, r3, #19
 800e178:	6922      	ldr	r2, [r4, #16]
 800e17a:	6022      	str	r2, [r4, #0]
 800e17c:	d504      	bpl.n	800e188 <__sflush_r+0x7c>
 800e17e:	1c42      	adds	r2, r0, #1
 800e180:	d101      	bne.n	800e186 <__sflush_r+0x7a>
 800e182:	682b      	ldr	r3, [r5, #0]
 800e184:	b903      	cbnz	r3, 800e188 <__sflush_r+0x7c>
 800e186:	6560      	str	r0, [r4, #84]	; 0x54
 800e188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e18a:	602f      	str	r7, [r5, #0]
 800e18c:	2900      	cmp	r1, #0
 800e18e:	d0ca      	beq.n	800e126 <__sflush_r+0x1a>
 800e190:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e194:	4299      	cmp	r1, r3
 800e196:	d002      	beq.n	800e19e <__sflush_r+0x92>
 800e198:	4628      	mov	r0, r5
 800e19a:	f000 fca3 	bl	800eae4 <_free_r>
 800e19e:	2000      	movs	r0, #0
 800e1a0:	6360      	str	r0, [r4, #52]	; 0x34
 800e1a2:	e7c1      	b.n	800e128 <__sflush_r+0x1c>
 800e1a4:	6a21      	ldr	r1, [r4, #32]
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	4628      	mov	r0, r5
 800e1aa:	47b0      	blx	r6
 800e1ac:	1c41      	adds	r1, r0, #1
 800e1ae:	d1c7      	bne.n	800e140 <__sflush_r+0x34>
 800e1b0:	682b      	ldr	r3, [r5, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d0c4      	beq.n	800e140 <__sflush_r+0x34>
 800e1b6:	2b1d      	cmp	r3, #29
 800e1b8:	d001      	beq.n	800e1be <__sflush_r+0xb2>
 800e1ba:	2b16      	cmp	r3, #22
 800e1bc:	d101      	bne.n	800e1c2 <__sflush_r+0xb6>
 800e1be:	602f      	str	r7, [r5, #0]
 800e1c0:	e7b1      	b.n	800e126 <__sflush_r+0x1a>
 800e1c2:	89a3      	ldrh	r3, [r4, #12]
 800e1c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1c8:	81a3      	strh	r3, [r4, #12]
 800e1ca:	e7ad      	b.n	800e128 <__sflush_r+0x1c>
 800e1cc:	690f      	ldr	r7, [r1, #16]
 800e1ce:	2f00      	cmp	r7, #0
 800e1d0:	d0a9      	beq.n	800e126 <__sflush_r+0x1a>
 800e1d2:	0793      	lsls	r3, r2, #30
 800e1d4:	680e      	ldr	r6, [r1, #0]
 800e1d6:	bf08      	it	eq
 800e1d8:	694b      	ldreq	r3, [r1, #20]
 800e1da:	600f      	str	r7, [r1, #0]
 800e1dc:	bf18      	it	ne
 800e1de:	2300      	movne	r3, #0
 800e1e0:	eba6 0807 	sub.w	r8, r6, r7
 800e1e4:	608b      	str	r3, [r1, #8]
 800e1e6:	f1b8 0f00 	cmp.w	r8, #0
 800e1ea:	dd9c      	ble.n	800e126 <__sflush_r+0x1a>
 800e1ec:	6a21      	ldr	r1, [r4, #32]
 800e1ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e1f0:	4643      	mov	r3, r8
 800e1f2:	463a      	mov	r2, r7
 800e1f4:	4628      	mov	r0, r5
 800e1f6:	47b0      	blx	r6
 800e1f8:	2800      	cmp	r0, #0
 800e1fa:	dc06      	bgt.n	800e20a <__sflush_r+0xfe>
 800e1fc:	89a3      	ldrh	r3, [r4, #12]
 800e1fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e202:	81a3      	strh	r3, [r4, #12]
 800e204:	f04f 30ff 	mov.w	r0, #4294967295
 800e208:	e78e      	b.n	800e128 <__sflush_r+0x1c>
 800e20a:	4407      	add	r7, r0
 800e20c:	eba8 0800 	sub.w	r8, r8, r0
 800e210:	e7e9      	b.n	800e1e6 <__sflush_r+0xda>
 800e212:	bf00      	nop
 800e214:	20400001 	.word	0x20400001

0800e218 <_fflush_r>:
 800e218:	b538      	push	{r3, r4, r5, lr}
 800e21a:	690b      	ldr	r3, [r1, #16]
 800e21c:	4605      	mov	r5, r0
 800e21e:	460c      	mov	r4, r1
 800e220:	b913      	cbnz	r3, 800e228 <_fflush_r+0x10>
 800e222:	2500      	movs	r5, #0
 800e224:	4628      	mov	r0, r5
 800e226:	bd38      	pop	{r3, r4, r5, pc}
 800e228:	b118      	cbz	r0, 800e232 <_fflush_r+0x1a>
 800e22a:	6983      	ldr	r3, [r0, #24]
 800e22c:	b90b      	cbnz	r3, 800e232 <_fflush_r+0x1a>
 800e22e:	f7fe f8eb 	bl	800c408 <__sinit>
 800e232:	4b14      	ldr	r3, [pc, #80]	; (800e284 <_fflush_r+0x6c>)
 800e234:	429c      	cmp	r4, r3
 800e236:	d11b      	bne.n	800e270 <_fflush_r+0x58>
 800e238:	686c      	ldr	r4, [r5, #4]
 800e23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d0ef      	beq.n	800e222 <_fflush_r+0xa>
 800e242:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e244:	07d0      	lsls	r0, r2, #31
 800e246:	d404      	bmi.n	800e252 <_fflush_r+0x3a>
 800e248:	0599      	lsls	r1, r3, #22
 800e24a:	d402      	bmi.n	800e252 <_fflush_r+0x3a>
 800e24c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e24e:	f7fe f99e 	bl	800c58e <__retarget_lock_acquire_recursive>
 800e252:	4628      	mov	r0, r5
 800e254:	4621      	mov	r1, r4
 800e256:	f7ff ff59 	bl	800e10c <__sflush_r>
 800e25a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e25c:	07da      	lsls	r2, r3, #31
 800e25e:	4605      	mov	r5, r0
 800e260:	d4e0      	bmi.n	800e224 <_fflush_r+0xc>
 800e262:	89a3      	ldrh	r3, [r4, #12]
 800e264:	059b      	lsls	r3, r3, #22
 800e266:	d4dd      	bmi.n	800e224 <_fflush_r+0xc>
 800e268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e26a:	f7fe f991 	bl	800c590 <__retarget_lock_release_recursive>
 800e26e:	e7d9      	b.n	800e224 <_fflush_r+0xc>
 800e270:	4b05      	ldr	r3, [pc, #20]	; (800e288 <_fflush_r+0x70>)
 800e272:	429c      	cmp	r4, r3
 800e274:	d101      	bne.n	800e27a <_fflush_r+0x62>
 800e276:	68ac      	ldr	r4, [r5, #8]
 800e278:	e7df      	b.n	800e23a <_fflush_r+0x22>
 800e27a:	4b04      	ldr	r3, [pc, #16]	; (800e28c <_fflush_r+0x74>)
 800e27c:	429c      	cmp	r4, r3
 800e27e:	bf08      	it	eq
 800e280:	68ec      	ldreq	r4, [r5, #12]
 800e282:	e7da      	b.n	800e23a <_fflush_r+0x22>
 800e284:	08010abc 	.word	0x08010abc
 800e288:	08010adc 	.word	0x08010adc
 800e28c:	08010a9c 	.word	0x08010a9c

0800e290 <_localeconv_r>:
 800e290:	4800      	ldr	r0, [pc, #0]	; (800e294 <_localeconv_r+0x4>)
 800e292:	4770      	bx	lr
 800e294:	200001d0 	.word	0x200001d0

0800e298 <_lseek_r>:
 800e298:	b538      	push	{r3, r4, r5, lr}
 800e29a:	4d07      	ldr	r5, [pc, #28]	; (800e2b8 <_lseek_r+0x20>)
 800e29c:	4604      	mov	r4, r0
 800e29e:	4608      	mov	r0, r1
 800e2a0:	4611      	mov	r1, r2
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	602a      	str	r2, [r5, #0]
 800e2a6:	461a      	mov	r2, r3
 800e2a8:	f7f4 fe1a 	bl	8002ee0 <_lseek>
 800e2ac:	1c43      	adds	r3, r0, #1
 800e2ae:	d102      	bne.n	800e2b6 <_lseek_r+0x1e>
 800e2b0:	682b      	ldr	r3, [r5, #0]
 800e2b2:	b103      	cbz	r3, 800e2b6 <_lseek_r+0x1e>
 800e2b4:	6023      	str	r3, [r4, #0]
 800e2b6:	bd38      	pop	{r3, r4, r5, pc}
 800e2b8:	200054f0 	.word	0x200054f0

0800e2bc <__swhatbuf_r>:
 800e2bc:	b570      	push	{r4, r5, r6, lr}
 800e2be:	460e      	mov	r6, r1
 800e2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2c4:	2900      	cmp	r1, #0
 800e2c6:	b096      	sub	sp, #88	; 0x58
 800e2c8:	4614      	mov	r4, r2
 800e2ca:	461d      	mov	r5, r3
 800e2cc:	da08      	bge.n	800e2e0 <__swhatbuf_r+0x24>
 800e2ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	602a      	str	r2, [r5, #0]
 800e2d6:	061a      	lsls	r2, r3, #24
 800e2d8:	d410      	bmi.n	800e2fc <__swhatbuf_r+0x40>
 800e2da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2de:	e00e      	b.n	800e2fe <__swhatbuf_r+0x42>
 800e2e0:	466a      	mov	r2, sp
 800e2e2:	f000 fde7 	bl	800eeb4 <_fstat_r>
 800e2e6:	2800      	cmp	r0, #0
 800e2e8:	dbf1      	blt.n	800e2ce <__swhatbuf_r+0x12>
 800e2ea:	9a01      	ldr	r2, [sp, #4]
 800e2ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e2f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e2f4:	425a      	negs	r2, r3
 800e2f6:	415a      	adcs	r2, r3
 800e2f8:	602a      	str	r2, [r5, #0]
 800e2fa:	e7ee      	b.n	800e2da <__swhatbuf_r+0x1e>
 800e2fc:	2340      	movs	r3, #64	; 0x40
 800e2fe:	2000      	movs	r0, #0
 800e300:	6023      	str	r3, [r4, #0]
 800e302:	b016      	add	sp, #88	; 0x58
 800e304:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e308 <__smakebuf_r>:
 800e308:	898b      	ldrh	r3, [r1, #12]
 800e30a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e30c:	079d      	lsls	r5, r3, #30
 800e30e:	4606      	mov	r6, r0
 800e310:	460c      	mov	r4, r1
 800e312:	d507      	bpl.n	800e324 <__smakebuf_r+0x1c>
 800e314:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e318:	6023      	str	r3, [r4, #0]
 800e31a:	6123      	str	r3, [r4, #16]
 800e31c:	2301      	movs	r3, #1
 800e31e:	6163      	str	r3, [r4, #20]
 800e320:	b002      	add	sp, #8
 800e322:	bd70      	pop	{r4, r5, r6, pc}
 800e324:	ab01      	add	r3, sp, #4
 800e326:	466a      	mov	r2, sp
 800e328:	f7ff ffc8 	bl	800e2bc <__swhatbuf_r>
 800e32c:	9900      	ldr	r1, [sp, #0]
 800e32e:	4605      	mov	r5, r0
 800e330:	4630      	mov	r0, r6
 800e332:	f7fe f965 	bl	800c600 <_malloc_r>
 800e336:	b948      	cbnz	r0, 800e34c <__smakebuf_r+0x44>
 800e338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e33c:	059a      	lsls	r2, r3, #22
 800e33e:	d4ef      	bmi.n	800e320 <__smakebuf_r+0x18>
 800e340:	f023 0303 	bic.w	r3, r3, #3
 800e344:	f043 0302 	orr.w	r3, r3, #2
 800e348:	81a3      	strh	r3, [r4, #12]
 800e34a:	e7e3      	b.n	800e314 <__smakebuf_r+0xc>
 800e34c:	4b0d      	ldr	r3, [pc, #52]	; (800e384 <__smakebuf_r+0x7c>)
 800e34e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e350:	89a3      	ldrh	r3, [r4, #12]
 800e352:	6020      	str	r0, [r4, #0]
 800e354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e358:	81a3      	strh	r3, [r4, #12]
 800e35a:	9b00      	ldr	r3, [sp, #0]
 800e35c:	6163      	str	r3, [r4, #20]
 800e35e:	9b01      	ldr	r3, [sp, #4]
 800e360:	6120      	str	r0, [r4, #16]
 800e362:	b15b      	cbz	r3, 800e37c <__smakebuf_r+0x74>
 800e364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e368:	4630      	mov	r0, r6
 800e36a:	f000 fdb5 	bl	800eed8 <_isatty_r>
 800e36e:	b128      	cbz	r0, 800e37c <__smakebuf_r+0x74>
 800e370:	89a3      	ldrh	r3, [r4, #12]
 800e372:	f023 0303 	bic.w	r3, r3, #3
 800e376:	f043 0301 	orr.w	r3, r3, #1
 800e37a:	81a3      	strh	r3, [r4, #12]
 800e37c:	89a0      	ldrh	r0, [r4, #12]
 800e37e:	4305      	orrs	r5, r0
 800e380:	81a5      	strh	r5, [r4, #12]
 800e382:	e7cd      	b.n	800e320 <__smakebuf_r+0x18>
 800e384:	0800c3a1 	.word	0x0800c3a1

0800e388 <malloc>:
 800e388:	4b02      	ldr	r3, [pc, #8]	; (800e394 <malloc+0xc>)
 800e38a:	4601      	mov	r1, r0
 800e38c:	6818      	ldr	r0, [r3, #0]
 800e38e:	f7fe b937 	b.w	800c600 <_malloc_r>
 800e392:	bf00      	nop
 800e394:	2000007c 	.word	0x2000007c

0800e398 <__malloc_lock>:
 800e398:	4801      	ldr	r0, [pc, #4]	; (800e3a0 <__malloc_lock+0x8>)
 800e39a:	f7fe b8f8 	b.w	800c58e <__retarget_lock_acquire_recursive>
 800e39e:	bf00      	nop
 800e3a0:	200054e4 	.word	0x200054e4

0800e3a4 <__malloc_unlock>:
 800e3a4:	4801      	ldr	r0, [pc, #4]	; (800e3ac <__malloc_unlock+0x8>)
 800e3a6:	f7fe b8f3 	b.w	800c590 <__retarget_lock_release_recursive>
 800e3aa:	bf00      	nop
 800e3ac:	200054e4 	.word	0x200054e4

0800e3b0 <_Balloc>:
 800e3b0:	b570      	push	{r4, r5, r6, lr}
 800e3b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e3b4:	4604      	mov	r4, r0
 800e3b6:	460d      	mov	r5, r1
 800e3b8:	b976      	cbnz	r6, 800e3d8 <_Balloc+0x28>
 800e3ba:	2010      	movs	r0, #16
 800e3bc:	f7ff ffe4 	bl	800e388 <malloc>
 800e3c0:	4602      	mov	r2, r0
 800e3c2:	6260      	str	r0, [r4, #36]	; 0x24
 800e3c4:	b920      	cbnz	r0, 800e3d0 <_Balloc+0x20>
 800e3c6:	4b18      	ldr	r3, [pc, #96]	; (800e428 <_Balloc+0x78>)
 800e3c8:	4818      	ldr	r0, [pc, #96]	; (800e42c <_Balloc+0x7c>)
 800e3ca:	2166      	movs	r1, #102	; 0x66
 800e3cc:	f000 fd42 	bl	800ee54 <__assert_func>
 800e3d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3d4:	6006      	str	r6, [r0, #0]
 800e3d6:	60c6      	str	r6, [r0, #12]
 800e3d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e3da:	68f3      	ldr	r3, [r6, #12]
 800e3dc:	b183      	cbz	r3, 800e400 <_Balloc+0x50>
 800e3de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3e0:	68db      	ldr	r3, [r3, #12]
 800e3e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e3e6:	b9b8      	cbnz	r0, 800e418 <_Balloc+0x68>
 800e3e8:	2101      	movs	r1, #1
 800e3ea:	fa01 f605 	lsl.w	r6, r1, r5
 800e3ee:	1d72      	adds	r2, r6, #5
 800e3f0:	0092      	lsls	r2, r2, #2
 800e3f2:	4620      	mov	r0, r4
 800e3f4:	f000 fb60 	bl	800eab8 <_calloc_r>
 800e3f8:	b160      	cbz	r0, 800e414 <_Balloc+0x64>
 800e3fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e3fe:	e00e      	b.n	800e41e <_Balloc+0x6e>
 800e400:	2221      	movs	r2, #33	; 0x21
 800e402:	2104      	movs	r1, #4
 800e404:	4620      	mov	r0, r4
 800e406:	f000 fb57 	bl	800eab8 <_calloc_r>
 800e40a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e40c:	60f0      	str	r0, [r6, #12]
 800e40e:	68db      	ldr	r3, [r3, #12]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d1e4      	bne.n	800e3de <_Balloc+0x2e>
 800e414:	2000      	movs	r0, #0
 800e416:	bd70      	pop	{r4, r5, r6, pc}
 800e418:	6802      	ldr	r2, [r0, #0]
 800e41a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e41e:	2300      	movs	r3, #0
 800e420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e424:	e7f7      	b.n	800e416 <_Balloc+0x66>
 800e426:	bf00      	nop
 800e428:	08010b41 	.word	0x08010b41
 800e42c:	08010bc4 	.word	0x08010bc4

0800e430 <_Bfree>:
 800e430:	b570      	push	{r4, r5, r6, lr}
 800e432:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e434:	4605      	mov	r5, r0
 800e436:	460c      	mov	r4, r1
 800e438:	b976      	cbnz	r6, 800e458 <_Bfree+0x28>
 800e43a:	2010      	movs	r0, #16
 800e43c:	f7ff ffa4 	bl	800e388 <malloc>
 800e440:	4602      	mov	r2, r0
 800e442:	6268      	str	r0, [r5, #36]	; 0x24
 800e444:	b920      	cbnz	r0, 800e450 <_Bfree+0x20>
 800e446:	4b09      	ldr	r3, [pc, #36]	; (800e46c <_Bfree+0x3c>)
 800e448:	4809      	ldr	r0, [pc, #36]	; (800e470 <_Bfree+0x40>)
 800e44a:	218a      	movs	r1, #138	; 0x8a
 800e44c:	f000 fd02 	bl	800ee54 <__assert_func>
 800e450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e454:	6006      	str	r6, [r0, #0]
 800e456:	60c6      	str	r6, [r0, #12]
 800e458:	b13c      	cbz	r4, 800e46a <_Bfree+0x3a>
 800e45a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e45c:	6862      	ldr	r2, [r4, #4]
 800e45e:	68db      	ldr	r3, [r3, #12]
 800e460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e464:	6021      	str	r1, [r4, #0]
 800e466:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e46a:	bd70      	pop	{r4, r5, r6, pc}
 800e46c:	08010b41 	.word	0x08010b41
 800e470:	08010bc4 	.word	0x08010bc4

0800e474 <__multadd>:
 800e474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e478:	690d      	ldr	r5, [r1, #16]
 800e47a:	4607      	mov	r7, r0
 800e47c:	460c      	mov	r4, r1
 800e47e:	461e      	mov	r6, r3
 800e480:	f101 0c14 	add.w	ip, r1, #20
 800e484:	2000      	movs	r0, #0
 800e486:	f8dc 3000 	ldr.w	r3, [ip]
 800e48a:	b299      	uxth	r1, r3
 800e48c:	fb02 6101 	mla	r1, r2, r1, r6
 800e490:	0c1e      	lsrs	r6, r3, #16
 800e492:	0c0b      	lsrs	r3, r1, #16
 800e494:	fb02 3306 	mla	r3, r2, r6, r3
 800e498:	b289      	uxth	r1, r1
 800e49a:	3001      	adds	r0, #1
 800e49c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4a0:	4285      	cmp	r5, r0
 800e4a2:	f84c 1b04 	str.w	r1, [ip], #4
 800e4a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4aa:	dcec      	bgt.n	800e486 <__multadd+0x12>
 800e4ac:	b30e      	cbz	r6, 800e4f2 <__multadd+0x7e>
 800e4ae:	68a3      	ldr	r3, [r4, #8]
 800e4b0:	42ab      	cmp	r3, r5
 800e4b2:	dc19      	bgt.n	800e4e8 <__multadd+0x74>
 800e4b4:	6861      	ldr	r1, [r4, #4]
 800e4b6:	4638      	mov	r0, r7
 800e4b8:	3101      	adds	r1, #1
 800e4ba:	f7ff ff79 	bl	800e3b0 <_Balloc>
 800e4be:	4680      	mov	r8, r0
 800e4c0:	b928      	cbnz	r0, 800e4ce <__multadd+0x5a>
 800e4c2:	4602      	mov	r2, r0
 800e4c4:	4b0c      	ldr	r3, [pc, #48]	; (800e4f8 <__multadd+0x84>)
 800e4c6:	480d      	ldr	r0, [pc, #52]	; (800e4fc <__multadd+0x88>)
 800e4c8:	21b5      	movs	r1, #181	; 0xb5
 800e4ca:	f000 fcc3 	bl	800ee54 <__assert_func>
 800e4ce:	6922      	ldr	r2, [r4, #16]
 800e4d0:	3202      	adds	r2, #2
 800e4d2:	f104 010c 	add.w	r1, r4, #12
 800e4d6:	0092      	lsls	r2, r2, #2
 800e4d8:	300c      	adds	r0, #12
 800e4da:	f7fe f85a 	bl	800c592 <memcpy>
 800e4de:	4621      	mov	r1, r4
 800e4e0:	4638      	mov	r0, r7
 800e4e2:	f7ff ffa5 	bl	800e430 <_Bfree>
 800e4e6:	4644      	mov	r4, r8
 800e4e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e4ec:	3501      	adds	r5, #1
 800e4ee:	615e      	str	r6, [r3, #20]
 800e4f0:	6125      	str	r5, [r4, #16]
 800e4f2:	4620      	mov	r0, r4
 800e4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f8:	08010bb3 	.word	0x08010bb3
 800e4fc:	08010bc4 	.word	0x08010bc4

0800e500 <__hi0bits>:
 800e500:	0c03      	lsrs	r3, r0, #16
 800e502:	041b      	lsls	r3, r3, #16
 800e504:	b9d3      	cbnz	r3, 800e53c <__hi0bits+0x3c>
 800e506:	0400      	lsls	r0, r0, #16
 800e508:	2310      	movs	r3, #16
 800e50a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e50e:	bf04      	itt	eq
 800e510:	0200      	lsleq	r0, r0, #8
 800e512:	3308      	addeq	r3, #8
 800e514:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e518:	bf04      	itt	eq
 800e51a:	0100      	lsleq	r0, r0, #4
 800e51c:	3304      	addeq	r3, #4
 800e51e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e522:	bf04      	itt	eq
 800e524:	0080      	lsleq	r0, r0, #2
 800e526:	3302      	addeq	r3, #2
 800e528:	2800      	cmp	r0, #0
 800e52a:	db05      	blt.n	800e538 <__hi0bits+0x38>
 800e52c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e530:	f103 0301 	add.w	r3, r3, #1
 800e534:	bf08      	it	eq
 800e536:	2320      	moveq	r3, #32
 800e538:	4618      	mov	r0, r3
 800e53a:	4770      	bx	lr
 800e53c:	2300      	movs	r3, #0
 800e53e:	e7e4      	b.n	800e50a <__hi0bits+0xa>

0800e540 <__lo0bits>:
 800e540:	6803      	ldr	r3, [r0, #0]
 800e542:	f013 0207 	ands.w	r2, r3, #7
 800e546:	4601      	mov	r1, r0
 800e548:	d00b      	beq.n	800e562 <__lo0bits+0x22>
 800e54a:	07da      	lsls	r2, r3, #31
 800e54c:	d423      	bmi.n	800e596 <__lo0bits+0x56>
 800e54e:	0798      	lsls	r0, r3, #30
 800e550:	bf49      	itett	mi
 800e552:	085b      	lsrmi	r3, r3, #1
 800e554:	089b      	lsrpl	r3, r3, #2
 800e556:	2001      	movmi	r0, #1
 800e558:	600b      	strmi	r3, [r1, #0]
 800e55a:	bf5c      	itt	pl
 800e55c:	600b      	strpl	r3, [r1, #0]
 800e55e:	2002      	movpl	r0, #2
 800e560:	4770      	bx	lr
 800e562:	b298      	uxth	r0, r3
 800e564:	b9a8      	cbnz	r0, 800e592 <__lo0bits+0x52>
 800e566:	0c1b      	lsrs	r3, r3, #16
 800e568:	2010      	movs	r0, #16
 800e56a:	b2da      	uxtb	r2, r3
 800e56c:	b90a      	cbnz	r2, 800e572 <__lo0bits+0x32>
 800e56e:	3008      	adds	r0, #8
 800e570:	0a1b      	lsrs	r3, r3, #8
 800e572:	071a      	lsls	r2, r3, #28
 800e574:	bf04      	itt	eq
 800e576:	091b      	lsreq	r3, r3, #4
 800e578:	3004      	addeq	r0, #4
 800e57a:	079a      	lsls	r2, r3, #30
 800e57c:	bf04      	itt	eq
 800e57e:	089b      	lsreq	r3, r3, #2
 800e580:	3002      	addeq	r0, #2
 800e582:	07da      	lsls	r2, r3, #31
 800e584:	d403      	bmi.n	800e58e <__lo0bits+0x4e>
 800e586:	085b      	lsrs	r3, r3, #1
 800e588:	f100 0001 	add.w	r0, r0, #1
 800e58c:	d005      	beq.n	800e59a <__lo0bits+0x5a>
 800e58e:	600b      	str	r3, [r1, #0]
 800e590:	4770      	bx	lr
 800e592:	4610      	mov	r0, r2
 800e594:	e7e9      	b.n	800e56a <__lo0bits+0x2a>
 800e596:	2000      	movs	r0, #0
 800e598:	4770      	bx	lr
 800e59a:	2020      	movs	r0, #32
 800e59c:	4770      	bx	lr
	...

0800e5a0 <__i2b>:
 800e5a0:	b510      	push	{r4, lr}
 800e5a2:	460c      	mov	r4, r1
 800e5a4:	2101      	movs	r1, #1
 800e5a6:	f7ff ff03 	bl	800e3b0 <_Balloc>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	b928      	cbnz	r0, 800e5ba <__i2b+0x1a>
 800e5ae:	4b05      	ldr	r3, [pc, #20]	; (800e5c4 <__i2b+0x24>)
 800e5b0:	4805      	ldr	r0, [pc, #20]	; (800e5c8 <__i2b+0x28>)
 800e5b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e5b6:	f000 fc4d 	bl	800ee54 <__assert_func>
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	6144      	str	r4, [r0, #20]
 800e5be:	6103      	str	r3, [r0, #16]
 800e5c0:	bd10      	pop	{r4, pc}
 800e5c2:	bf00      	nop
 800e5c4:	08010bb3 	.word	0x08010bb3
 800e5c8:	08010bc4 	.word	0x08010bc4

0800e5cc <__multiply>:
 800e5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d0:	4691      	mov	r9, r2
 800e5d2:	690a      	ldr	r2, [r1, #16]
 800e5d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	bfb8      	it	lt
 800e5dc:	460b      	movlt	r3, r1
 800e5de:	460c      	mov	r4, r1
 800e5e0:	bfbc      	itt	lt
 800e5e2:	464c      	movlt	r4, r9
 800e5e4:	4699      	movlt	r9, r3
 800e5e6:	6927      	ldr	r7, [r4, #16]
 800e5e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e5ec:	68a3      	ldr	r3, [r4, #8]
 800e5ee:	6861      	ldr	r1, [r4, #4]
 800e5f0:	eb07 060a 	add.w	r6, r7, sl
 800e5f4:	42b3      	cmp	r3, r6
 800e5f6:	b085      	sub	sp, #20
 800e5f8:	bfb8      	it	lt
 800e5fa:	3101      	addlt	r1, #1
 800e5fc:	f7ff fed8 	bl	800e3b0 <_Balloc>
 800e600:	b930      	cbnz	r0, 800e610 <__multiply+0x44>
 800e602:	4602      	mov	r2, r0
 800e604:	4b44      	ldr	r3, [pc, #272]	; (800e718 <__multiply+0x14c>)
 800e606:	4845      	ldr	r0, [pc, #276]	; (800e71c <__multiply+0x150>)
 800e608:	f240 115d 	movw	r1, #349	; 0x15d
 800e60c:	f000 fc22 	bl	800ee54 <__assert_func>
 800e610:	f100 0514 	add.w	r5, r0, #20
 800e614:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e618:	462b      	mov	r3, r5
 800e61a:	2200      	movs	r2, #0
 800e61c:	4543      	cmp	r3, r8
 800e61e:	d321      	bcc.n	800e664 <__multiply+0x98>
 800e620:	f104 0314 	add.w	r3, r4, #20
 800e624:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e628:	f109 0314 	add.w	r3, r9, #20
 800e62c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e630:	9202      	str	r2, [sp, #8]
 800e632:	1b3a      	subs	r2, r7, r4
 800e634:	3a15      	subs	r2, #21
 800e636:	f022 0203 	bic.w	r2, r2, #3
 800e63a:	3204      	adds	r2, #4
 800e63c:	f104 0115 	add.w	r1, r4, #21
 800e640:	428f      	cmp	r7, r1
 800e642:	bf38      	it	cc
 800e644:	2204      	movcc	r2, #4
 800e646:	9201      	str	r2, [sp, #4]
 800e648:	9a02      	ldr	r2, [sp, #8]
 800e64a:	9303      	str	r3, [sp, #12]
 800e64c:	429a      	cmp	r2, r3
 800e64e:	d80c      	bhi.n	800e66a <__multiply+0x9e>
 800e650:	2e00      	cmp	r6, #0
 800e652:	dd03      	ble.n	800e65c <__multiply+0x90>
 800e654:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d05a      	beq.n	800e712 <__multiply+0x146>
 800e65c:	6106      	str	r6, [r0, #16]
 800e65e:	b005      	add	sp, #20
 800e660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e664:	f843 2b04 	str.w	r2, [r3], #4
 800e668:	e7d8      	b.n	800e61c <__multiply+0x50>
 800e66a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e66e:	f1ba 0f00 	cmp.w	sl, #0
 800e672:	d024      	beq.n	800e6be <__multiply+0xf2>
 800e674:	f104 0e14 	add.w	lr, r4, #20
 800e678:	46a9      	mov	r9, r5
 800e67a:	f04f 0c00 	mov.w	ip, #0
 800e67e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e682:	f8d9 1000 	ldr.w	r1, [r9]
 800e686:	fa1f fb82 	uxth.w	fp, r2
 800e68a:	b289      	uxth	r1, r1
 800e68c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e690:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e694:	f8d9 2000 	ldr.w	r2, [r9]
 800e698:	4461      	add	r1, ip
 800e69a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e69e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e6a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e6a6:	b289      	uxth	r1, r1
 800e6a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e6ac:	4577      	cmp	r7, lr
 800e6ae:	f849 1b04 	str.w	r1, [r9], #4
 800e6b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e6b6:	d8e2      	bhi.n	800e67e <__multiply+0xb2>
 800e6b8:	9a01      	ldr	r2, [sp, #4]
 800e6ba:	f845 c002 	str.w	ip, [r5, r2]
 800e6be:	9a03      	ldr	r2, [sp, #12]
 800e6c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e6c4:	3304      	adds	r3, #4
 800e6c6:	f1b9 0f00 	cmp.w	r9, #0
 800e6ca:	d020      	beq.n	800e70e <__multiply+0x142>
 800e6cc:	6829      	ldr	r1, [r5, #0]
 800e6ce:	f104 0c14 	add.w	ip, r4, #20
 800e6d2:	46ae      	mov	lr, r5
 800e6d4:	f04f 0a00 	mov.w	sl, #0
 800e6d8:	f8bc b000 	ldrh.w	fp, [ip]
 800e6dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e6e0:	fb09 220b 	mla	r2, r9, fp, r2
 800e6e4:	4492      	add	sl, r2
 800e6e6:	b289      	uxth	r1, r1
 800e6e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e6ec:	f84e 1b04 	str.w	r1, [lr], #4
 800e6f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e6f4:	f8be 1000 	ldrh.w	r1, [lr]
 800e6f8:	0c12      	lsrs	r2, r2, #16
 800e6fa:	fb09 1102 	mla	r1, r9, r2, r1
 800e6fe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e702:	4567      	cmp	r7, ip
 800e704:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e708:	d8e6      	bhi.n	800e6d8 <__multiply+0x10c>
 800e70a:	9a01      	ldr	r2, [sp, #4]
 800e70c:	50a9      	str	r1, [r5, r2]
 800e70e:	3504      	adds	r5, #4
 800e710:	e79a      	b.n	800e648 <__multiply+0x7c>
 800e712:	3e01      	subs	r6, #1
 800e714:	e79c      	b.n	800e650 <__multiply+0x84>
 800e716:	bf00      	nop
 800e718:	08010bb3 	.word	0x08010bb3
 800e71c:	08010bc4 	.word	0x08010bc4

0800e720 <__pow5mult>:
 800e720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e724:	4615      	mov	r5, r2
 800e726:	f012 0203 	ands.w	r2, r2, #3
 800e72a:	4606      	mov	r6, r0
 800e72c:	460f      	mov	r7, r1
 800e72e:	d007      	beq.n	800e740 <__pow5mult+0x20>
 800e730:	4c25      	ldr	r4, [pc, #148]	; (800e7c8 <__pow5mult+0xa8>)
 800e732:	3a01      	subs	r2, #1
 800e734:	2300      	movs	r3, #0
 800e736:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e73a:	f7ff fe9b 	bl	800e474 <__multadd>
 800e73e:	4607      	mov	r7, r0
 800e740:	10ad      	asrs	r5, r5, #2
 800e742:	d03d      	beq.n	800e7c0 <__pow5mult+0xa0>
 800e744:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e746:	b97c      	cbnz	r4, 800e768 <__pow5mult+0x48>
 800e748:	2010      	movs	r0, #16
 800e74a:	f7ff fe1d 	bl	800e388 <malloc>
 800e74e:	4602      	mov	r2, r0
 800e750:	6270      	str	r0, [r6, #36]	; 0x24
 800e752:	b928      	cbnz	r0, 800e760 <__pow5mult+0x40>
 800e754:	4b1d      	ldr	r3, [pc, #116]	; (800e7cc <__pow5mult+0xac>)
 800e756:	481e      	ldr	r0, [pc, #120]	; (800e7d0 <__pow5mult+0xb0>)
 800e758:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e75c:	f000 fb7a 	bl	800ee54 <__assert_func>
 800e760:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e764:	6004      	str	r4, [r0, #0]
 800e766:	60c4      	str	r4, [r0, #12]
 800e768:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e76c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e770:	b94c      	cbnz	r4, 800e786 <__pow5mult+0x66>
 800e772:	f240 2171 	movw	r1, #625	; 0x271
 800e776:	4630      	mov	r0, r6
 800e778:	f7ff ff12 	bl	800e5a0 <__i2b>
 800e77c:	2300      	movs	r3, #0
 800e77e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e782:	4604      	mov	r4, r0
 800e784:	6003      	str	r3, [r0, #0]
 800e786:	f04f 0900 	mov.w	r9, #0
 800e78a:	07eb      	lsls	r3, r5, #31
 800e78c:	d50a      	bpl.n	800e7a4 <__pow5mult+0x84>
 800e78e:	4639      	mov	r1, r7
 800e790:	4622      	mov	r2, r4
 800e792:	4630      	mov	r0, r6
 800e794:	f7ff ff1a 	bl	800e5cc <__multiply>
 800e798:	4639      	mov	r1, r7
 800e79a:	4680      	mov	r8, r0
 800e79c:	4630      	mov	r0, r6
 800e79e:	f7ff fe47 	bl	800e430 <_Bfree>
 800e7a2:	4647      	mov	r7, r8
 800e7a4:	106d      	asrs	r5, r5, #1
 800e7a6:	d00b      	beq.n	800e7c0 <__pow5mult+0xa0>
 800e7a8:	6820      	ldr	r0, [r4, #0]
 800e7aa:	b938      	cbnz	r0, 800e7bc <__pow5mult+0x9c>
 800e7ac:	4622      	mov	r2, r4
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	4630      	mov	r0, r6
 800e7b2:	f7ff ff0b 	bl	800e5cc <__multiply>
 800e7b6:	6020      	str	r0, [r4, #0]
 800e7b8:	f8c0 9000 	str.w	r9, [r0]
 800e7bc:	4604      	mov	r4, r0
 800e7be:	e7e4      	b.n	800e78a <__pow5mult+0x6a>
 800e7c0:	4638      	mov	r0, r7
 800e7c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7c6:	bf00      	nop
 800e7c8:	08010d10 	.word	0x08010d10
 800e7cc:	08010b41 	.word	0x08010b41
 800e7d0:	08010bc4 	.word	0x08010bc4

0800e7d4 <__lshift>:
 800e7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7d8:	460c      	mov	r4, r1
 800e7da:	6849      	ldr	r1, [r1, #4]
 800e7dc:	6923      	ldr	r3, [r4, #16]
 800e7de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7e2:	68a3      	ldr	r3, [r4, #8]
 800e7e4:	4607      	mov	r7, r0
 800e7e6:	4691      	mov	r9, r2
 800e7e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7ec:	f108 0601 	add.w	r6, r8, #1
 800e7f0:	42b3      	cmp	r3, r6
 800e7f2:	db0b      	blt.n	800e80c <__lshift+0x38>
 800e7f4:	4638      	mov	r0, r7
 800e7f6:	f7ff fddb 	bl	800e3b0 <_Balloc>
 800e7fa:	4605      	mov	r5, r0
 800e7fc:	b948      	cbnz	r0, 800e812 <__lshift+0x3e>
 800e7fe:	4602      	mov	r2, r0
 800e800:	4b2a      	ldr	r3, [pc, #168]	; (800e8ac <__lshift+0xd8>)
 800e802:	482b      	ldr	r0, [pc, #172]	; (800e8b0 <__lshift+0xdc>)
 800e804:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e808:	f000 fb24 	bl	800ee54 <__assert_func>
 800e80c:	3101      	adds	r1, #1
 800e80e:	005b      	lsls	r3, r3, #1
 800e810:	e7ee      	b.n	800e7f0 <__lshift+0x1c>
 800e812:	2300      	movs	r3, #0
 800e814:	f100 0114 	add.w	r1, r0, #20
 800e818:	f100 0210 	add.w	r2, r0, #16
 800e81c:	4618      	mov	r0, r3
 800e81e:	4553      	cmp	r3, sl
 800e820:	db37      	blt.n	800e892 <__lshift+0xbe>
 800e822:	6920      	ldr	r0, [r4, #16]
 800e824:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e828:	f104 0314 	add.w	r3, r4, #20
 800e82c:	f019 091f 	ands.w	r9, r9, #31
 800e830:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e834:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e838:	d02f      	beq.n	800e89a <__lshift+0xc6>
 800e83a:	f1c9 0e20 	rsb	lr, r9, #32
 800e83e:	468a      	mov	sl, r1
 800e840:	f04f 0c00 	mov.w	ip, #0
 800e844:	681a      	ldr	r2, [r3, #0]
 800e846:	fa02 f209 	lsl.w	r2, r2, r9
 800e84a:	ea42 020c 	orr.w	r2, r2, ip
 800e84e:	f84a 2b04 	str.w	r2, [sl], #4
 800e852:	f853 2b04 	ldr.w	r2, [r3], #4
 800e856:	4298      	cmp	r0, r3
 800e858:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e85c:	d8f2      	bhi.n	800e844 <__lshift+0x70>
 800e85e:	1b03      	subs	r3, r0, r4
 800e860:	3b15      	subs	r3, #21
 800e862:	f023 0303 	bic.w	r3, r3, #3
 800e866:	3304      	adds	r3, #4
 800e868:	f104 0215 	add.w	r2, r4, #21
 800e86c:	4290      	cmp	r0, r2
 800e86e:	bf38      	it	cc
 800e870:	2304      	movcc	r3, #4
 800e872:	f841 c003 	str.w	ip, [r1, r3]
 800e876:	f1bc 0f00 	cmp.w	ip, #0
 800e87a:	d001      	beq.n	800e880 <__lshift+0xac>
 800e87c:	f108 0602 	add.w	r6, r8, #2
 800e880:	3e01      	subs	r6, #1
 800e882:	4638      	mov	r0, r7
 800e884:	612e      	str	r6, [r5, #16]
 800e886:	4621      	mov	r1, r4
 800e888:	f7ff fdd2 	bl	800e430 <_Bfree>
 800e88c:	4628      	mov	r0, r5
 800e88e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e892:	f842 0f04 	str.w	r0, [r2, #4]!
 800e896:	3301      	adds	r3, #1
 800e898:	e7c1      	b.n	800e81e <__lshift+0x4a>
 800e89a:	3904      	subs	r1, #4
 800e89c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8a4:	4298      	cmp	r0, r3
 800e8a6:	d8f9      	bhi.n	800e89c <__lshift+0xc8>
 800e8a8:	e7ea      	b.n	800e880 <__lshift+0xac>
 800e8aa:	bf00      	nop
 800e8ac:	08010bb3 	.word	0x08010bb3
 800e8b0:	08010bc4 	.word	0x08010bc4

0800e8b4 <__mcmp>:
 800e8b4:	b530      	push	{r4, r5, lr}
 800e8b6:	6902      	ldr	r2, [r0, #16]
 800e8b8:	690c      	ldr	r4, [r1, #16]
 800e8ba:	1b12      	subs	r2, r2, r4
 800e8bc:	d10e      	bne.n	800e8dc <__mcmp+0x28>
 800e8be:	f100 0314 	add.w	r3, r0, #20
 800e8c2:	3114      	adds	r1, #20
 800e8c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e8c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e8cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e8d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e8d4:	42a5      	cmp	r5, r4
 800e8d6:	d003      	beq.n	800e8e0 <__mcmp+0x2c>
 800e8d8:	d305      	bcc.n	800e8e6 <__mcmp+0x32>
 800e8da:	2201      	movs	r2, #1
 800e8dc:	4610      	mov	r0, r2
 800e8de:	bd30      	pop	{r4, r5, pc}
 800e8e0:	4283      	cmp	r3, r0
 800e8e2:	d3f3      	bcc.n	800e8cc <__mcmp+0x18>
 800e8e4:	e7fa      	b.n	800e8dc <__mcmp+0x28>
 800e8e6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ea:	e7f7      	b.n	800e8dc <__mcmp+0x28>

0800e8ec <__mdiff>:
 800e8ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f0:	460c      	mov	r4, r1
 800e8f2:	4606      	mov	r6, r0
 800e8f4:	4611      	mov	r1, r2
 800e8f6:	4620      	mov	r0, r4
 800e8f8:	4690      	mov	r8, r2
 800e8fa:	f7ff ffdb 	bl	800e8b4 <__mcmp>
 800e8fe:	1e05      	subs	r5, r0, #0
 800e900:	d110      	bne.n	800e924 <__mdiff+0x38>
 800e902:	4629      	mov	r1, r5
 800e904:	4630      	mov	r0, r6
 800e906:	f7ff fd53 	bl	800e3b0 <_Balloc>
 800e90a:	b930      	cbnz	r0, 800e91a <__mdiff+0x2e>
 800e90c:	4b3a      	ldr	r3, [pc, #232]	; (800e9f8 <__mdiff+0x10c>)
 800e90e:	4602      	mov	r2, r0
 800e910:	f240 2132 	movw	r1, #562	; 0x232
 800e914:	4839      	ldr	r0, [pc, #228]	; (800e9fc <__mdiff+0x110>)
 800e916:	f000 fa9d 	bl	800ee54 <__assert_func>
 800e91a:	2301      	movs	r3, #1
 800e91c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e924:	bfa4      	itt	ge
 800e926:	4643      	movge	r3, r8
 800e928:	46a0      	movge	r8, r4
 800e92a:	4630      	mov	r0, r6
 800e92c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e930:	bfa6      	itte	ge
 800e932:	461c      	movge	r4, r3
 800e934:	2500      	movge	r5, #0
 800e936:	2501      	movlt	r5, #1
 800e938:	f7ff fd3a 	bl	800e3b0 <_Balloc>
 800e93c:	b920      	cbnz	r0, 800e948 <__mdiff+0x5c>
 800e93e:	4b2e      	ldr	r3, [pc, #184]	; (800e9f8 <__mdiff+0x10c>)
 800e940:	4602      	mov	r2, r0
 800e942:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e946:	e7e5      	b.n	800e914 <__mdiff+0x28>
 800e948:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e94c:	6926      	ldr	r6, [r4, #16]
 800e94e:	60c5      	str	r5, [r0, #12]
 800e950:	f104 0914 	add.w	r9, r4, #20
 800e954:	f108 0514 	add.w	r5, r8, #20
 800e958:	f100 0e14 	add.w	lr, r0, #20
 800e95c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e960:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e964:	f108 0210 	add.w	r2, r8, #16
 800e968:	46f2      	mov	sl, lr
 800e96a:	2100      	movs	r1, #0
 800e96c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e970:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e974:	fa1f f883 	uxth.w	r8, r3
 800e978:	fa11 f18b 	uxtah	r1, r1, fp
 800e97c:	0c1b      	lsrs	r3, r3, #16
 800e97e:	eba1 0808 	sub.w	r8, r1, r8
 800e982:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e986:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e98a:	fa1f f888 	uxth.w	r8, r8
 800e98e:	1419      	asrs	r1, r3, #16
 800e990:	454e      	cmp	r6, r9
 800e992:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e996:	f84a 3b04 	str.w	r3, [sl], #4
 800e99a:	d8e7      	bhi.n	800e96c <__mdiff+0x80>
 800e99c:	1b33      	subs	r3, r6, r4
 800e99e:	3b15      	subs	r3, #21
 800e9a0:	f023 0303 	bic.w	r3, r3, #3
 800e9a4:	3304      	adds	r3, #4
 800e9a6:	3415      	adds	r4, #21
 800e9a8:	42a6      	cmp	r6, r4
 800e9aa:	bf38      	it	cc
 800e9ac:	2304      	movcc	r3, #4
 800e9ae:	441d      	add	r5, r3
 800e9b0:	4473      	add	r3, lr
 800e9b2:	469e      	mov	lr, r3
 800e9b4:	462e      	mov	r6, r5
 800e9b6:	4566      	cmp	r6, ip
 800e9b8:	d30e      	bcc.n	800e9d8 <__mdiff+0xec>
 800e9ba:	f10c 0203 	add.w	r2, ip, #3
 800e9be:	1b52      	subs	r2, r2, r5
 800e9c0:	f022 0203 	bic.w	r2, r2, #3
 800e9c4:	3d03      	subs	r5, #3
 800e9c6:	45ac      	cmp	ip, r5
 800e9c8:	bf38      	it	cc
 800e9ca:	2200      	movcc	r2, #0
 800e9cc:	441a      	add	r2, r3
 800e9ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e9d2:	b17b      	cbz	r3, 800e9f4 <__mdiff+0x108>
 800e9d4:	6107      	str	r7, [r0, #16]
 800e9d6:	e7a3      	b.n	800e920 <__mdiff+0x34>
 800e9d8:	f856 8b04 	ldr.w	r8, [r6], #4
 800e9dc:	fa11 f288 	uxtah	r2, r1, r8
 800e9e0:	1414      	asrs	r4, r2, #16
 800e9e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e9e6:	b292      	uxth	r2, r2
 800e9e8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e9ec:	f84e 2b04 	str.w	r2, [lr], #4
 800e9f0:	1421      	asrs	r1, r4, #16
 800e9f2:	e7e0      	b.n	800e9b6 <__mdiff+0xca>
 800e9f4:	3f01      	subs	r7, #1
 800e9f6:	e7ea      	b.n	800e9ce <__mdiff+0xe2>
 800e9f8:	08010bb3 	.word	0x08010bb3
 800e9fc:	08010bc4 	.word	0x08010bc4

0800ea00 <__d2b>:
 800ea00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea04:	4689      	mov	r9, r1
 800ea06:	2101      	movs	r1, #1
 800ea08:	ec57 6b10 	vmov	r6, r7, d0
 800ea0c:	4690      	mov	r8, r2
 800ea0e:	f7ff fccf 	bl	800e3b0 <_Balloc>
 800ea12:	4604      	mov	r4, r0
 800ea14:	b930      	cbnz	r0, 800ea24 <__d2b+0x24>
 800ea16:	4602      	mov	r2, r0
 800ea18:	4b25      	ldr	r3, [pc, #148]	; (800eab0 <__d2b+0xb0>)
 800ea1a:	4826      	ldr	r0, [pc, #152]	; (800eab4 <__d2b+0xb4>)
 800ea1c:	f240 310a 	movw	r1, #778	; 0x30a
 800ea20:	f000 fa18 	bl	800ee54 <__assert_func>
 800ea24:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea2c:	bb35      	cbnz	r5, 800ea7c <__d2b+0x7c>
 800ea2e:	2e00      	cmp	r6, #0
 800ea30:	9301      	str	r3, [sp, #4]
 800ea32:	d028      	beq.n	800ea86 <__d2b+0x86>
 800ea34:	4668      	mov	r0, sp
 800ea36:	9600      	str	r6, [sp, #0]
 800ea38:	f7ff fd82 	bl	800e540 <__lo0bits>
 800ea3c:	9900      	ldr	r1, [sp, #0]
 800ea3e:	b300      	cbz	r0, 800ea82 <__d2b+0x82>
 800ea40:	9a01      	ldr	r2, [sp, #4]
 800ea42:	f1c0 0320 	rsb	r3, r0, #32
 800ea46:	fa02 f303 	lsl.w	r3, r2, r3
 800ea4a:	430b      	orrs	r3, r1
 800ea4c:	40c2      	lsrs	r2, r0
 800ea4e:	6163      	str	r3, [r4, #20]
 800ea50:	9201      	str	r2, [sp, #4]
 800ea52:	9b01      	ldr	r3, [sp, #4]
 800ea54:	61a3      	str	r3, [r4, #24]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	bf14      	ite	ne
 800ea5a:	2202      	movne	r2, #2
 800ea5c:	2201      	moveq	r2, #1
 800ea5e:	6122      	str	r2, [r4, #16]
 800ea60:	b1d5      	cbz	r5, 800ea98 <__d2b+0x98>
 800ea62:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea66:	4405      	add	r5, r0
 800ea68:	f8c9 5000 	str.w	r5, [r9]
 800ea6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea70:	f8c8 0000 	str.w	r0, [r8]
 800ea74:	4620      	mov	r0, r4
 800ea76:	b003      	add	sp, #12
 800ea78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea80:	e7d5      	b.n	800ea2e <__d2b+0x2e>
 800ea82:	6161      	str	r1, [r4, #20]
 800ea84:	e7e5      	b.n	800ea52 <__d2b+0x52>
 800ea86:	a801      	add	r0, sp, #4
 800ea88:	f7ff fd5a 	bl	800e540 <__lo0bits>
 800ea8c:	9b01      	ldr	r3, [sp, #4]
 800ea8e:	6163      	str	r3, [r4, #20]
 800ea90:	2201      	movs	r2, #1
 800ea92:	6122      	str	r2, [r4, #16]
 800ea94:	3020      	adds	r0, #32
 800ea96:	e7e3      	b.n	800ea60 <__d2b+0x60>
 800ea98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ea9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eaa0:	f8c9 0000 	str.w	r0, [r9]
 800eaa4:	6918      	ldr	r0, [r3, #16]
 800eaa6:	f7ff fd2b 	bl	800e500 <__hi0bits>
 800eaaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eaae:	e7df      	b.n	800ea70 <__d2b+0x70>
 800eab0:	08010bb3 	.word	0x08010bb3
 800eab4:	08010bc4 	.word	0x08010bc4

0800eab8 <_calloc_r>:
 800eab8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eaba:	fba1 2402 	umull	r2, r4, r1, r2
 800eabe:	b94c      	cbnz	r4, 800ead4 <_calloc_r+0x1c>
 800eac0:	4611      	mov	r1, r2
 800eac2:	9201      	str	r2, [sp, #4]
 800eac4:	f7fd fd9c 	bl	800c600 <_malloc_r>
 800eac8:	9a01      	ldr	r2, [sp, #4]
 800eaca:	4605      	mov	r5, r0
 800eacc:	b930      	cbnz	r0, 800eadc <_calloc_r+0x24>
 800eace:	4628      	mov	r0, r5
 800ead0:	b003      	add	sp, #12
 800ead2:	bd30      	pop	{r4, r5, pc}
 800ead4:	220c      	movs	r2, #12
 800ead6:	6002      	str	r2, [r0, #0]
 800ead8:	2500      	movs	r5, #0
 800eada:	e7f8      	b.n	800eace <_calloc_r+0x16>
 800eadc:	4621      	mov	r1, r4
 800eade:	f7fd fd66 	bl	800c5ae <memset>
 800eae2:	e7f4      	b.n	800eace <_calloc_r+0x16>

0800eae4 <_free_r>:
 800eae4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eae6:	2900      	cmp	r1, #0
 800eae8:	d044      	beq.n	800eb74 <_free_r+0x90>
 800eaea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eaee:	9001      	str	r0, [sp, #4]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	f1a1 0404 	sub.w	r4, r1, #4
 800eaf6:	bfb8      	it	lt
 800eaf8:	18e4      	addlt	r4, r4, r3
 800eafa:	f7ff fc4d 	bl	800e398 <__malloc_lock>
 800eafe:	4a1e      	ldr	r2, [pc, #120]	; (800eb78 <_free_r+0x94>)
 800eb00:	9801      	ldr	r0, [sp, #4]
 800eb02:	6813      	ldr	r3, [r2, #0]
 800eb04:	b933      	cbnz	r3, 800eb14 <_free_r+0x30>
 800eb06:	6063      	str	r3, [r4, #4]
 800eb08:	6014      	str	r4, [r2, #0]
 800eb0a:	b003      	add	sp, #12
 800eb0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb10:	f7ff bc48 	b.w	800e3a4 <__malloc_unlock>
 800eb14:	42a3      	cmp	r3, r4
 800eb16:	d908      	bls.n	800eb2a <_free_r+0x46>
 800eb18:	6825      	ldr	r5, [r4, #0]
 800eb1a:	1961      	adds	r1, r4, r5
 800eb1c:	428b      	cmp	r3, r1
 800eb1e:	bf01      	itttt	eq
 800eb20:	6819      	ldreq	r1, [r3, #0]
 800eb22:	685b      	ldreq	r3, [r3, #4]
 800eb24:	1949      	addeq	r1, r1, r5
 800eb26:	6021      	streq	r1, [r4, #0]
 800eb28:	e7ed      	b.n	800eb06 <_free_r+0x22>
 800eb2a:	461a      	mov	r2, r3
 800eb2c:	685b      	ldr	r3, [r3, #4]
 800eb2e:	b10b      	cbz	r3, 800eb34 <_free_r+0x50>
 800eb30:	42a3      	cmp	r3, r4
 800eb32:	d9fa      	bls.n	800eb2a <_free_r+0x46>
 800eb34:	6811      	ldr	r1, [r2, #0]
 800eb36:	1855      	adds	r5, r2, r1
 800eb38:	42a5      	cmp	r5, r4
 800eb3a:	d10b      	bne.n	800eb54 <_free_r+0x70>
 800eb3c:	6824      	ldr	r4, [r4, #0]
 800eb3e:	4421      	add	r1, r4
 800eb40:	1854      	adds	r4, r2, r1
 800eb42:	42a3      	cmp	r3, r4
 800eb44:	6011      	str	r1, [r2, #0]
 800eb46:	d1e0      	bne.n	800eb0a <_free_r+0x26>
 800eb48:	681c      	ldr	r4, [r3, #0]
 800eb4a:	685b      	ldr	r3, [r3, #4]
 800eb4c:	6053      	str	r3, [r2, #4]
 800eb4e:	4421      	add	r1, r4
 800eb50:	6011      	str	r1, [r2, #0]
 800eb52:	e7da      	b.n	800eb0a <_free_r+0x26>
 800eb54:	d902      	bls.n	800eb5c <_free_r+0x78>
 800eb56:	230c      	movs	r3, #12
 800eb58:	6003      	str	r3, [r0, #0]
 800eb5a:	e7d6      	b.n	800eb0a <_free_r+0x26>
 800eb5c:	6825      	ldr	r5, [r4, #0]
 800eb5e:	1961      	adds	r1, r4, r5
 800eb60:	428b      	cmp	r3, r1
 800eb62:	bf04      	itt	eq
 800eb64:	6819      	ldreq	r1, [r3, #0]
 800eb66:	685b      	ldreq	r3, [r3, #4]
 800eb68:	6063      	str	r3, [r4, #4]
 800eb6a:	bf04      	itt	eq
 800eb6c:	1949      	addeq	r1, r1, r5
 800eb6e:	6021      	streq	r1, [r4, #0]
 800eb70:	6054      	str	r4, [r2, #4]
 800eb72:	e7ca      	b.n	800eb0a <_free_r+0x26>
 800eb74:	b003      	add	sp, #12
 800eb76:	bd30      	pop	{r4, r5, pc}
 800eb78:	200054e8 	.word	0x200054e8

0800eb7c <__sfputc_r>:
 800eb7c:	6893      	ldr	r3, [r2, #8]
 800eb7e:	3b01      	subs	r3, #1
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	b410      	push	{r4}
 800eb84:	6093      	str	r3, [r2, #8]
 800eb86:	da08      	bge.n	800eb9a <__sfputc_r+0x1e>
 800eb88:	6994      	ldr	r4, [r2, #24]
 800eb8a:	42a3      	cmp	r3, r4
 800eb8c:	db01      	blt.n	800eb92 <__sfputc_r+0x16>
 800eb8e:	290a      	cmp	r1, #10
 800eb90:	d103      	bne.n	800eb9a <__sfputc_r+0x1e>
 800eb92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb96:	f7fe bb5d 	b.w	800d254 <__swbuf_r>
 800eb9a:	6813      	ldr	r3, [r2, #0]
 800eb9c:	1c58      	adds	r0, r3, #1
 800eb9e:	6010      	str	r0, [r2, #0]
 800eba0:	7019      	strb	r1, [r3, #0]
 800eba2:	4608      	mov	r0, r1
 800eba4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eba8:	4770      	bx	lr

0800ebaa <__sfputs_r>:
 800ebaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebac:	4606      	mov	r6, r0
 800ebae:	460f      	mov	r7, r1
 800ebb0:	4614      	mov	r4, r2
 800ebb2:	18d5      	adds	r5, r2, r3
 800ebb4:	42ac      	cmp	r4, r5
 800ebb6:	d101      	bne.n	800ebbc <__sfputs_r+0x12>
 800ebb8:	2000      	movs	r0, #0
 800ebba:	e007      	b.n	800ebcc <__sfputs_r+0x22>
 800ebbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebc0:	463a      	mov	r2, r7
 800ebc2:	4630      	mov	r0, r6
 800ebc4:	f7ff ffda 	bl	800eb7c <__sfputc_r>
 800ebc8:	1c43      	adds	r3, r0, #1
 800ebca:	d1f3      	bne.n	800ebb4 <__sfputs_r+0xa>
 800ebcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ebd0 <_vfiprintf_r>:
 800ebd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd4:	460d      	mov	r5, r1
 800ebd6:	b09d      	sub	sp, #116	; 0x74
 800ebd8:	4614      	mov	r4, r2
 800ebda:	4698      	mov	r8, r3
 800ebdc:	4606      	mov	r6, r0
 800ebde:	b118      	cbz	r0, 800ebe8 <_vfiprintf_r+0x18>
 800ebe0:	6983      	ldr	r3, [r0, #24]
 800ebe2:	b90b      	cbnz	r3, 800ebe8 <_vfiprintf_r+0x18>
 800ebe4:	f7fd fc10 	bl	800c408 <__sinit>
 800ebe8:	4b89      	ldr	r3, [pc, #548]	; (800ee10 <_vfiprintf_r+0x240>)
 800ebea:	429d      	cmp	r5, r3
 800ebec:	d11b      	bne.n	800ec26 <_vfiprintf_r+0x56>
 800ebee:	6875      	ldr	r5, [r6, #4]
 800ebf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebf2:	07d9      	lsls	r1, r3, #31
 800ebf4:	d405      	bmi.n	800ec02 <_vfiprintf_r+0x32>
 800ebf6:	89ab      	ldrh	r3, [r5, #12]
 800ebf8:	059a      	lsls	r2, r3, #22
 800ebfa:	d402      	bmi.n	800ec02 <_vfiprintf_r+0x32>
 800ebfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebfe:	f7fd fcc6 	bl	800c58e <__retarget_lock_acquire_recursive>
 800ec02:	89ab      	ldrh	r3, [r5, #12]
 800ec04:	071b      	lsls	r3, r3, #28
 800ec06:	d501      	bpl.n	800ec0c <_vfiprintf_r+0x3c>
 800ec08:	692b      	ldr	r3, [r5, #16]
 800ec0a:	b9eb      	cbnz	r3, 800ec48 <_vfiprintf_r+0x78>
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f7fe fb84 	bl	800d31c <__swsetup_r>
 800ec14:	b1c0      	cbz	r0, 800ec48 <_vfiprintf_r+0x78>
 800ec16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ec18:	07dc      	lsls	r4, r3, #31
 800ec1a:	d50e      	bpl.n	800ec3a <_vfiprintf_r+0x6a>
 800ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec20:	b01d      	add	sp, #116	; 0x74
 800ec22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec26:	4b7b      	ldr	r3, [pc, #492]	; (800ee14 <_vfiprintf_r+0x244>)
 800ec28:	429d      	cmp	r5, r3
 800ec2a:	d101      	bne.n	800ec30 <_vfiprintf_r+0x60>
 800ec2c:	68b5      	ldr	r5, [r6, #8]
 800ec2e:	e7df      	b.n	800ebf0 <_vfiprintf_r+0x20>
 800ec30:	4b79      	ldr	r3, [pc, #484]	; (800ee18 <_vfiprintf_r+0x248>)
 800ec32:	429d      	cmp	r5, r3
 800ec34:	bf08      	it	eq
 800ec36:	68f5      	ldreq	r5, [r6, #12]
 800ec38:	e7da      	b.n	800ebf0 <_vfiprintf_r+0x20>
 800ec3a:	89ab      	ldrh	r3, [r5, #12]
 800ec3c:	0598      	lsls	r0, r3, #22
 800ec3e:	d4ed      	bmi.n	800ec1c <_vfiprintf_r+0x4c>
 800ec40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec42:	f7fd fca5 	bl	800c590 <__retarget_lock_release_recursive>
 800ec46:	e7e9      	b.n	800ec1c <_vfiprintf_r+0x4c>
 800ec48:	2300      	movs	r3, #0
 800ec4a:	9309      	str	r3, [sp, #36]	; 0x24
 800ec4c:	2320      	movs	r3, #32
 800ec4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec52:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec56:	2330      	movs	r3, #48	; 0x30
 800ec58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ee1c <_vfiprintf_r+0x24c>
 800ec5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec60:	f04f 0901 	mov.w	r9, #1
 800ec64:	4623      	mov	r3, r4
 800ec66:	469a      	mov	sl, r3
 800ec68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec6c:	b10a      	cbz	r2, 800ec72 <_vfiprintf_r+0xa2>
 800ec6e:	2a25      	cmp	r2, #37	; 0x25
 800ec70:	d1f9      	bne.n	800ec66 <_vfiprintf_r+0x96>
 800ec72:	ebba 0b04 	subs.w	fp, sl, r4
 800ec76:	d00b      	beq.n	800ec90 <_vfiprintf_r+0xc0>
 800ec78:	465b      	mov	r3, fp
 800ec7a:	4622      	mov	r2, r4
 800ec7c:	4629      	mov	r1, r5
 800ec7e:	4630      	mov	r0, r6
 800ec80:	f7ff ff93 	bl	800ebaa <__sfputs_r>
 800ec84:	3001      	adds	r0, #1
 800ec86:	f000 80aa 	beq.w	800edde <_vfiprintf_r+0x20e>
 800ec8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec8c:	445a      	add	r2, fp
 800ec8e:	9209      	str	r2, [sp, #36]	; 0x24
 800ec90:	f89a 3000 	ldrb.w	r3, [sl]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	f000 80a2 	beq.w	800edde <_vfiprintf_r+0x20e>
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	f04f 32ff 	mov.w	r2, #4294967295
 800eca0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eca4:	f10a 0a01 	add.w	sl, sl, #1
 800eca8:	9304      	str	r3, [sp, #16]
 800ecaa:	9307      	str	r3, [sp, #28]
 800ecac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ecb0:	931a      	str	r3, [sp, #104]	; 0x68
 800ecb2:	4654      	mov	r4, sl
 800ecb4:	2205      	movs	r2, #5
 800ecb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecba:	4858      	ldr	r0, [pc, #352]	; (800ee1c <_vfiprintf_r+0x24c>)
 800ecbc:	f7f1 fa90 	bl	80001e0 <memchr>
 800ecc0:	9a04      	ldr	r2, [sp, #16]
 800ecc2:	b9d8      	cbnz	r0, 800ecfc <_vfiprintf_r+0x12c>
 800ecc4:	06d1      	lsls	r1, r2, #27
 800ecc6:	bf44      	itt	mi
 800ecc8:	2320      	movmi	r3, #32
 800ecca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecce:	0713      	lsls	r3, r2, #28
 800ecd0:	bf44      	itt	mi
 800ecd2:	232b      	movmi	r3, #43	; 0x2b
 800ecd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecd8:	f89a 3000 	ldrb.w	r3, [sl]
 800ecdc:	2b2a      	cmp	r3, #42	; 0x2a
 800ecde:	d015      	beq.n	800ed0c <_vfiprintf_r+0x13c>
 800ece0:	9a07      	ldr	r2, [sp, #28]
 800ece2:	4654      	mov	r4, sl
 800ece4:	2000      	movs	r0, #0
 800ece6:	f04f 0c0a 	mov.w	ip, #10
 800ecea:	4621      	mov	r1, r4
 800ecec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecf0:	3b30      	subs	r3, #48	; 0x30
 800ecf2:	2b09      	cmp	r3, #9
 800ecf4:	d94e      	bls.n	800ed94 <_vfiprintf_r+0x1c4>
 800ecf6:	b1b0      	cbz	r0, 800ed26 <_vfiprintf_r+0x156>
 800ecf8:	9207      	str	r2, [sp, #28]
 800ecfa:	e014      	b.n	800ed26 <_vfiprintf_r+0x156>
 800ecfc:	eba0 0308 	sub.w	r3, r0, r8
 800ed00:	fa09 f303 	lsl.w	r3, r9, r3
 800ed04:	4313      	orrs	r3, r2
 800ed06:	9304      	str	r3, [sp, #16]
 800ed08:	46a2      	mov	sl, r4
 800ed0a:	e7d2      	b.n	800ecb2 <_vfiprintf_r+0xe2>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	1d19      	adds	r1, r3, #4
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	9103      	str	r1, [sp, #12]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	bfbb      	ittet	lt
 800ed18:	425b      	neglt	r3, r3
 800ed1a:	f042 0202 	orrlt.w	r2, r2, #2
 800ed1e:	9307      	strge	r3, [sp, #28]
 800ed20:	9307      	strlt	r3, [sp, #28]
 800ed22:	bfb8      	it	lt
 800ed24:	9204      	strlt	r2, [sp, #16]
 800ed26:	7823      	ldrb	r3, [r4, #0]
 800ed28:	2b2e      	cmp	r3, #46	; 0x2e
 800ed2a:	d10c      	bne.n	800ed46 <_vfiprintf_r+0x176>
 800ed2c:	7863      	ldrb	r3, [r4, #1]
 800ed2e:	2b2a      	cmp	r3, #42	; 0x2a
 800ed30:	d135      	bne.n	800ed9e <_vfiprintf_r+0x1ce>
 800ed32:	9b03      	ldr	r3, [sp, #12]
 800ed34:	1d1a      	adds	r2, r3, #4
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	9203      	str	r2, [sp, #12]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	bfb8      	it	lt
 800ed3e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed42:	3402      	adds	r4, #2
 800ed44:	9305      	str	r3, [sp, #20]
 800ed46:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ee2c <_vfiprintf_r+0x25c>
 800ed4a:	7821      	ldrb	r1, [r4, #0]
 800ed4c:	2203      	movs	r2, #3
 800ed4e:	4650      	mov	r0, sl
 800ed50:	f7f1 fa46 	bl	80001e0 <memchr>
 800ed54:	b140      	cbz	r0, 800ed68 <_vfiprintf_r+0x198>
 800ed56:	2340      	movs	r3, #64	; 0x40
 800ed58:	eba0 000a 	sub.w	r0, r0, sl
 800ed5c:	fa03 f000 	lsl.w	r0, r3, r0
 800ed60:	9b04      	ldr	r3, [sp, #16]
 800ed62:	4303      	orrs	r3, r0
 800ed64:	3401      	adds	r4, #1
 800ed66:	9304      	str	r3, [sp, #16]
 800ed68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed6c:	482c      	ldr	r0, [pc, #176]	; (800ee20 <_vfiprintf_r+0x250>)
 800ed6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed72:	2206      	movs	r2, #6
 800ed74:	f7f1 fa34 	bl	80001e0 <memchr>
 800ed78:	2800      	cmp	r0, #0
 800ed7a:	d03f      	beq.n	800edfc <_vfiprintf_r+0x22c>
 800ed7c:	4b29      	ldr	r3, [pc, #164]	; (800ee24 <_vfiprintf_r+0x254>)
 800ed7e:	bb1b      	cbnz	r3, 800edc8 <_vfiprintf_r+0x1f8>
 800ed80:	9b03      	ldr	r3, [sp, #12]
 800ed82:	3307      	adds	r3, #7
 800ed84:	f023 0307 	bic.w	r3, r3, #7
 800ed88:	3308      	adds	r3, #8
 800ed8a:	9303      	str	r3, [sp, #12]
 800ed8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed8e:	443b      	add	r3, r7
 800ed90:	9309      	str	r3, [sp, #36]	; 0x24
 800ed92:	e767      	b.n	800ec64 <_vfiprintf_r+0x94>
 800ed94:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed98:	460c      	mov	r4, r1
 800ed9a:	2001      	movs	r0, #1
 800ed9c:	e7a5      	b.n	800ecea <_vfiprintf_r+0x11a>
 800ed9e:	2300      	movs	r3, #0
 800eda0:	3401      	adds	r4, #1
 800eda2:	9305      	str	r3, [sp, #20]
 800eda4:	4619      	mov	r1, r3
 800eda6:	f04f 0c0a 	mov.w	ip, #10
 800edaa:	4620      	mov	r0, r4
 800edac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edb0:	3a30      	subs	r2, #48	; 0x30
 800edb2:	2a09      	cmp	r2, #9
 800edb4:	d903      	bls.n	800edbe <_vfiprintf_r+0x1ee>
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d0c5      	beq.n	800ed46 <_vfiprintf_r+0x176>
 800edba:	9105      	str	r1, [sp, #20]
 800edbc:	e7c3      	b.n	800ed46 <_vfiprintf_r+0x176>
 800edbe:	fb0c 2101 	mla	r1, ip, r1, r2
 800edc2:	4604      	mov	r4, r0
 800edc4:	2301      	movs	r3, #1
 800edc6:	e7f0      	b.n	800edaa <_vfiprintf_r+0x1da>
 800edc8:	ab03      	add	r3, sp, #12
 800edca:	9300      	str	r3, [sp, #0]
 800edcc:	462a      	mov	r2, r5
 800edce:	4b16      	ldr	r3, [pc, #88]	; (800ee28 <_vfiprintf_r+0x258>)
 800edd0:	a904      	add	r1, sp, #16
 800edd2:	4630      	mov	r0, r6
 800edd4:	f7fd fd28 	bl	800c828 <_printf_float>
 800edd8:	4607      	mov	r7, r0
 800edda:	1c78      	adds	r0, r7, #1
 800eddc:	d1d6      	bne.n	800ed8c <_vfiprintf_r+0x1bc>
 800edde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ede0:	07d9      	lsls	r1, r3, #31
 800ede2:	d405      	bmi.n	800edf0 <_vfiprintf_r+0x220>
 800ede4:	89ab      	ldrh	r3, [r5, #12]
 800ede6:	059a      	lsls	r2, r3, #22
 800ede8:	d402      	bmi.n	800edf0 <_vfiprintf_r+0x220>
 800edea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edec:	f7fd fbd0 	bl	800c590 <__retarget_lock_release_recursive>
 800edf0:	89ab      	ldrh	r3, [r5, #12]
 800edf2:	065b      	lsls	r3, r3, #25
 800edf4:	f53f af12 	bmi.w	800ec1c <_vfiprintf_r+0x4c>
 800edf8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edfa:	e711      	b.n	800ec20 <_vfiprintf_r+0x50>
 800edfc:	ab03      	add	r3, sp, #12
 800edfe:	9300      	str	r3, [sp, #0]
 800ee00:	462a      	mov	r2, r5
 800ee02:	4b09      	ldr	r3, [pc, #36]	; (800ee28 <_vfiprintf_r+0x258>)
 800ee04:	a904      	add	r1, sp, #16
 800ee06:	4630      	mov	r0, r6
 800ee08:	f7fd ffb2 	bl	800cd70 <_printf_i>
 800ee0c:	e7e4      	b.n	800edd8 <_vfiprintf_r+0x208>
 800ee0e:	bf00      	nop
 800ee10:	08010abc 	.word	0x08010abc
 800ee14:	08010adc 	.word	0x08010adc
 800ee18:	08010a9c 	.word	0x08010a9c
 800ee1c:	08010d1c 	.word	0x08010d1c
 800ee20:	08010d26 	.word	0x08010d26
 800ee24:	0800c829 	.word	0x0800c829
 800ee28:	0800ebab 	.word	0x0800ebab
 800ee2c:	08010d22 	.word	0x08010d22

0800ee30 <_read_r>:
 800ee30:	b538      	push	{r3, r4, r5, lr}
 800ee32:	4d07      	ldr	r5, [pc, #28]	; (800ee50 <_read_r+0x20>)
 800ee34:	4604      	mov	r4, r0
 800ee36:	4608      	mov	r0, r1
 800ee38:	4611      	mov	r1, r2
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	602a      	str	r2, [r5, #0]
 800ee3e:	461a      	mov	r2, r3
 800ee40:	f7f4 f80a 	bl	8002e58 <_read>
 800ee44:	1c43      	adds	r3, r0, #1
 800ee46:	d102      	bne.n	800ee4e <_read_r+0x1e>
 800ee48:	682b      	ldr	r3, [r5, #0]
 800ee4a:	b103      	cbz	r3, 800ee4e <_read_r+0x1e>
 800ee4c:	6023      	str	r3, [r4, #0]
 800ee4e:	bd38      	pop	{r3, r4, r5, pc}
 800ee50:	200054f0 	.word	0x200054f0

0800ee54 <__assert_func>:
 800ee54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee56:	4614      	mov	r4, r2
 800ee58:	461a      	mov	r2, r3
 800ee5a:	4b09      	ldr	r3, [pc, #36]	; (800ee80 <__assert_func+0x2c>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	4605      	mov	r5, r0
 800ee60:	68d8      	ldr	r0, [r3, #12]
 800ee62:	b14c      	cbz	r4, 800ee78 <__assert_func+0x24>
 800ee64:	4b07      	ldr	r3, [pc, #28]	; (800ee84 <__assert_func+0x30>)
 800ee66:	9100      	str	r1, [sp, #0]
 800ee68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ee6c:	4906      	ldr	r1, [pc, #24]	; (800ee88 <__assert_func+0x34>)
 800ee6e:	462b      	mov	r3, r5
 800ee70:	f000 f80e 	bl	800ee90 <fiprintf>
 800ee74:	f000 f85f 	bl	800ef36 <abort>
 800ee78:	4b04      	ldr	r3, [pc, #16]	; (800ee8c <__assert_func+0x38>)
 800ee7a:	461c      	mov	r4, r3
 800ee7c:	e7f3      	b.n	800ee66 <__assert_func+0x12>
 800ee7e:	bf00      	nop
 800ee80:	2000007c 	.word	0x2000007c
 800ee84:	08010d2d 	.word	0x08010d2d
 800ee88:	08010d3a 	.word	0x08010d3a
 800ee8c:	08010d68 	.word	0x08010d68

0800ee90 <fiprintf>:
 800ee90:	b40e      	push	{r1, r2, r3}
 800ee92:	b503      	push	{r0, r1, lr}
 800ee94:	4601      	mov	r1, r0
 800ee96:	ab03      	add	r3, sp, #12
 800ee98:	4805      	ldr	r0, [pc, #20]	; (800eeb0 <fiprintf+0x20>)
 800ee9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee9e:	6800      	ldr	r0, [r0, #0]
 800eea0:	9301      	str	r3, [sp, #4]
 800eea2:	f7ff fe95 	bl	800ebd0 <_vfiprintf_r>
 800eea6:	b002      	add	sp, #8
 800eea8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eeac:	b003      	add	sp, #12
 800eeae:	4770      	bx	lr
 800eeb0:	2000007c 	.word	0x2000007c

0800eeb4 <_fstat_r>:
 800eeb4:	b538      	push	{r3, r4, r5, lr}
 800eeb6:	4d07      	ldr	r5, [pc, #28]	; (800eed4 <_fstat_r+0x20>)
 800eeb8:	2300      	movs	r3, #0
 800eeba:	4604      	mov	r4, r0
 800eebc:	4608      	mov	r0, r1
 800eebe:	4611      	mov	r1, r2
 800eec0:	602b      	str	r3, [r5, #0]
 800eec2:	f7f3 fff2 	bl	8002eaa <_fstat>
 800eec6:	1c43      	adds	r3, r0, #1
 800eec8:	d102      	bne.n	800eed0 <_fstat_r+0x1c>
 800eeca:	682b      	ldr	r3, [r5, #0]
 800eecc:	b103      	cbz	r3, 800eed0 <_fstat_r+0x1c>
 800eece:	6023      	str	r3, [r4, #0]
 800eed0:	bd38      	pop	{r3, r4, r5, pc}
 800eed2:	bf00      	nop
 800eed4:	200054f0 	.word	0x200054f0

0800eed8 <_isatty_r>:
 800eed8:	b538      	push	{r3, r4, r5, lr}
 800eeda:	4d06      	ldr	r5, [pc, #24]	; (800eef4 <_isatty_r+0x1c>)
 800eedc:	2300      	movs	r3, #0
 800eede:	4604      	mov	r4, r0
 800eee0:	4608      	mov	r0, r1
 800eee2:	602b      	str	r3, [r5, #0]
 800eee4:	f7f3 fff1 	bl	8002eca <_isatty>
 800eee8:	1c43      	adds	r3, r0, #1
 800eeea:	d102      	bne.n	800eef2 <_isatty_r+0x1a>
 800eeec:	682b      	ldr	r3, [r5, #0]
 800eeee:	b103      	cbz	r3, 800eef2 <_isatty_r+0x1a>
 800eef0:	6023      	str	r3, [r4, #0]
 800eef2:	bd38      	pop	{r3, r4, r5, pc}
 800eef4:	200054f0 	.word	0x200054f0

0800eef8 <__ascii_mbtowc>:
 800eef8:	b082      	sub	sp, #8
 800eefa:	b901      	cbnz	r1, 800eefe <__ascii_mbtowc+0x6>
 800eefc:	a901      	add	r1, sp, #4
 800eefe:	b142      	cbz	r2, 800ef12 <__ascii_mbtowc+0x1a>
 800ef00:	b14b      	cbz	r3, 800ef16 <__ascii_mbtowc+0x1e>
 800ef02:	7813      	ldrb	r3, [r2, #0]
 800ef04:	600b      	str	r3, [r1, #0]
 800ef06:	7812      	ldrb	r2, [r2, #0]
 800ef08:	1e10      	subs	r0, r2, #0
 800ef0a:	bf18      	it	ne
 800ef0c:	2001      	movne	r0, #1
 800ef0e:	b002      	add	sp, #8
 800ef10:	4770      	bx	lr
 800ef12:	4610      	mov	r0, r2
 800ef14:	e7fb      	b.n	800ef0e <__ascii_mbtowc+0x16>
 800ef16:	f06f 0001 	mvn.w	r0, #1
 800ef1a:	e7f8      	b.n	800ef0e <__ascii_mbtowc+0x16>

0800ef1c <__ascii_wctomb>:
 800ef1c:	b149      	cbz	r1, 800ef32 <__ascii_wctomb+0x16>
 800ef1e:	2aff      	cmp	r2, #255	; 0xff
 800ef20:	bf85      	ittet	hi
 800ef22:	238a      	movhi	r3, #138	; 0x8a
 800ef24:	6003      	strhi	r3, [r0, #0]
 800ef26:	700a      	strbls	r2, [r1, #0]
 800ef28:	f04f 30ff 	movhi.w	r0, #4294967295
 800ef2c:	bf98      	it	ls
 800ef2e:	2001      	movls	r0, #1
 800ef30:	4770      	bx	lr
 800ef32:	4608      	mov	r0, r1
 800ef34:	4770      	bx	lr

0800ef36 <abort>:
 800ef36:	b508      	push	{r3, lr}
 800ef38:	2006      	movs	r0, #6
 800ef3a:	f000 f82b 	bl	800ef94 <raise>
 800ef3e:	2001      	movs	r0, #1
 800ef40:	f7f3 ff80 	bl	8002e44 <_exit>

0800ef44 <_raise_r>:
 800ef44:	291f      	cmp	r1, #31
 800ef46:	b538      	push	{r3, r4, r5, lr}
 800ef48:	4604      	mov	r4, r0
 800ef4a:	460d      	mov	r5, r1
 800ef4c:	d904      	bls.n	800ef58 <_raise_r+0x14>
 800ef4e:	2316      	movs	r3, #22
 800ef50:	6003      	str	r3, [r0, #0]
 800ef52:	f04f 30ff 	mov.w	r0, #4294967295
 800ef56:	bd38      	pop	{r3, r4, r5, pc}
 800ef58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef5a:	b112      	cbz	r2, 800ef62 <_raise_r+0x1e>
 800ef5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef60:	b94b      	cbnz	r3, 800ef76 <_raise_r+0x32>
 800ef62:	4620      	mov	r0, r4
 800ef64:	f000 f830 	bl	800efc8 <_getpid_r>
 800ef68:	462a      	mov	r2, r5
 800ef6a:	4601      	mov	r1, r0
 800ef6c:	4620      	mov	r0, r4
 800ef6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef72:	f000 b817 	b.w	800efa4 <_kill_r>
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d00a      	beq.n	800ef90 <_raise_r+0x4c>
 800ef7a:	1c59      	adds	r1, r3, #1
 800ef7c:	d103      	bne.n	800ef86 <_raise_r+0x42>
 800ef7e:	2316      	movs	r3, #22
 800ef80:	6003      	str	r3, [r0, #0]
 800ef82:	2001      	movs	r0, #1
 800ef84:	e7e7      	b.n	800ef56 <_raise_r+0x12>
 800ef86:	2400      	movs	r4, #0
 800ef88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	4798      	blx	r3
 800ef90:	2000      	movs	r0, #0
 800ef92:	e7e0      	b.n	800ef56 <_raise_r+0x12>

0800ef94 <raise>:
 800ef94:	4b02      	ldr	r3, [pc, #8]	; (800efa0 <raise+0xc>)
 800ef96:	4601      	mov	r1, r0
 800ef98:	6818      	ldr	r0, [r3, #0]
 800ef9a:	f7ff bfd3 	b.w	800ef44 <_raise_r>
 800ef9e:	bf00      	nop
 800efa0:	2000007c 	.word	0x2000007c

0800efa4 <_kill_r>:
 800efa4:	b538      	push	{r3, r4, r5, lr}
 800efa6:	4d07      	ldr	r5, [pc, #28]	; (800efc4 <_kill_r+0x20>)
 800efa8:	2300      	movs	r3, #0
 800efaa:	4604      	mov	r4, r0
 800efac:	4608      	mov	r0, r1
 800efae:	4611      	mov	r1, r2
 800efb0:	602b      	str	r3, [r5, #0]
 800efb2:	f7f3 ff37 	bl	8002e24 <_kill>
 800efb6:	1c43      	adds	r3, r0, #1
 800efb8:	d102      	bne.n	800efc0 <_kill_r+0x1c>
 800efba:	682b      	ldr	r3, [r5, #0]
 800efbc:	b103      	cbz	r3, 800efc0 <_kill_r+0x1c>
 800efbe:	6023      	str	r3, [r4, #0]
 800efc0:	bd38      	pop	{r3, r4, r5, pc}
 800efc2:	bf00      	nop
 800efc4:	200054f0 	.word	0x200054f0

0800efc8 <_getpid_r>:
 800efc8:	f7f3 bf24 	b.w	8002e14 <_getpid>
 800efcc:	0000      	movs	r0, r0
	...

0800efd0 <cos>:
 800efd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800efd2:	ec53 2b10 	vmov	r2, r3, d0
 800efd6:	4826      	ldr	r0, [pc, #152]	; (800f070 <cos+0xa0>)
 800efd8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800efdc:	4281      	cmp	r1, r0
 800efde:	dc06      	bgt.n	800efee <cos+0x1e>
 800efe0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f068 <cos+0x98>
 800efe4:	b005      	add	sp, #20
 800efe6:	f85d eb04 	ldr.w	lr, [sp], #4
 800efea:	f000 bb79 	b.w	800f6e0 <__kernel_cos>
 800efee:	4821      	ldr	r0, [pc, #132]	; (800f074 <cos+0xa4>)
 800eff0:	4281      	cmp	r1, r0
 800eff2:	dd09      	ble.n	800f008 <cos+0x38>
 800eff4:	ee10 0a10 	vmov	r0, s0
 800eff8:	4619      	mov	r1, r3
 800effa:	f7f1 f945 	bl	8000288 <__aeabi_dsub>
 800effe:	ec41 0b10 	vmov	d0, r0, r1
 800f002:	b005      	add	sp, #20
 800f004:	f85d fb04 	ldr.w	pc, [sp], #4
 800f008:	4668      	mov	r0, sp
 800f00a:	f000 f95d 	bl	800f2c8 <__ieee754_rem_pio2>
 800f00e:	f000 0003 	and.w	r0, r0, #3
 800f012:	2801      	cmp	r0, #1
 800f014:	d00b      	beq.n	800f02e <cos+0x5e>
 800f016:	2802      	cmp	r0, #2
 800f018:	d016      	beq.n	800f048 <cos+0x78>
 800f01a:	b9e0      	cbnz	r0, 800f056 <cos+0x86>
 800f01c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f020:	ed9d 0b00 	vldr	d0, [sp]
 800f024:	f000 fb5c 	bl	800f6e0 <__kernel_cos>
 800f028:	ec51 0b10 	vmov	r0, r1, d0
 800f02c:	e7e7      	b.n	800effe <cos+0x2e>
 800f02e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f032:	ed9d 0b00 	vldr	d0, [sp]
 800f036:	f000 ff6b 	bl	800ff10 <__kernel_sin>
 800f03a:	ec53 2b10 	vmov	r2, r3, d0
 800f03e:	ee10 0a10 	vmov	r0, s0
 800f042:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f046:	e7da      	b.n	800effe <cos+0x2e>
 800f048:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f04c:	ed9d 0b00 	vldr	d0, [sp]
 800f050:	f000 fb46 	bl	800f6e0 <__kernel_cos>
 800f054:	e7f1      	b.n	800f03a <cos+0x6a>
 800f056:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f05a:	ed9d 0b00 	vldr	d0, [sp]
 800f05e:	2001      	movs	r0, #1
 800f060:	f000 ff56 	bl	800ff10 <__kernel_sin>
 800f064:	e7e0      	b.n	800f028 <cos+0x58>
 800f066:	bf00      	nop
	...
 800f070:	3fe921fb 	.word	0x3fe921fb
 800f074:	7fefffff 	.word	0x7fefffff

0800f078 <sin>:
 800f078:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f07a:	ec53 2b10 	vmov	r2, r3, d0
 800f07e:	4828      	ldr	r0, [pc, #160]	; (800f120 <sin+0xa8>)
 800f080:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f084:	4281      	cmp	r1, r0
 800f086:	dc07      	bgt.n	800f098 <sin+0x20>
 800f088:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f118 <sin+0xa0>
 800f08c:	2000      	movs	r0, #0
 800f08e:	b005      	add	sp, #20
 800f090:	f85d eb04 	ldr.w	lr, [sp], #4
 800f094:	f000 bf3c 	b.w	800ff10 <__kernel_sin>
 800f098:	4822      	ldr	r0, [pc, #136]	; (800f124 <sin+0xac>)
 800f09a:	4281      	cmp	r1, r0
 800f09c:	dd09      	ble.n	800f0b2 <sin+0x3a>
 800f09e:	ee10 0a10 	vmov	r0, s0
 800f0a2:	4619      	mov	r1, r3
 800f0a4:	f7f1 f8f0 	bl	8000288 <__aeabi_dsub>
 800f0a8:	ec41 0b10 	vmov	d0, r0, r1
 800f0ac:	b005      	add	sp, #20
 800f0ae:	f85d fb04 	ldr.w	pc, [sp], #4
 800f0b2:	4668      	mov	r0, sp
 800f0b4:	f000 f908 	bl	800f2c8 <__ieee754_rem_pio2>
 800f0b8:	f000 0003 	and.w	r0, r0, #3
 800f0bc:	2801      	cmp	r0, #1
 800f0be:	d00c      	beq.n	800f0da <sin+0x62>
 800f0c0:	2802      	cmp	r0, #2
 800f0c2:	d011      	beq.n	800f0e8 <sin+0x70>
 800f0c4:	b9f0      	cbnz	r0, 800f104 <sin+0x8c>
 800f0c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0ca:	ed9d 0b00 	vldr	d0, [sp]
 800f0ce:	2001      	movs	r0, #1
 800f0d0:	f000 ff1e 	bl	800ff10 <__kernel_sin>
 800f0d4:	ec51 0b10 	vmov	r0, r1, d0
 800f0d8:	e7e6      	b.n	800f0a8 <sin+0x30>
 800f0da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0de:	ed9d 0b00 	vldr	d0, [sp]
 800f0e2:	f000 fafd 	bl	800f6e0 <__kernel_cos>
 800f0e6:	e7f5      	b.n	800f0d4 <sin+0x5c>
 800f0e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0ec:	ed9d 0b00 	vldr	d0, [sp]
 800f0f0:	2001      	movs	r0, #1
 800f0f2:	f000 ff0d 	bl	800ff10 <__kernel_sin>
 800f0f6:	ec53 2b10 	vmov	r2, r3, d0
 800f0fa:	ee10 0a10 	vmov	r0, s0
 800f0fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f102:	e7d1      	b.n	800f0a8 <sin+0x30>
 800f104:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f108:	ed9d 0b00 	vldr	d0, [sp]
 800f10c:	f000 fae8 	bl	800f6e0 <__kernel_cos>
 800f110:	e7f1      	b.n	800f0f6 <sin+0x7e>
 800f112:	bf00      	nop
 800f114:	f3af 8000 	nop.w
	...
 800f120:	3fe921fb 	.word	0x3fe921fb
 800f124:	7fefffff 	.word	0x7fefffff

0800f128 <atan2>:
 800f128:	f000 b802 	b.w	800f130 <__ieee754_atan2>
 800f12c:	0000      	movs	r0, r0
	...

0800f130 <__ieee754_atan2>:
 800f130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f134:	ec57 6b11 	vmov	r6, r7, d1
 800f138:	4273      	negs	r3, r6
 800f13a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800f2c0 <__ieee754_atan2+0x190>
 800f13e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f142:	4333      	orrs	r3, r6
 800f144:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f148:	4573      	cmp	r3, lr
 800f14a:	ec51 0b10 	vmov	r0, r1, d0
 800f14e:	ee11 8a10 	vmov	r8, s2
 800f152:	d80a      	bhi.n	800f16a <__ieee754_atan2+0x3a>
 800f154:	4244      	negs	r4, r0
 800f156:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f15a:	4304      	orrs	r4, r0
 800f15c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f160:	4574      	cmp	r4, lr
 800f162:	ee10 9a10 	vmov	r9, s0
 800f166:	468c      	mov	ip, r1
 800f168:	d907      	bls.n	800f17a <__ieee754_atan2+0x4a>
 800f16a:	4632      	mov	r2, r6
 800f16c:	463b      	mov	r3, r7
 800f16e:	f7f1 f88d 	bl	800028c <__adddf3>
 800f172:	ec41 0b10 	vmov	d0, r0, r1
 800f176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f17a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f17e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f182:	4334      	orrs	r4, r6
 800f184:	d103      	bne.n	800f18e <__ieee754_atan2+0x5e>
 800f186:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f18a:	f000 bf81 	b.w	8010090 <atan>
 800f18e:	17bc      	asrs	r4, r7, #30
 800f190:	f004 0402 	and.w	r4, r4, #2
 800f194:	ea53 0909 	orrs.w	r9, r3, r9
 800f198:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f19c:	d107      	bne.n	800f1ae <__ieee754_atan2+0x7e>
 800f19e:	2c02      	cmp	r4, #2
 800f1a0:	d060      	beq.n	800f264 <__ieee754_atan2+0x134>
 800f1a2:	2c03      	cmp	r4, #3
 800f1a4:	d1e5      	bne.n	800f172 <__ieee754_atan2+0x42>
 800f1a6:	a142      	add	r1, pc, #264	; (adr r1, 800f2b0 <__ieee754_atan2+0x180>)
 800f1a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1ac:	e7e1      	b.n	800f172 <__ieee754_atan2+0x42>
 800f1ae:	ea52 0808 	orrs.w	r8, r2, r8
 800f1b2:	d106      	bne.n	800f1c2 <__ieee754_atan2+0x92>
 800f1b4:	f1bc 0f00 	cmp.w	ip, #0
 800f1b8:	da5f      	bge.n	800f27a <__ieee754_atan2+0x14a>
 800f1ba:	a13f      	add	r1, pc, #252	; (adr r1, 800f2b8 <__ieee754_atan2+0x188>)
 800f1bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1c0:	e7d7      	b.n	800f172 <__ieee754_atan2+0x42>
 800f1c2:	4572      	cmp	r2, lr
 800f1c4:	d10f      	bne.n	800f1e6 <__ieee754_atan2+0xb6>
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	f104 34ff 	add.w	r4, r4, #4294967295
 800f1cc:	d107      	bne.n	800f1de <__ieee754_atan2+0xae>
 800f1ce:	2c02      	cmp	r4, #2
 800f1d0:	d84c      	bhi.n	800f26c <__ieee754_atan2+0x13c>
 800f1d2:	4b35      	ldr	r3, [pc, #212]	; (800f2a8 <__ieee754_atan2+0x178>)
 800f1d4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f1d8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f1dc:	e7c9      	b.n	800f172 <__ieee754_atan2+0x42>
 800f1de:	2c02      	cmp	r4, #2
 800f1e0:	d848      	bhi.n	800f274 <__ieee754_atan2+0x144>
 800f1e2:	4b32      	ldr	r3, [pc, #200]	; (800f2ac <__ieee754_atan2+0x17c>)
 800f1e4:	e7f6      	b.n	800f1d4 <__ieee754_atan2+0xa4>
 800f1e6:	4573      	cmp	r3, lr
 800f1e8:	d0e4      	beq.n	800f1b4 <__ieee754_atan2+0x84>
 800f1ea:	1a9b      	subs	r3, r3, r2
 800f1ec:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800f1f0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f1f4:	da1e      	bge.n	800f234 <__ieee754_atan2+0x104>
 800f1f6:	2f00      	cmp	r7, #0
 800f1f8:	da01      	bge.n	800f1fe <__ieee754_atan2+0xce>
 800f1fa:	323c      	adds	r2, #60	; 0x3c
 800f1fc:	db1e      	blt.n	800f23c <__ieee754_atan2+0x10c>
 800f1fe:	4632      	mov	r2, r6
 800f200:	463b      	mov	r3, r7
 800f202:	f7f1 fb23 	bl	800084c <__aeabi_ddiv>
 800f206:	ec41 0b10 	vmov	d0, r0, r1
 800f20a:	f001 f8e1 	bl	80103d0 <fabs>
 800f20e:	f000 ff3f 	bl	8010090 <atan>
 800f212:	ec51 0b10 	vmov	r0, r1, d0
 800f216:	2c01      	cmp	r4, #1
 800f218:	d013      	beq.n	800f242 <__ieee754_atan2+0x112>
 800f21a:	2c02      	cmp	r4, #2
 800f21c:	d015      	beq.n	800f24a <__ieee754_atan2+0x11a>
 800f21e:	2c00      	cmp	r4, #0
 800f220:	d0a7      	beq.n	800f172 <__ieee754_atan2+0x42>
 800f222:	a319      	add	r3, pc, #100	; (adr r3, 800f288 <__ieee754_atan2+0x158>)
 800f224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f228:	f7f1 f82e 	bl	8000288 <__aeabi_dsub>
 800f22c:	a318      	add	r3, pc, #96	; (adr r3, 800f290 <__ieee754_atan2+0x160>)
 800f22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f232:	e014      	b.n	800f25e <__ieee754_atan2+0x12e>
 800f234:	a118      	add	r1, pc, #96	; (adr r1, 800f298 <__ieee754_atan2+0x168>)
 800f236:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f23a:	e7ec      	b.n	800f216 <__ieee754_atan2+0xe6>
 800f23c:	2000      	movs	r0, #0
 800f23e:	2100      	movs	r1, #0
 800f240:	e7e9      	b.n	800f216 <__ieee754_atan2+0xe6>
 800f242:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f246:	4619      	mov	r1, r3
 800f248:	e793      	b.n	800f172 <__ieee754_atan2+0x42>
 800f24a:	a30f      	add	r3, pc, #60	; (adr r3, 800f288 <__ieee754_atan2+0x158>)
 800f24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f250:	f7f1 f81a 	bl	8000288 <__aeabi_dsub>
 800f254:	4602      	mov	r2, r0
 800f256:	460b      	mov	r3, r1
 800f258:	a10d      	add	r1, pc, #52	; (adr r1, 800f290 <__ieee754_atan2+0x160>)
 800f25a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f25e:	f7f1 f813 	bl	8000288 <__aeabi_dsub>
 800f262:	e786      	b.n	800f172 <__ieee754_atan2+0x42>
 800f264:	a10a      	add	r1, pc, #40	; (adr r1, 800f290 <__ieee754_atan2+0x160>)
 800f266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f26a:	e782      	b.n	800f172 <__ieee754_atan2+0x42>
 800f26c:	a10c      	add	r1, pc, #48	; (adr r1, 800f2a0 <__ieee754_atan2+0x170>)
 800f26e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f272:	e77e      	b.n	800f172 <__ieee754_atan2+0x42>
 800f274:	2000      	movs	r0, #0
 800f276:	2100      	movs	r1, #0
 800f278:	e77b      	b.n	800f172 <__ieee754_atan2+0x42>
 800f27a:	a107      	add	r1, pc, #28	; (adr r1, 800f298 <__ieee754_atan2+0x168>)
 800f27c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f280:	e777      	b.n	800f172 <__ieee754_atan2+0x42>
 800f282:	bf00      	nop
 800f284:	f3af 8000 	nop.w
 800f288:	33145c07 	.word	0x33145c07
 800f28c:	3ca1a626 	.word	0x3ca1a626
 800f290:	54442d18 	.word	0x54442d18
 800f294:	400921fb 	.word	0x400921fb
 800f298:	54442d18 	.word	0x54442d18
 800f29c:	3ff921fb 	.word	0x3ff921fb
 800f2a0:	54442d18 	.word	0x54442d18
 800f2a4:	3fe921fb 	.word	0x3fe921fb
 800f2a8:	08010e78 	.word	0x08010e78
 800f2ac:	08010e90 	.word	0x08010e90
 800f2b0:	54442d18 	.word	0x54442d18
 800f2b4:	c00921fb 	.word	0xc00921fb
 800f2b8:	54442d18 	.word	0x54442d18
 800f2bc:	bff921fb 	.word	0xbff921fb
 800f2c0:	7ff00000 	.word	0x7ff00000
 800f2c4:	00000000 	.word	0x00000000

0800f2c8 <__ieee754_rem_pio2>:
 800f2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2cc:	ed2d 8b02 	vpush	{d8}
 800f2d0:	ec55 4b10 	vmov	r4, r5, d0
 800f2d4:	4bca      	ldr	r3, [pc, #808]	; (800f600 <__ieee754_rem_pio2+0x338>)
 800f2d6:	b08b      	sub	sp, #44	; 0x2c
 800f2d8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f2dc:	4598      	cmp	r8, r3
 800f2de:	4682      	mov	sl, r0
 800f2e0:	9502      	str	r5, [sp, #8]
 800f2e2:	dc08      	bgt.n	800f2f6 <__ieee754_rem_pio2+0x2e>
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	ed80 0b00 	vstr	d0, [r0]
 800f2ec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f2f0:	f04f 0b00 	mov.w	fp, #0
 800f2f4:	e028      	b.n	800f348 <__ieee754_rem_pio2+0x80>
 800f2f6:	4bc3      	ldr	r3, [pc, #780]	; (800f604 <__ieee754_rem_pio2+0x33c>)
 800f2f8:	4598      	cmp	r8, r3
 800f2fa:	dc78      	bgt.n	800f3ee <__ieee754_rem_pio2+0x126>
 800f2fc:	9b02      	ldr	r3, [sp, #8]
 800f2fe:	4ec2      	ldr	r6, [pc, #776]	; (800f608 <__ieee754_rem_pio2+0x340>)
 800f300:	2b00      	cmp	r3, #0
 800f302:	ee10 0a10 	vmov	r0, s0
 800f306:	a3b0      	add	r3, pc, #704	; (adr r3, 800f5c8 <__ieee754_rem_pio2+0x300>)
 800f308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f30c:	4629      	mov	r1, r5
 800f30e:	dd39      	ble.n	800f384 <__ieee754_rem_pio2+0xbc>
 800f310:	f7f0 ffba 	bl	8000288 <__aeabi_dsub>
 800f314:	45b0      	cmp	r8, r6
 800f316:	4604      	mov	r4, r0
 800f318:	460d      	mov	r5, r1
 800f31a:	d01b      	beq.n	800f354 <__ieee754_rem_pio2+0x8c>
 800f31c:	a3ac      	add	r3, pc, #688	; (adr r3, 800f5d0 <__ieee754_rem_pio2+0x308>)
 800f31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f322:	f7f0 ffb1 	bl	8000288 <__aeabi_dsub>
 800f326:	4602      	mov	r2, r0
 800f328:	460b      	mov	r3, r1
 800f32a:	e9ca 2300 	strd	r2, r3, [sl]
 800f32e:	4620      	mov	r0, r4
 800f330:	4629      	mov	r1, r5
 800f332:	f7f0 ffa9 	bl	8000288 <__aeabi_dsub>
 800f336:	a3a6      	add	r3, pc, #664	; (adr r3, 800f5d0 <__ieee754_rem_pio2+0x308>)
 800f338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33c:	f7f0 ffa4 	bl	8000288 <__aeabi_dsub>
 800f340:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f344:	f04f 0b01 	mov.w	fp, #1
 800f348:	4658      	mov	r0, fp
 800f34a:	b00b      	add	sp, #44	; 0x2c
 800f34c:	ecbd 8b02 	vpop	{d8}
 800f350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f354:	a3a0      	add	r3, pc, #640	; (adr r3, 800f5d8 <__ieee754_rem_pio2+0x310>)
 800f356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35a:	f7f0 ff95 	bl	8000288 <__aeabi_dsub>
 800f35e:	a3a0      	add	r3, pc, #640	; (adr r3, 800f5e0 <__ieee754_rem_pio2+0x318>)
 800f360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f364:	4604      	mov	r4, r0
 800f366:	460d      	mov	r5, r1
 800f368:	f7f0 ff8e 	bl	8000288 <__aeabi_dsub>
 800f36c:	4602      	mov	r2, r0
 800f36e:	460b      	mov	r3, r1
 800f370:	e9ca 2300 	strd	r2, r3, [sl]
 800f374:	4620      	mov	r0, r4
 800f376:	4629      	mov	r1, r5
 800f378:	f7f0 ff86 	bl	8000288 <__aeabi_dsub>
 800f37c:	a398      	add	r3, pc, #608	; (adr r3, 800f5e0 <__ieee754_rem_pio2+0x318>)
 800f37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f382:	e7db      	b.n	800f33c <__ieee754_rem_pio2+0x74>
 800f384:	f7f0 ff82 	bl	800028c <__adddf3>
 800f388:	45b0      	cmp	r8, r6
 800f38a:	4604      	mov	r4, r0
 800f38c:	460d      	mov	r5, r1
 800f38e:	d016      	beq.n	800f3be <__ieee754_rem_pio2+0xf6>
 800f390:	a38f      	add	r3, pc, #572	; (adr r3, 800f5d0 <__ieee754_rem_pio2+0x308>)
 800f392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f396:	f7f0 ff79 	bl	800028c <__adddf3>
 800f39a:	4602      	mov	r2, r0
 800f39c:	460b      	mov	r3, r1
 800f39e:	e9ca 2300 	strd	r2, r3, [sl]
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	4629      	mov	r1, r5
 800f3a6:	f7f0 ff6f 	bl	8000288 <__aeabi_dsub>
 800f3aa:	a389      	add	r3, pc, #548	; (adr r3, 800f5d0 <__ieee754_rem_pio2+0x308>)
 800f3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b0:	f7f0 ff6c 	bl	800028c <__adddf3>
 800f3b4:	f04f 3bff 	mov.w	fp, #4294967295
 800f3b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f3bc:	e7c4      	b.n	800f348 <__ieee754_rem_pio2+0x80>
 800f3be:	a386      	add	r3, pc, #536	; (adr r3, 800f5d8 <__ieee754_rem_pio2+0x310>)
 800f3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c4:	f7f0 ff62 	bl	800028c <__adddf3>
 800f3c8:	a385      	add	r3, pc, #532	; (adr r3, 800f5e0 <__ieee754_rem_pio2+0x318>)
 800f3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ce:	4604      	mov	r4, r0
 800f3d0:	460d      	mov	r5, r1
 800f3d2:	f7f0 ff5b 	bl	800028c <__adddf3>
 800f3d6:	4602      	mov	r2, r0
 800f3d8:	460b      	mov	r3, r1
 800f3da:	e9ca 2300 	strd	r2, r3, [sl]
 800f3de:	4620      	mov	r0, r4
 800f3e0:	4629      	mov	r1, r5
 800f3e2:	f7f0 ff51 	bl	8000288 <__aeabi_dsub>
 800f3e6:	a37e      	add	r3, pc, #504	; (adr r3, 800f5e0 <__ieee754_rem_pio2+0x318>)
 800f3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ec:	e7e0      	b.n	800f3b0 <__ieee754_rem_pio2+0xe8>
 800f3ee:	4b87      	ldr	r3, [pc, #540]	; (800f60c <__ieee754_rem_pio2+0x344>)
 800f3f0:	4598      	cmp	r8, r3
 800f3f2:	f300 80d9 	bgt.w	800f5a8 <__ieee754_rem_pio2+0x2e0>
 800f3f6:	f000 ffeb 	bl	80103d0 <fabs>
 800f3fa:	ec55 4b10 	vmov	r4, r5, d0
 800f3fe:	ee10 0a10 	vmov	r0, s0
 800f402:	a379      	add	r3, pc, #484	; (adr r3, 800f5e8 <__ieee754_rem_pio2+0x320>)
 800f404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f408:	4629      	mov	r1, r5
 800f40a:	f7f1 f8f5 	bl	80005f8 <__aeabi_dmul>
 800f40e:	4b80      	ldr	r3, [pc, #512]	; (800f610 <__ieee754_rem_pio2+0x348>)
 800f410:	2200      	movs	r2, #0
 800f412:	f7f0 ff3b 	bl	800028c <__adddf3>
 800f416:	f7f1 fb9f 	bl	8000b58 <__aeabi_d2iz>
 800f41a:	4683      	mov	fp, r0
 800f41c:	f7f1 f882 	bl	8000524 <__aeabi_i2d>
 800f420:	4602      	mov	r2, r0
 800f422:	460b      	mov	r3, r1
 800f424:	ec43 2b18 	vmov	d8, r2, r3
 800f428:	a367      	add	r3, pc, #412	; (adr r3, 800f5c8 <__ieee754_rem_pio2+0x300>)
 800f42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f42e:	f7f1 f8e3 	bl	80005f8 <__aeabi_dmul>
 800f432:	4602      	mov	r2, r0
 800f434:	460b      	mov	r3, r1
 800f436:	4620      	mov	r0, r4
 800f438:	4629      	mov	r1, r5
 800f43a:	f7f0 ff25 	bl	8000288 <__aeabi_dsub>
 800f43e:	a364      	add	r3, pc, #400	; (adr r3, 800f5d0 <__ieee754_rem_pio2+0x308>)
 800f440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f444:	4606      	mov	r6, r0
 800f446:	460f      	mov	r7, r1
 800f448:	ec51 0b18 	vmov	r0, r1, d8
 800f44c:	f7f1 f8d4 	bl	80005f8 <__aeabi_dmul>
 800f450:	f1bb 0f1f 	cmp.w	fp, #31
 800f454:	4604      	mov	r4, r0
 800f456:	460d      	mov	r5, r1
 800f458:	dc0d      	bgt.n	800f476 <__ieee754_rem_pio2+0x1ae>
 800f45a:	4b6e      	ldr	r3, [pc, #440]	; (800f614 <__ieee754_rem_pio2+0x34c>)
 800f45c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f464:	4543      	cmp	r3, r8
 800f466:	d006      	beq.n	800f476 <__ieee754_rem_pio2+0x1ae>
 800f468:	4622      	mov	r2, r4
 800f46a:	462b      	mov	r3, r5
 800f46c:	4630      	mov	r0, r6
 800f46e:	4639      	mov	r1, r7
 800f470:	f7f0 ff0a 	bl	8000288 <__aeabi_dsub>
 800f474:	e00f      	b.n	800f496 <__ieee754_rem_pio2+0x1ce>
 800f476:	462b      	mov	r3, r5
 800f478:	4622      	mov	r2, r4
 800f47a:	4630      	mov	r0, r6
 800f47c:	4639      	mov	r1, r7
 800f47e:	f7f0 ff03 	bl	8000288 <__aeabi_dsub>
 800f482:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f486:	9303      	str	r3, [sp, #12]
 800f488:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f48c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f490:	f1b8 0f10 	cmp.w	r8, #16
 800f494:	dc02      	bgt.n	800f49c <__ieee754_rem_pio2+0x1d4>
 800f496:	e9ca 0100 	strd	r0, r1, [sl]
 800f49a:	e039      	b.n	800f510 <__ieee754_rem_pio2+0x248>
 800f49c:	a34e      	add	r3, pc, #312	; (adr r3, 800f5d8 <__ieee754_rem_pio2+0x310>)
 800f49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4a2:	ec51 0b18 	vmov	r0, r1, d8
 800f4a6:	f7f1 f8a7 	bl	80005f8 <__aeabi_dmul>
 800f4aa:	4604      	mov	r4, r0
 800f4ac:	460d      	mov	r5, r1
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	4630      	mov	r0, r6
 800f4b4:	4639      	mov	r1, r7
 800f4b6:	f7f0 fee7 	bl	8000288 <__aeabi_dsub>
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	460b      	mov	r3, r1
 800f4be:	4680      	mov	r8, r0
 800f4c0:	4689      	mov	r9, r1
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	4639      	mov	r1, r7
 800f4c6:	f7f0 fedf 	bl	8000288 <__aeabi_dsub>
 800f4ca:	4622      	mov	r2, r4
 800f4cc:	462b      	mov	r3, r5
 800f4ce:	f7f0 fedb 	bl	8000288 <__aeabi_dsub>
 800f4d2:	a343      	add	r3, pc, #268	; (adr r3, 800f5e0 <__ieee754_rem_pio2+0x318>)
 800f4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d8:	4604      	mov	r4, r0
 800f4da:	460d      	mov	r5, r1
 800f4dc:	ec51 0b18 	vmov	r0, r1, d8
 800f4e0:	f7f1 f88a 	bl	80005f8 <__aeabi_dmul>
 800f4e4:	4622      	mov	r2, r4
 800f4e6:	462b      	mov	r3, r5
 800f4e8:	f7f0 fece 	bl	8000288 <__aeabi_dsub>
 800f4ec:	4602      	mov	r2, r0
 800f4ee:	460b      	mov	r3, r1
 800f4f0:	4604      	mov	r4, r0
 800f4f2:	460d      	mov	r5, r1
 800f4f4:	4640      	mov	r0, r8
 800f4f6:	4649      	mov	r1, r9
 800f4f8:	f7f0 fec6 	bl	8000288 <__aeabi_dsub>
 800f4fc:	9a03      	ldr	r2, [sp, #12]
 800f4fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f502:	1ad3      	subs	r3, r2, r3
 800f504:	2b31      	cmp	r3, #49	; 0x31
 800f506:	dc24      	bgt.n	800f552 <__ieee754_rem_pio2+0x28a>
 800f508:	e9ca 0100 	strd	r0, r1, [sl]
 800f50c:	4646      	mov	r6, r8
 800f50e:	464f      	mov	r7, r9
 800f510:	e9da 8900 	ldrd	r8, r9, [sl]
 800f514:	4630      	mov	r0, r6
 800f516:	4642      	mov	r2, r8
 800f518:	464b      	mov	r3, r9
 800f51a:	4639      	mov	r1, r7
 800f51c:	f7f0 feb4 	bl	8000288 <__aeabi_dsub>
 800f520:	462b      	mov	r3, r5
 800f522:	4622      	mov	r2, r4
 800f524:	f7f0 feb0 	bl	8000288 <__aeabi_dsub>
 800f528:	9b02      	ldr	r3, [sp, #8]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f530:	f6bf af0a 	bge.w	800f348 <__ieee754_rem_pio2+0x80>
 800f534:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f538:	f8ca 3004 	str.w	r3, [sl, #4]
 800f53c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f540:	f8ca 8000 	str.w	r8, [sl]
 800f544:	f8ca 0008 	str.w	r0, [sl, #8]
 800f548:	f8ca 300c 	str.w	r3, [sl, #12]
 800f54c:	f1cb 0b00 	rsb	fp, fp, #0
 800f550:	e6fa      	b.n	800f348 <__ieee754_rem_pio2+0x80>
 800f552:	a327      	add	r3, pc, #156	; (adr r3, 800f5f0 <__ieee754_rem_pio2+0x328>)
 800f554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f558:	ec51 0b18 	vmov	r0, r1, d8
 800f55c:	f7f1 f84c 	bl	80005f8 <__aeabi_dmul>
 800f560:	4604      	mov	r4, r0
 800f562:	460d      	mov	r5, r1
 800f564:	4602      	mov	r2, r0
 800f566:	460b      	mov	r3, r1
 800f568:	4640      	mov	r0, r8
 800f56a:	4649      	mov	r1, r9
 800f56c:	f7f0 fe8c 	bl	8000288 <__aeabi_dsub>
 800f570:	4602      	mov	r2, r0
 800f572:	460b      	mov	r3, r1
 800f574:	4606      	mov	r6, r0
 800f576:	460f      	mov	r7, r1
 800f578:	4640      	mov	r0, r8
 800f57a:	4649      	mov	r1, r9
 800f57c:	f7f0 fe84 	bl	8000288 <__aeabi_dsub>
 800f580:	4622      	mov	r2, r4
 800f582:	462b      	mov	r3, r5
 800f584:	f7f0 fe80 	bl	8000288 <__aeabi_dsub>
 800f588:	a31b      	add	r3, pc, #108	; (adr r3, 800f5f8 <__ieee754_rem_pio2+0x330>)
 800f58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58e:	4604      	mov	r4, r0
 800f590:	460d      	mov	r5, r1
 800f592:	ec51 0b18 	vmov	r0, r1, d8
 800f596:	f7f1 f82f 	bl	80005f8 <__aeabi_dmul>
 800f59a:	4622      	mov	r2, r4
 800f59c:	462b      	mov	r3, r5
 800f59e:	f7f0 fe73 	bl	8000288 <__aeabi_dsub>
 800f5a2:	4604      	mov	r4, r0
 800f5a4:	460d      	mov	r5, r1
 800f5a6:	e75f      	b.n	800f468 <__ieee754_rem_pio2+0x1a0>
 800f5a8:	4b1b      	ldr	r3, [pc, #108]	; (800f618 <__ieee754_rem_pio2+0x350>)
 800f5aa:	4598      	cmp	r8, r3
 800f5ac:	dd36      	ble.n	800f61c <__ieee754_rem_pio2+0x354>
 800f5ae:	ee10 2a10 	vmov	r2, s0
 800f5b2:	462b      	mov	r3, r5
 800f5b4:	4620      	mov	r0, r4
 800f5b6:	4629      	mov	r1, r5
 800f5b8:	f7f0 fe66 	bl	8000288 <__aeabi_dsub>
 800f5bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f5c0:	e9ca 0100 	strd	r0, r1, [sl]
 800f5c4:	e694      	b.n	800f2f0 <__ieee754_rem_pio2+0x28>
 800f5c6:	bf00      	nop
 800f5c8:	54400000 	.word	0x54400000
 800f5cc:	3ff921fb 	.word	0x3ff921fb
 800f5d0:	1a626331 	.word	0x1a626331
 800f5d4:	3dd0b461 	.word	0x3dd0b461
 800f5d8:	1a600000 	.word	0x1a600000
 800f5dc:	3dd0b461 	.word	0x3dd0b461
 800f5e0:	2e037073 	.word	0x2e037073
 800f5e4:	3ba3198a 	.word	0x3ba3198a
 800f5e8:	6dc9c883 	.word	0x6dc9c883
 800f5ec:	3fe45f30 	.word	0x3fe45f30
 800f5f0:	2e000000 	.word	0x2e000000
 800f5f4:	3ba3198a 	.word	0x3ba3198a
 800f5f8:	252049c1 	.word	0x252049c1
 800f5fc:	397b839a 	.word	0x397b839a
 800f600:	3fe921fb 	.word	0x3fe921fb
 800f604:	4002d97b 	.word	0x4002d97b
 800f608:	3ff921fb 	.word	0x3ff921fb
 800f60c:	413921fb 	.word	0x413921fb
 800f610:	3fe00000 	.word	0x3fe00000
 800f614:	08010ea8 	.word	0x08010ea8
 800f618:	7fefffff 	.word	0x7fefffff
 800f61c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800f620:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800f624:	ee10 0a10 	vmov	r0, s0
 800f628:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800f62c:	ee10 6a10 	vmov	r6, s0
 800f630:	460f      	mov	r7, r1
 800f632:	f7f1 fa91 	bl	8000b58 <__aeabi_d2iz>
 800f636:	f7f0 ff75 	bl	8000524 <__aeabi_i2d>
 800f63a:	4602      	mov	r2, r0
 800f63c:	460b      	mov	r3, r1
 800f63e:	4630      	mov	r0, r6
 800f640:	4639      	mov	r1, r7
 800f642:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f646:	f7f0 fe1f 	bl	8000288 <__aeabi_dsub>
 800f64a:	4b23      	ldr	r3, [pc, #140]	; (800f6d8 <__ieee754_rem_pio2+0x410>)
 800f64c:	2200      	movs	r2, #0
 800f64e:	f7f0 ffd3 	bl	80005f8 <__aeabi_dmul>
 800f652:	460f      	mov	r7, r1
 800f654:	4606      	mov	r6, r0
 800f656:	f7f1 fa7f 	bl	8000b58 <__aeabi_d2iz>
 800f65a:	f7f0 ff63 	bl	8000524 <__aeabi_i2d>
 800f65e:	4602      	mov	r2, r0
 800f660:	460b      	mov	r3, r1
 800f662:	4630      	mov	r0, r6
 800f664:	4639      	mov	r1, r7
 800f666:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f66a:	f7f0 fe0d 	bl	8000288 <__aeabi_dsub>
 800f66e:	4b1a      	ldr	r3, [pc, #104]	; (800f6d8 <__ieee754_rem_pio2+0x410>)
 800f670:	2200      	movs	r2, #0
 800f672:	f7f0 ffc1 	bl	80005f8 <__aeabi_dmul>
 800f676:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f67a:	ad04      	add	r5, sp, #16
 800f67c:	f04f 0803 	mov.w	r8, #3
 800f680:	46a9      	mov	r9, r5
 800f682:	2600      	movs	r6, #0
 800f684:	2700      	movs	r7, #0
 800f686:	4632      	mov	r2, r6
 800f688:	463b      	mov	r3, r7
 800f68a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800f68e:	46c3      	mov	fp, r8
 800f690:	3d08      	subs	r5, #8
 800f692:	f108 38ff 	add.w	r8, r8, #4294967295
 800f696:	f7f1 fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800f69a:	2800      	cmp	r0, #0
 800f69c:	d1f3      	bne.n	800f686 <__ieee754_rem_pio2+0x3be>
 800f69e:	4b0f      	ldr	r3, [pc, #60]	; (800f6dc <__ieee754_rem_pio2+0x414>)
 800f6a0:	9301      	str	r3, [sp, #4]
 800f6a2:	2302      	movs	r3, #2
 800f6a4:	9300      	str	r3, [sp, #0]
 800f6a6:	4622      	mov	r2, r4
 800f6a8:	465b      	mov	r3, fp
 800f6aa:	4651      	mov	r1, sl
 800f6ac:	4648      	mov	r0, r9
 800f6ae:	f000 f8df 	bl	800f870 <__kernel_rem_pio2>
 800f6b2:	9b02      	ldr	r3, [sp, #8]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	4683      	mov	fp, r0
 800f6b8:	f6bf ae46 	bge.w	800f348 <__ieee754_rem_pio2+0x80>
 800f6bc:	e9da 2100 	ldrd	r2, r1, [sl]
 800f6c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6c4:	e9ca 2300 	strd	r2, r3, [sl]
 800f6c8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f6cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6d0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f6d4:	e73a      	b.n	800f54c <__ieee754_rem_pio2+0x284>
 800f6d6:	bf00      	nop
 800f6d8:	41700000 	.word	0x41700000
 800f6dc:	08010f28 	.word	0x08010f28

0800f6e0 <__kernel_cos>:
 800f6e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e4:	ec57 6b10 	vmov	r6, r7, d0
 800f6e8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f6ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f6f0:	ed8d 1b00 	vstr	d1, [sp]
 800f6f4:	da07      	bge.n	800f706 <__kernel_cos+0x26>
 800f6f6:	ee10 0a10 	vmov	r0, s0
 800f6fa:	4639      	mov	r1, r7
 800f6fc:	f7f1 fa2c 	bl	8000b58 <__aeabi_d2iz>
 800f700:	2800      	cmp	r0, #0
 800f702:	f000 8088 	beq.w	800f816 <__kernel_cos+0x136>
 800f706:	4632      	mov	r2, r6
 800f708:	463b      	mov	r3, r7
 800f70a:	4630      	mov	r0, r6
 800f70c:	4639      	mov	r1, r7
 800f70e:	f7f0 ff73 	bl	80005f8 <__aeabi_dmul>
 800f712:	4b51      	ldr	r3, [pc, #324]	; (800f858 <__kernel_cos+0x178>)
 800f714:	2200      	movs	r2, #0
 800f716:	4604      	mov	r4, r0
 800f718:	460d      	mov	r5, r1
 800f71a:	f7f0 ff6d 	bl	80005f8 <__aeabi_dmul>
 800f71e:	a340      	add	r3, pc, #256	; (adr r3, 800f820 <__kernel_cos+0x140>)
 800f720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f724:	4682      	mov	sl, r0
 800f726:	468b      	mov	fp, r1
 800f728:	4620      	mov	r0, r4
 800f72a:	4629      	mov	r1, r5
 800f72c:	f7f0 ff64 	bl	80005f8 <__aeabi_dmul>
 800f730:	a33d      	add	r3, pc, #244	; (adr r3, 800f828 <__kernel_cos+0x148>)
 800f732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f736:	f7f0 fda9 	bl	800028c <__adddf3>
 800f73a:	4622      	mov	r2, r4
 800f73c:	462b      	mov	r3, r5
 800f73e:	f7f0 ff5b 	bl	80005f8 <__aeabi_dmul>
 800f742:	a33b      	add	r3, pc, #236	; (adr r3, 800f830 <__kernel_cos+0x150>)
 800f744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f748:	f7f0 fd9e 	bl	8000288 <__aeabi_dsub>
 800f74c:	4622      	mov	r2, r4
 800f74e:	462b      	mov	r3, r5
 800f750:	f7f0 ff52 	bl	80005f8 <__aeabi_dmul>
 800f754:	a338      	add	r3, pc, #224	; (adr r3, 800f838 <__kernel_cos+0x158>)
 800f756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75a:	f7f0 fd97 	bl	800028c <__adddf3>
 800f75e:	4622      	mov	r2, r4
 800f760:	462b      	mov	r3, r5
 800f762:	f7f0 ff49 	bl	80005f8 <__aeabi_dmul>
 800f766:	a336      	add	r3, pc, #216	; (adr r3, 800f840 <__kernel_cos+0x160>)
 800f768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76c:	f7f0 fd8c 	bl	8000288 <__aeabi_dsub>
 800f770:	4622      	mov	r2, r4
 800f772:	462b      	mov	r3, r5
 800f774:	f7f0 ff40 	bl	80005f8 <__aeabi_dmul>
 800f778:	a333      	add	r3, pc, #204	; (adr r3, 800f848 <__kernel_cos+0x168>)
 800f77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f77e:	f7f0 fd85 	bl	800028c <__adddf3>
 800f782:	4622      	mov	r2, r4
 800f784:	462b      	mov	r3, r5
 800f786:	f7f0 ff37 	bl	80005f8 <__aeabi_dmul>
 800f78a:	4622      	mov	r2, r4
 800f78c:	462b      	mov	r3, r5
 800f78e:	f7f0 ff33 	bl	80005f8 <__aeabi_dmul>
 800f792:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f796:	4604      	mov	r4, r0
 800f798:	460d      	mov	r5, r1
 800f79a:	4630      	mov	r0, r6
 800f79c:	4639      	mov	r1, r7
 800f79e:	f7f0 ff2b 	bl	80005f8 <__aeabi_dmul>
 800f7a2:	460b      	mov	r3, r1
 800f7a4:	4602      	mov	r2, r0
 800f7a6:	4629      	mov	r1, r5
 800f7a8:	4620      	mov	r0, r4
 800f7aa:	f7f0 fd6d 	bl	8000288 <__aeabi_dsub>
 800f7ae:	4b2b      	ldr	r3, [pc, #172]	; (800f85c <__kernel_cos+0x17c>)
 800f7b0:	4598      	cmp	r8, r3
 800f7b2:	4606      	mov	r6, r0
 800f7b4:	460f      	mov	r7, r1
 800f7b6:	dc10      	bgt.n	800f7da <__kernel_cos+0xfa>
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	460b      	mov	r3, r1
 800f7bc:	4650      	mov	r0, sl
 800f7be:	4659      	mov	r1, fp
 800f7c0:	f7f0 fd62 	bl	8000288 <__aeabi_dsub>
 800f7c4:	460b      	mov	r3, r1
 800f7c6:	4926      	ldr	r1, [pc, #152]	; (800f860 <__kernel_cos+0x180>)
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	2000      	movs	r0, #0
 800f7cc:	f7f0 fd5c 	bl	8000288 <__aeabi_dsub>
 800f7d0:	ec41 0b10 	vmov	d0, r0, r1
 800f7d4:	b003      	add	sp, #12
 800f7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7da:	4b22      	ldr	r3, [pc, #136]	; (800f864 <__kernel_cos+0x184>)
 800f7dc:	4920      	ldr	r1, [pc, #128]	; (800f860 <__kernel_cos+0x180>)
 800f7de:	4598      	cmp	r8, r3
 800f7e0:	bfcc      	ite	gt
 800f7e2:	4d21      	ldrgt	r5, [pc, #132]	; (800f868 <__kernel_cos+0x188>)
 800f7e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f7e8:	2400      	movs	r4, #0
 800f7ea:	4622      	mov	r2, r4
 800f7ec:	462b      	mov	r3, r5
 800f7ee:	2000      	movs	r0, #0
 800f7f0:	f7f0 fd4a 	bl	8000288 <__aeabi_dsub>
 800f7f4:	4622      	mov	r2, r4
 800f7f6:	4680      	mov	r8, r0
 800f7f8:	4689      	mov	r9, r1
 800f7fa:	462b      	mov	r3, r5
 800f7fc:	4650      	mov	r0, sl
 800f7fe:	4659      	mov	r1, fp
 800f800:	f7f0 fd42 	bl	8000288 <__aeabi_dsub>
 800f804:	4632      	mov	r2, r6
 800f806:	463b      	mov	r3, r7
 800f808:	f7f0 fd3e 	bl	8000288 <__aeabi_dsub>
 800f80c:	4602      	mov	r2, r0
 800f80e:	460b      	mov	r3, r1
 800f810:	4640      	mov	r0, r8
 800f812:	4649      	mov	r1, r9
 800f814:	e7da      	b.n	800f7cc <__kernel_cos+0xec>
 800f816:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f850 <__kernel_cos+0x170>
 800f81a:	e7db      	b.n	800f7d4 <__kernel_cos+0xf4>
 800f81c:	f3af 8000 	nop.w
 800f820:	be8838d4 	.word	0xbe8838d4
 800f824:	bda8fae9 	.word	0xbda8fae9
 800f828:	bdb4b1c4 	.word	0xbdb4b1c4
 800f82c:	3e21ee9e 	.word	0x3e21ee9e
 800f830:	809c52ad 	.word	0x809c52ad
 800f834:	3e927e4f 	.word	0x3e927e4f
 800f838:	19cb1590 	.word	0x19cb1590
 800f83c:	3efa01a0 	.word	0x3efa01a0
 800f840:	16c15177 	.word	0x16c15177
 800f844:	3f56c16c 	.word	0x3f56c16c
 800f848:	5555554c 	.word	0x5555554c
 800f84c:	3fa55555 	.word	0x3fa55555
 800f850:	00000000 	.word	0x00000000
 800f854:	3ff00000 	.word	0x3ff00000
 800f858:	3fe00000 	.word	0x3fe00000
 800f85c:	3fd33332 	.word	0x3fd33332
 800f860:	3ff00000 	.word	0x3ff00000
 800f864:	3fe90000 	.word	0x3fe90000
 800f868:	3fd20000 	.word	0x3fd20000
 800f86c:	00000000 	.word	0x00000000

0800f870 <__kernel_rem_pio2>:
 800f870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f874:	ed2d 8b02 	vpush	{d8}
 800f878:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f87c:	f112 0f14 	cmn.w	r2, #20
 800f880:	9308      	str	r3, [sp, #32]
 800f882:	9101      	str	r1, [sp, #4]
 800f884:	4bc4      	ldr	r3, [pc, #784]	; (800fb98 <__kernel_rem_pio2+0x328>)
 800f886:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f888:	900b      	str	r0, [sp, #44]	; 0x2c
 800f88a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f88e:	9302      	str	r3, [sp, #8]
 800f890:	9b08      	ldr	r3, [sp, #32]
 800f892:	f103 33ff 	add.w	r3, r3, #4294967295
 800f896:	bfa8      	it	ge
 800f898:	1ed4      	subge	r4, r2, #3
 800f89a:	9306      	str	r3, [sp, #24]
 800f89c:	bfb2      	itee	lt
 800f89e:	2400      	movlt	r4, #0
 800f8a0:	2318      	movge	r3, #24
 800f8a2:	fb94 f4f3 	sdivge	r4, r4, r3
 800f8a6:	f06f 0317 	mvn.w	r3, #23
 800f8aa:	fb04 3303 	mla	r3, r4, r3, r3
 800f8ae:	eb03 0a02 	add.w	sl, r3, r2
 800f8b2:	9b02      	ldr	r3, [sp, #8]
 800f8b4:	9a06      	ldr	r2, [sp, #24]
 800f8b6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800fb88 <__kernel_rem_pio2+0x318>
 800f8ba:	eb03 0802 	add.w	r8, r3, r2
 800f8be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f8c0:	1aa7      	subs	r7, r4, r2
 800f8c2:	ae22      	add	r6, sp, #136	; 0x88
 800f8c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f8c8:	2500      	movs	r5, #0
 800f8ca:	4545      	cmp	r5, r8
 800f8cc:	dd13      	ble.n	800f8f6 <__kernel_rem_pio2+0x86>
 800f8ce:	9b08      	ldr	r3, [sp, #32]
 800f8d0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800fb88 <__kernel_rem_pio2+0x318>
 800f8d4:	aa22      	add	r2, sp, #136	; 0x88
 800f8d6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f8da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f8de:	f04f 0800 	mov.w	r8, #0
 800f8e2:	9b02      	ldr	r3, [sp, #8]
 800f8e4:	4598      	cmp	r8, r3
 800f8e6:	dc2f      	bgt.n	800f948 <__kernel_rem_pio2+0xd8>
 800f8e8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f8ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800f8f0:	462f      	mov	r7, r5
 800f8f2:	2600      	movs	r6, #0
 800f8f4:	e01b      	b.n	800f92e <__kernel_rem_pio2+0xbe>
 800f8f6:	42ef      	cmn	r7, r5
 800f8f8:	d407      	bmi.n	800f90a <__kernel_rem_pio2+0x9a>
 800f8fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f8fe:	f7f0 fe11 	bl	8000524 <__aeabi_i2d>
 800f902:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f906:	3501      	adds	r5, #1
 800f908:	e7df      	b.n	800f8ca <__kernel_rem_pio2+0x5a>
 800f90a:	ec51 0b18 	vmov	r0, r1, d8
 800f90e:	e7f8      	b.n	800f902 <__kernel_rem_pio2+0x92>
 800f910:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f914:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f918:	f7f0 fe6e 	bl	80005f8 <__aeabi_dmul>
 800f91c:	4602      	mov	r2, r0
 800f91e:	460b      	mov	r3, r1
 800f920:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f924:	f7f0 fcb2 	bl	800028c <__adddf3>
 800f928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f92c:	3601      	adds	r6, #1
 800f92e:	9b06      	ldr	r3, [sp, #24]
 800f930:	429e      	cmp	r6, r3
 800f932:	f1a7 0708 	sub.w	r7, r7, #8
 800f936:	ddeb      	ble.n	800f910 <__kernel_rem_pio2+0xa0>
 800f938:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f93c:	f108 0801 	add.w	r8, r8, #1
 800f940:	ecab 7b02 	vstmia	fp!, {d7}
 800f944:	3508      	adds	r5, #8
 800f946:	e7cc      	b.n	800f8e2 <__kernel_rem_pio2+0x72>
 800f948:	9b02      	ldr	r3, [sp, #8]
 800f94a:	aa0e      	add	r2, sp, #56	; 0x38
 800f94c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f950:	930d      	str	r3, [sp, #52]	; 0x34
 800f952:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f954:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f958:	9c02      	ldr	r4, [sp, #8]
 800f95a:	930c      	str	r3, [sp, #48]	; 0x30
 800f95c:	00e3      	lsls	r3, r4, #3
 800f95e:	930a      	str	r3, [sp, #40]	; 0x28
 800f960:	ab9a      	add	r3, sp, #616	; 0x268
 800f962:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f966:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f96a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800f96e:	ab72      	add	r3, sp, #456	; 0x1c8
 800f970:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f974:	46c3      	mov	fp, r8
 800f976:	46a1      	mov	r9, r4
 800f978:	f1b9 0f00 	cmp.w	r9, #0
 800f97c:	f1a5 0508 	sub.w	r5, r5, #8
 800f980:	dc77      	bgt.n	800fa72 <__kernel_rem_pio2+0x202>
 800f982:	ec47 6b10 	vmov	d0, r6, r7
 800f986:	4650      	mov	r0, sl
 800f988:	f000 fdae 	bl	80104e8 <scalbn>
 800f98c:	ec57 6b10 	vmov	r6, r7, d0
 800f990:	2200      	movs	r2, #0
 800f992:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f996:	ee10 0a10 	vmov	r0, s0
 800f99a:	4639      	mov	r1, r7
 800f99c:	f7f0 fe2c 	bl	80005f8 <__aeabi_dmul>
 800f9a0:	ec41 0b10 	vmov	d0, r0, r1
 800f9a4:	f000 fd20 	bl	80103e8 <floor>
 800f9a8:	4b7c      	ldr	r3, [pc, #496]	; (800fb9c <__kernel_rem_pio2+0x32c>)
 800f9aa:	ec51 0b10 	vmov	r0, r1, d0
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f7f0 fe22 	bl	80005f8 <__aeabi_dmul>
 800f9b4:	4602      	mov	r2, r0
 800f9b6:	460b      	mov	r3, r1
 800f9b8:	4630      	mov	r0, r6
 800f9ba:	4639      	mov	r1, r7
 800f9bc:	f7f0 fc64 	bl	8000288 <__aeabi_dsub>
 800f9c0:	460f      	mov	r7, r1
 800f9c2:	4606      	mov	r6, r0
 800f9c4:	f7f1 f8c8 	bl	8000b58 <__aeabi_d2iz>
 800f9c8:	9004      	str	r0, [sp, #16]
 800f9ca:	f7f0 fdab 	bl	8000524 <__aeabi_i2d>
 800f9ce:	4602      	mov	r2, r0
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	4630      	mov	r0, r6
 800f9d4:	4639      	mov	r1, r7
 800f9d6:	f7f0 fc57 	bl	8000288 <__aeabi_dsub>
 800f9da:	f1ba 0f00 	cmp.w	sl, #0
 800f9de:	4606      	mov	r6, r0
 800f9e0:	460f      	mov	r7, r1
 800f9e2:	dd6d      	ble.n	800fac0 <__kernel_rem_pio2+0x250>
 800f9e4:	1e62      	subs	r2, r4, #1
 800f9e6:	ab0e      	add	r3, sp, #56	; 0x38
 800f9e8:	9d04      	ldr	r5, [sp, #16]
 800f9ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f9ee:	f1ca 0118 	rsb	r1, sl, #24
 800f9f2:	fa40 f301 	asr.w	r3, r0, r1
 800f9f6:	441d      	add	r5, r3
 800f9f8:	408b      	lsls	r3, r1
 800f9fa:	1ac0      	subs	r0, r0, r3
 800f9fc:	ab0e      	add	r3, sp, #56	; 0x38
 800f9fe:	9504      	str	r5, [sp, #16]
 800fa00:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800fa04:	f1ca 0317 	rsb	r3, sl, #23
 800fa08:	fa40 fb03 	asr.w	fp, r0, r3
 800fa0c:	f1bb 0f00 	cmp.w	fp, #0
 800fa10:	dd65      	ble.n	800fade <__kernel_rem_pio2+0x26e>
 800fa12:	9b04      	ldr	r3, [sp, #16]
 800fa14:	2200      	movs	r2, #0
 800fa16:	3301      	adds	r3, #1
 800fa18:	9304      	str	r3, [sp, #16]
 800fa1a:	4615      	mov	r5, r2
 800fa1c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800fa20:	4294      	cmp	r4, r2
 800fa22:	f300 809c 	bgt.w	800fb5e <__kernel_rem_pio2+0x2ee>
 800fa26:	f1ba 0f00 	cmp.w	sl, #0
 800fa2a:	dd07      	ble.n	800fa3c <__kernel_rem_pio2+0x1cc>
 800fa2c:	f1ba 0f01 	cmp.w	sl, #1
 800fa30:	f000 80c0 	beq.w	800fbb4 <__kernel_rem_pio2+0x344>
 800fa34:	f1ba 0f02 	cmp.w	sl, #2
 800fa38:	f000 80c6 	beq.w	800fbc8 <__kernel_rem_pio2+0x358>
 800fa3c:	f1bb 0f02 	cmp.w	fp, #2
 800fa40:	d14d      	bne.n	800fade <__kernel_rem_pio2+0x26e>
 800fa42:	4632      	mov	r2, r6
 800fa44:	463b      	mov	r3, r7
 800fa46:	4956      	ldr	r1, [pc, #344]	; (800fba0 <__kernel_rem_pio2+0x330>)
 800fa48:	2000      	movs	r0, #0
 800fa4a:	f7f0 fc1d 	bl	8000288 <__aeabi_dsub>
 800fa4e:	4606      	mov	r6, r0
 800fa50:	460f      	mov	r7, r1
 800fa52:	2d00      	cmp	r5, #0
 800fa54:	d043      	beq.n	800fade <__kernel_rem_pio2+0x26e>
 800fa56:	4650      	mov	r0, sl
 800fa58:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800fb90 <__kernel_rem_pio2+0x320>
 800fa5c:	f000 fd44 	bl	80104e8 <scalbn>
 800fa60:	4630      	mov	r0, r6
 800fa62:	4639      	mov	r1, r7
 800fa64:	ec53 2b10 	vmov	r2, r3, d0
 800fa68:	f7f0 fc0e 	bl	8000288 <__aeabi_dsub>
 800fa6c:	4606      	mov	r6, r0
 800fa6e:	460f      	mov	r7, r1
 800fa70:	e035      	b.n	800fade <__kernel_rem_pio2+0x26e>
 800fa72:	4b4c      	ldr	r3, [pc, #304]	; (800fba4 <__kernel_rem_pio2+0x334>)
 800fa74:	2200      	movs	r2, #0
 800fa76:	4630      	mov	r0, r6
 800fa78:	4639      	mov	r1, r7
 800fa7a:	f7f0 fdbd 	bl	80005f8 <__aeabi_dmul>
 800fa7e:	f7f1 f86b 	bl	8000b58 <__aeabi_d2iz>
 800fa82:	f7f0 fd4f 	bl	8000524 <__aeabi_i2d>
 800fa86:	4602      	mov	r2, r0
 800fa88:	460b      	mov	r3, r1
 800fa8a:	ec43 2b18 	vmov	d8, r2, r3
 800fa8e:	4b46      	ldr	r3, [pc, #280]	; (800fba8 <__kernel_rem_pio2+0x338>)
 800fa90:	2200      	movs	r2, #0
 800fa92:	f7f0 fdb1 	bl	80005f8 <__aeabi_dmul>
 800fa96:	4602      	mov	r2, r0
 800fa98:	460b      	mov	r3, r1
 800fa9a:	4630      	mov	r0, r6
 800fa9c:	4639      	mov	r1, r7
 800fa9e:	f7f0 fbf3 	bl	8000288 <__aeabi_dsub>
 800faa2:	f7f1 f859 	bl	8000b58 <__aeabi_d2iz>
 800faa6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800faaa:	f84b 0b04 	str.w	r0, [fp], #4
 800faae:	ec51 0b18 	vmov	r0, r1, d8
 800fab2:	f7f0 fbeb 	bl	800028c <__adddf3>
 800fab6:	f109 39ff 	add.w	r9, r9, #4294967295
 800faba:	4606      	mov	r6, r0
 800fabc:	460f      	mov	r7, r1
 800fabe:	e75b      	b.n	800f978 <__kernel_rem_pio2+0x108>
 800fac0:	d106      	bne.n	800fad0 <__kernel_rem_pio2+0x260>
 800fac2:	1e63      	subs	r3, r4, #1
 800fac4:	aa0e      	add	r2, sp, #56	; 0x38
 800fac6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800faca:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800face:	e79d      	b.n	800fa0c <__kernel_rem_pio2+0x19c>
 800fad0:	4b36      	ldr	r3, [pc, #216]	; (800fbac <__kernel_rem_pio2+0x33c>)
 800fad2:	2200      	movs	r2, #0
 800fad4:	f7f1 f816 	bl	8000b04 <__aeabi_dcmpge>
 800fad8:	2800      	cmp	r0, #0
 800fada:	d13d      	bne.n	800fb58 <__kernel_rem_pio2+0x2e8>
 800fadc:	4683      	mov	fp, r0
 800fade:	2200      	movs	r2, #0
 800fae0:	2300      	movs	r3, #0
 800fae2:	4630      	mov	r0, r6
 800fae4:	4639      	mov	r1, r7
 800fae6:	f7f0 ffef 	bl	8000ac8 <__aeabi_dcmpeq>
 800faea:	2800      	cmp	r0, #0
 800faec:	f000 80c0 	beq.w	800fc70 <__kernel_rem_pio2+0x400>
 800faf0:	1e65      	subs	r5, r4, #1
 800faf2:	462b      	mov	r3, r5
 800faf4:	2200      	movs	r2, #0
 800faf6:	9902      	ldr	r1, [sp, #8]
 800faf8:	428b      	cmp	r3, r1
 800fafa:	da6c      	bge.n	800fbd6 <__kernel_rem_pio2+0x366>
 800fafc:	2a00      	cmp	r2, #0
 800fafe:	f000 8089 	beq.w	800fc14 <__kernel_rem_pio2+0x3a4>
 800fb02:	ab0e      	add	r3, sp, #56	; 0x38
 800fb04:	f1aa 0a18 	sub.w	sl, sl, #24
 800fb08:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	f000 80ad 	beq.w	800fc6c <__kernel_rem_pio2+0x3fc>
 800fb12:	4650      	mov	r0, sl
 800fb14:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800fb90 <__kernel_rem_pio2+0x320>
 800fb18:	f000 fce6 	bl	80104e8 <scalbn>
 800fb1c:	ab9a      	add	r3, sp, #616	; 0x268
 800fb1e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800fb22:	ec57 6b10 	vmov	r6, r7, d0
 800fb26:	00ec      	lsls	r4, r5, #3
 800fb28:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800fb2c:	46aa      	mov	sl, r5
 800fb2e:	f1ba 0f00 	cmp.w	sl, #0
 800fb32:	f280 80d6 	bge.w	800fce2 <__kernel_rem_pio2+0x472>
 800fb36:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800fb88 <__kernel_rem_pio2+0x318>
 800fb3a:	462e      	mov	r6, r5
 800fb3c:	2e00      	cmp	r6, #0
 800fb3e:	f2c0 8104 	blt.w	800fd4a <__kernel_rem_pio2+0x4da>
 800fb42:	ab72      	add	r3, sp, #456	; 0x1c8
 800fb44:	ed8d 8b06 	vstr	d8, [sp, #24]
 800fb48:	f8df a064 	ldr.w	sl, [pc, #100]	; 800fbb0 <__kernel_rem_pio2+0x340>
 800fb4c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800fb50:	f04f 0800 	mov.w	r8, #0
 800fb54:	1baf      	subs	r7, r5, r6
 800fb56:	e0ea      	b.n	800fd2e <__kernel_rem_pio2+0x4be>
 800fb58:	f04f 0b02 	mov.w	fp, #2
 800fb5c:	e759      	b.n	800fa12 <__kernel_rem_pio2+0x1a2>
 800fb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800fb62:	b955      	cbnz	r5, 800fb7a <__kernel_rem_pio2+0x30a>
 800fb64:	b123      	cbz	r3, 800fb70 <__kernel_rem_pio2+0x300>
 800fb66:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800fb6a:	f8c8 3000 	str.w	r3, [r8]
 800fb6e:	2301      	movs	r3, #1
 800fb70:	3201      	adds	r2, #1
 800fb72:	f108 0804 	add.w	r8, r8, #4
 800fb76:	461d      	mov	r5, r3
 800fb78:	e752      	b.n	800fa20 <__kernel_rem_pio2+0x1b0>
 800fb7a:	1acb      	subs	r3, r1, r3
 800fb7c:	f8c8 3000 	str.w	r3, [r8]
 800fb80:	462b      	mov	r3, r5
 800fb82:	e7f5      	b.n	800fb70 <__kernel_rem_pio2+0x300>
 800fb84:	f3af 8000 	nop.w
	...
 800fb94:	3ff00000 	.word	0x3ff00000
 800fb98:	08011070 	.word	0x08011070
 800fb9c:	40200000 	.word	0x40200000
 800fba0:	3ff00000 	.word	0x3ff00000
 800fba4:	3e700000 	.word	0x3e700000
 800fba8:	41700000 	.word	0x41700000
 800fbac:	3fe00000 	.word	0x3fe00000
 800fbb0:	08011030 	.word	0x08011030
 800fbb4:	1e62      	subs	r2, r4, #1
 800fbb6:	ab0e      	add	r3, sp, #56	; 0x38
 800fbb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbbc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fbc0:	a90e      	add	r1, sp, #56	; 0x38
 800fbc2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fbc6:	e739      	b.n	800fa3c <__kernel_rem_pio2+0x1cc>
 800fbc8:	1e62      	subs	r2, r4, #1
 800fbca:	ab0e      	add	r3, sp, #56	; 0x38
 800fbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbd0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fbd4:	e7f4      	b.n	800fbc0 <__kernel_rem_pio2+0x350>
 800fbd6:	a90e      	add	r1, sp, #56	; 0x38
 800fbd8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fbdc:	3b01      	subs	r3, #1
 800fbde:	430a      	orrs	r2, r1
 800fbe0:	e789      	b.n	800faf6 <__kernel_rem_pio2+0x286>
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800fbe8:	2900      	cmp	r1, #0
 800fbea:	d0fa      	beq.n	800fbe2 <__kernel_rem_pio2+0x372>
 800fbec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fbee:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800fbf2:	446a      	add	r2, sp
 800fbf4:	3a98      	subs	r2, #152	; 0x98
 800fbf6:	920a      	str	r2, [sp, #40]	; 0x28
 800fbf8:	9a08      	ldr	r2, [sp, #32]
 800fbfa:	18e3      	adds	r3, r4, r3
 800fbfc:	18a5      	adds	r5, r4, r2
 800fbfe:	aa22      	add	r2, sp, #136	; 0x88
 800fc00:	f104 0801 	add.w	r8, r4, #1
 800fc04:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800fc08:	9304      	str	r3, [sp, #16]
 800fc0a:	9b04      	ldr	r3, [sp, #16]
 800fc0c:	4543      	cmp	r3, r8
 800fc0e:	da04      	bge.n	800fc1a <__kernel_rem_pio2+0x3aa>
 800fc10:	461c      	mov	r4, r3
 800fc12:	e6a3      	b.n	800f95c <__kernel_rem_pio2+0xec>
 800fc14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fc16:	2301      	movs	r3, #1
 800fc18:	e7e4      	b.n	800fbe4 <__kernel_rem_pio2+0x374>
 800fc1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fc1c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800fc20:	f7f0 fc80 	bl	8000524 <__aeabi_i2d>
 800fc24:	e8e5 0102 	strd	r0, r1, [r5], #8
 800fc28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc2a:	46ab      	mov	fp, r5
 800fc2c:	461c      	mov	r4, r3
 800fc2e:	f04f 0900 	mov.w	r9, #0
 800fc32:	2600      	movs	r6, #0
 800fc34:	2700      	movs	r7, #0
 800fc36:	9b06      	ldr	r3, [sp, #24]
 800fc38:	4599      	cmp	r9, r3
 800fc3a:	dd06      	ble.n	800fc4a <__kernel_rem_pio2+0x3da>
 800fc3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc3e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800fc42:	f108 0801 	add.w	r8, r8, #1
 800fc46:	930a      	str	r3, [sp, #40]	; 0x28
 800fc48:	e7df      	b.n	800fc0a <__kernel_rem_pio2+0x39a>
 800fc4a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800fc4e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800fc52:	f7f0 fcd1 	bl	80005f8 <__aeabi_dmul>
 800fc56:	4602      	mov	r2, r0
 800fc58:	460b      	mov	r3, r1
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	4639      	mov	r1, r7
 800fc5e:	f7f0 fb15 	bl	800028c <__adddf3>
 800fc62:	f109 0901 	add.w	r9, r9, #1
 800fc66:	4606      	mov	r6, r0
 800fc68:	460f      	mov	r7, r1
 800fc6a:	e7e4      	b.n	800fc36 <__kernel_rem_pio2+0x3c6>
 800fc6c:	3d01      	subs	r5, #1
 800fc6e:	e748      	b.n	800fb02 <__kernel_rem_pio2+0x292>
 800fc70:	ec47 6b10 	vmov	d0, r6, r7
 800fc74:	f1ca 0000 	rsb	r0, sl, #0
 800fc78:	f000 fc36 	bl	80104e8 <scalbn>
 800fc7c:	ec57 6b10 	vmov	r6, r7, d0
 800fc80:	4ba0      	ldr	r3, [pc, #640]	; (800ff04 <__kernel_rem_pio2+0x694>)
 800fc82:	ee10 0a10 	vmov	r0, s0
 800fc86:	2200      	movs	r2, #0
 800fc88:	4639      	mov	r1, r7
 800fc8a:	f7f0 ff3b 	bl	8000b04 <__aeabi_dcmpge>
 800fc8e:	b1f8      	cbz	r0, 800fcd0 <__kernel_rem_pio2+0x460>
 800fc90:	4b9d      	ldr	r3, [pc, #628]	; (800ff08 <__kernel_rem_pio2+0x698>)
 800fc92:	2200      	movs	r2, #0
 800fc94:	4630      	mov	r0, r6
 800fc96:	4639      	mov	r1, r7
 800fc98:	f7f0 fcae 	bl	80005f8 <__aeabi_dmul>
 800fc9c:	f7f0 ff5c 	bl	8000b58 <__aeabi_d2iz>
 800fca0:	4680      	mov	r8, r0
 800fca2:	f7f0 fc3f 	bl	8000524 <__aeabi_i2d>
 800fca6:	4b97      	ldr	r3, [pc, #604]	; (800ff04 <__kernel_rem_pio2+0x694>)
 800fca8:	2200      	movs	r2, #0
 800fcaa:	f7f0 fca5 	bl	80005f8 <__aeabi_dmul>
 800fcae:	460b      	mov	r3, r1
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	4639      	mov	r1, r7
 800fcb4:	4630      	mov	r0, r6
 800fcb6:	f7f0 fae7 	bl	8000288 <__aeabi_dsub>
 800fcba:	f7f0 ff4d 	bl	8000b58 <__aeabi_d2iz>
 800fcbe:	1c65      	adds	r5, r4, #1
 800fcc0:	ab0e      	add	r3, sp, #56	; 0x38
 800fcc2:	f10a 0a18 	add.w	sl, sl, #24
 800fcc6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fcca:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800fcce:	e720      	b.n	800fb12 <__kernel_rem_pio2+0x2a2>
 800fcd0:	4630      	mov	r0, r6
 800fcd2:	4639      	mov	r1, r7
 800fcd4:	f7f0 ff40 	bl	8000b58 <__aeabi_d2iz>
 800fcd8:	ab0e      	add	r3, sp, #56	; 0x38
 800fcda:	4625      	mov	r5, r4
 800fcdc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fce0:	e717      	b.n	800fb12 <__kernel_rem_pio2+0x2a2>
 800fce2:	ab0e      	add	r3, sp, #56	; 0x38
 800fce4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800fce8:	f7f0 fc1c 	bl	8000524 <__aeabi_i2d>
 800fcec:	4632      	mov	r2, r6
 800fcee:	463b      	mov	r3, r7
 800fcf0:	f7f0 fc82 	bl	80005f8 <__aeabi_dmul>
 800fcf4:	4b84      	ldr	r3, [pc, #528]	; (800ff08 <__kernel_rem_pio2+0x698>)
 800fcf6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	4630      	mov	r0, r6
 800fcfe:	4639      	mov	r1, r7
 800fd00:	f7f0 fc7a 	bl	80005f8 <__aeabi_dmul>
 800fd04:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd08:	4606      	mov	r6, r0
 800fd0a:	460f      	mov	r7, r1
 800fd0c:	e70f      	b.n	800fb2e <__kernel_rem_pio2+0x2be>
 800fd0e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800fd12:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800fd16:	f7f0 fc6f 	bl	80005f8 <__aeabi_dmul>
 800fd1a:	4602      	mov	r2, r0
 800fd1c:	460b      	mov	r3, r1
 800fd1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd22:	f7f0 fab3 	bl	800028c <__adddf3>
 800fd26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fd2a:	f108 0801 	add.w	r8, r8, #1
 800fd2e:	9b02      	ldr	r3, [sp, #8]
 800fd30:	4598      	cmp	r8, r3
 800fd32:	dc01      	bgt.n	800fd38 <__kernel_rem_pio2+0x4c8>
 800fd34:	45b8      	cmp	r8, r7
 800fd36:	ddea      	ble.n	800fd0e <__kernel_rem_pio2+0x49e>
 800fd38:	ed9d 7b06 	vldr	d7, [sp, #24]
 800fd3c:	ab4a      	add	r3, sp, #296	; 0x128
 800fd3e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800fd42:	ed87 7b00 	vstr	d7, [r7]
 800fd46:	3e01      	subs	r6, #1
 800fd48:	e6f8      	b.n	800fb3c <__kernel_rem_pio2+0x2cc>
 800fd4a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fd4c:	2b02      	cmp	r3, #2
 800fd4e:	dc0b      	bgt.n	800fd68 <__kernel_rem_pio2+0x4f8>
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	dc35      	bgt.n	800fdc0 <__kernel_rem_pio2+0x550>
 800fd54:	d059      	beq.n	800fe0a <__kernel_rem_pio2+0x59a>
 800fd56:	9b04      	ldr	r3, [sp, #16]
 800fd58:	f003 0007 	and.w	r0, r3, #7
 800fd5c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fd60:	ecbd 8b02 	vpop	{d8}
 800fd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd68:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fd6a:	2b03      	cmp	r3, #3
 800fd6c:	d1f3      	bne.n	800fd56 <__kernel_rem_pio2+0x4e6>
 800fd6e:	ab4a      	add	r3, sp, #296	; 0x128
 800fd70:	4423      	add	r3, r4
 800fd72:	9306      	str	r3, [sp, #24]
 800fd74:	461c      	mov	r4, r3
 800fd76:	469a      	mov	sl, r3
 800fd78:	9502      	str	r5, [sp, #8]
 800fd7a:	9b02      	ldr	r3, [sp, #8]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	f1aa 0a08 	sub.w	sl, sl, #8
 800fd82:	dc6b      	bgt.n	800fe5c <__kernel_rem_pio2+0x5ec>
 800fd84:	46aa      	mov	sl, r5
 800fd86:	f1ba 0f01 	cmp.w	sl, #1
 800fd8a:	f1a4 0408 	sub.w	r4, r4, #8
 800fd8e:	f300 8085 	bgt.w	800fe9c <__kernel_rem_pio2+0x62c>
 800fd92:	9c06      	ldr	r4, [sp, #24]
 800fd94:	2000      	movs	r0, #0
 800fd96:	3408      	adds	r4, #8
 800fd98:	2100      	movs	r1, #0
 800fd9a:	2d01      	cmp	r5, #1
 800fd9c:	f300 809d 	bgt.w	800feda <__kernel_rem_pio2+0x66a>
 800fda0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800fda4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800fda8:	f1bb 0f00 	cmp.w	fp, #0
 800fdac:	f040 809b 	bne.w	800fee6 <__kernel_rem_pio2+0x676>
 800fdb0:	9b01      	ldr	r3, [sp, #4]
 800fdb2:	e9c3 5600 	strd	r5, r6, [r3]
 800fdb6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fdba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fdbe:	e7ca      	b.n	800fd56 <__kernel_rem_pio2+0x4e6>
 800fdc0:	3408      	adds	r4, #8
 800fdc2:	ab4a      	add	r3, sp, #296	; 0x128
 800fdc4:	441c      	add	r4, r3
 800fdc6:	462e      	mov	r6, r5
 800fdc8:	2000      	movs	r0, #0
 800fdca:	2100      	movs	r1, #0
 800fdcc:	2e00      	cmp	r6, #0
 800fdce:	da36      	bge.n	800fe3e <__kernel_rem_pio2+0x5ce>
 800fdd0:	f1bb 0f00 	cmp.w	fp, #0
 800fdd4:	d039      	beq.n	800fe4a <__kernel_rem_pio2+0x5da>
 800fdd6:	4602      	mov	r2, r0
 800fdd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fddc:	9c01      	ldr	r4, [sp, #4]
 800fdde:	e9c4 2300 	strd	r2, r3, [r4]
 800fde2:	4602      	mov	r2, r0
 800fde4:	460b      	mov	r3, r1
 800fde6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800fdea:	f7f0 fa4d 	bl	8000288 <__aeabi_dsub>
 800fdee:	ae4c      	add	r6, sp, #304	; 0x130
 800fdf0:	2401      	movs	r4, #1
 800fdf2:	42a5      	cmp	r5, r4
 800fdf4:	da2c      	bge.n	800fe50 <__kernel_rem_pio2+0x5e0>
 800fdf6:	f1bb 0f00 	cmp.w	fp, #0
 800fdfa:	d002      	beq.n	800fe02 <__kernel_rem_pio2+0x592>
 800fdfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe00:	4619      	mov	r1, r3
 800fe02:	9b01      	ldr	r3, [sp, #4]
 800fe04:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fe08:	e7a5      	b.n	800fd56 <__kernel_rem_pio2+0x4e6>
 800fe0a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800fe0e:	eb0d 0403 	add.w	r4, sp, r3
 800fe12:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800fe16:	2000      	movs	r0, #0
 800fe18:	2100      	movs	r1, #0
 800fe1a:	2d00      	cmp	r5, #0
 800fe1c:	da09      	bge.n	800fe32 <__kernel_rem_pio2+0x5c2>
 800fe1e:	f1bb 0f00 	cmp.w	fp, #0
 800fe22:	d002      	beq.n	800fe2a <__kernel_rem_pio2+0x5ba>
 800fe24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe28:	4619      	mov	r1, r3
 800fe2a:	9b01      	ldr	r3, [sp, #4]
 800fe2c:	e9c3 0100 	strd	r0, r1, [r3]
 800fe30:	e791      	b.n	800fd56 <__kernel_rem_pio2+0x4e6>
 800fe32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fe36:	f7f0 fa29 	bl	800028c <__adddf3>
 800fe3a:	3d01      	subs	r5, #1
 800fe3c:	e7ed      	b.n	800fe1a <__kernel_rem_pio2+0x5aa>
 800fe3e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fe42:	f7f0 fa23 	bl	800028c <__adddf3>
 800fe46:	3e01      	subs	r6, #1
 800fe48:	e7c0      	b.n	800fdcc <__kernel_rem_pio2+0x55c>
 800fe4a:	4602      	mov	r2, r0
 800fe4c:	460b      	mov	r3, r1
 800fe4e:	e7c5      	b.n	800fddc <__kernel_rem_pio2+0x56c>
 800fe50:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800fe54:	f7f0 fa1a 	bl	800028c <__adddf3>
 800fe58:	3401      	adds	r4, #1
 800fe5a:	e7ca      	b.n	800fdf2 <__kernel_rem_pio2+0x582>
 800fe5c:	e9da 8900 	ldrd	r8, r9, [sl]
 800fe60:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800fe64:	9b02      	ldr	r3, [sp, #8]
 800fe66:	3b01      	subs	r3, #1
 800fe68:	9302      	str	r3, [sp, #8]
 800fe6a:	4632      	mov	r2, r6
 800fe6c:	463b      	mov	r3, r7
 800fe6e:	4640      	mov	r0, r8
 800fe70:	4649      	mov	r1, r9
 800fe72:	f7f0 fa0b 	bl	800028c <__adddf3>
 800fe76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	460b      	mov	r3, r1
 800fe7e:	4640      	mov	r0, r8
 800fe80:	4649      	mov	r1, r9
 800fe82:	f7f0 fa01 	bl	8000288 <__aeabi_dsub>
 800fe86:	4632      	mov	r2, r6
 800fe88:	463b      	mov	r3, r7
 800fe8a:	f7f0 f9ff 	bl	800028c <__adddf3>
 800fe8e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800fe92:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fe96:	ed8a 7b00 	vstr	d7, [sl]
 800fe9a:	e76e      	b.n	800fd7a <__kernel_rem_pio2+0x50a>
 800fe9c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fea0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800fea4:	4640      	mov	r0, r8
 800fea6:	4632      	mov	r2, r6
 800fea8:	463b      	mov	r3, r7
 800feaa:	4649      	mov	r1, r9
 800feac:	f7f0 f9ee 	bl	800028c <__adddf3>
 800feb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800feb4:	4602      	mov	r2, r0
 800feb6:	460b      	mov	r3, r1
 800feb8:	4640      	mov	r0, r8
 800feba:	4649      	mov	r1, r9
 800febc:	f7f0 f9e4 	bl	8000288 <__aeabi_dsub>
 800fec0:	4632      	mov	r2, r6
 800fec2:	463b      	mov	r3, r7
 800fec4:	f7f0 f9e2 	bl	800028c <__adddf3>
 800fec8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fecc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fed0:	ed84 7b00 	vstr	d7, [r4]
 800fed4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fed8:	e755      	b.n	800fd86 <__kernel_rem_pio2+0x516>
 800feda:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fede:	f7f0 f9d5 	bl	800028c <__adddf3>
 800fee2:	3d01      	subs	r5, #1
 800fee4:	e759      	b.n	800fd9a <__kernel_rem_pio2+0x52a>
 800fee6:	9b01      	ldr	r3, [sp, #4]
 800fee8:	9a01      	ldr	r2, [sp, #4]
 800feea:	601d      	str	r5, [r3, #0]
 800feec:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800fef0:	605c      	str	r4, [r3, #4]
 800fef2:	609f      	str	r7, [r3, #8]
 800fef4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800fef8:	60d3      	str	r3, [r2, #12]
 800fefa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fefe:	6110      	str	r0, [r2, #16]
 800ff00:	6153      	str	r3, [r2, #20]
 800ff02:	e728      	b.n	800fd56 <__kernel_rem_pio2+0x4e6>
 800ff04:	41700000 	.word	0x41700000
 800ff08:	3e700000 	.word	0x3e700000
 800ff0c:	00000000 	.word	0x00000000

0800ff10 <__kernel_sin>:
 800ff10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff14:	ed2d 8b04 	vpush	{d8-d9}
 800ff18:	eeb0 8a41 	vmov.f32	s16, s2
 800ff1c:	eef0 8a61 	vmov.f32	s17, s3
 800ff20:	ec55 4b10 	vmov	r4, r5, d0
 800ff24:	b083      	sub	sp, #12
 800ff26:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ff2a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ff2e:	9001      	str	r0, [sp, #4]
 800ff30:	da06      	bge.n	800ff40 <__kernel_sin+0x30>
 800ff32:	ee10 0a10 	vmov	r0, s0
 800ff36:	4629      	mov	r1, r5
 800ff38:	f7f0 fe0e 	bl	8000b58 <__aeabi_d2iz>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	d051      	beq.n	800ffe4 <__kernel_sin+0xd4>
 800ff40:	4622      	mov	r2, r4
 800ff42:	462b      	mov	r3, r5
 800ff44:	4620      	mov	r0, r4
 800ff46:	4629      	mov	r1, r5
 800ff48:	f7f0 fb56 	bl	80005f8 <__aeabi_dmul>
 800ff4c:	4682      	mov	sl, r0
 800ff4e:	468b      	mov	fp, r1
 800ff50:	4602      	mov	r2, r0
 800ff52:	460b      	mov	r3, r1
 800ff54:	4620      	mov	r0, r4
 800ff56:	4629      	mov	r1, r5
 800ff58:	f7f0 fb4e 	bl	80005f8 <__aeabi_dmul>
 800ff5c:	a341      	add	r3, pc, #260	; (adr r3, 8010064 <__kernel_sin+0x154>)
 800ff5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff62:	4680      	mov	r8, r0
 800ff64:	4689      	mov	r9, r1
 800ff66:	4650      	mov	r0, sl
 800ff68:	4659      	mov	r1, fp
 800ff6a:	f7f0 fb45 	bl	80005f8 <__aeabi_dmul>
 800ff6e:	a33f      	add	r3, pc, #252	; (adr r3, 801006c <__kernel_sin+0x15c>)
 800ff70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff74:	f7f0 f988 	bl	8000288 <__aeabi_dsub>
 800ff78:	4652      	mov	r2, sl
 800ff7a:	465b      	mov	r3, fp
 800ff7c:	f7f0 fb3c 	bl	80005f8 <__aeabi_dmul>
 800ff80:	a33c      	add	r3, pc, #240	; (adr r3, 8010074 <__kernel_sin+0x164>)
 800ff82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff86:	f7f0 f981 	bl	800028c <__adddf3>
 800ff8a:	4652      	mov	r2, sl
 800ff8c:	465b      	mov	r3, fp
 800ff8e:	f7f0 fb33 	bl	80005f8 <__aeabi_dmul>
 800ff92:	a33a      	add	r3, pc, #232	; (adr r3, 801007c <__kernel_sin+0x16c>)
 800ff94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff98:	f7f0 f976 	bl	8000288 <__aeabi_dsub>
 800ff9c:	4652      	mov	r2, sl
 800ff9e:	465b      	mov	r3, fp
 800ffa0:	f7f0 fb2a 	bl	80005f8 <__aeabi_dmul>
 800ffa4:	a337      	add	r3, pc, #220	; (adr r3, 8010084 <__kernel_sin+0x174>)
 800ffa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffaa:	f7f0 f96f 	bl	800028c <__adddf3>
 800ffae:	9b01      	ldr	r3, [sp, #4]
 800ffb0:	4606      	mov	r6, r0
 800ffb2:	460f      	mov	r7, r1
 800ffb4:	b9eb      	cbnz	r3, 800fff2 <__kernel_sin+0xe2>
 800ffb6:	4602      	mov	r2, r0
 800ffb8:	460b      	mov	r3, r1
 800ffba:	4650      	mov	r0, sl
 800ffbc:	4659      	mov	r1, fp
 800ffbe:	f7f0 fb1b 	bl	80005f8 <__aeabi_dmul>
 800ffc2:	a325      	add	r3, pc, #148	; (adr r3, 8010058 <__kernel_sin+0x148>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	f7f0 f95e 	bl	8000288 <__aeabi_dsub>
 800ffcc:	4642      	mov	r2, r8
 800ffce:	464b      	mov	r3, r9
 800ffd0:	f7f0 fb12 	bl	80005f8 <__aeabi_dmul>
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4620      	mov	r0, r4
 800ffda:	4629      	mov	r1, r5
 800ffdc:	f7f0 f956 	bl	800028c <__adddf3>
 800ffe0:	4604      	mov	r4, r0
 800ffe2:	460d      	mov	r5, r1
 800ffe4:	ec45 4b10 	vmov	d0, r4, r5
 800ffe8:	b003      	add	sp, #12
 800ffea:	ecbd 8b04 	vpop	{d8-d9}
 800ffee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fff2:	4b1b      	ldr	r3, [pc, #108]	; (8010060 <__kernel_sin+0x150>)
 800fff4:	ec51 0b18 	vmov	r0, r1, d8
 800fff8:	2200      	movs	r2, #0
 800fffa:	f7f0 fafd 	bl	80005f8 <__aeabi_dmul>
 800fffe:	4632      	mov	r2, r6
 8010000:	ec41 0b19 	vmov	d9, r0, r1
 8010004:	463b      	mov	r3, r7
 8010006:	4640      	mov	r0, r8
 8010008:	4649      	mov	r1, r9
 801000a:	f7f0 faf5 	bl	80005f8 <__aeabi_dmul>
 801000e:	4602      	mov	r2, r0
 8010010:	460b      	mov	r3, r1
 8010012:	ec51 0b19 	vmov	r0, r1, d9
 8010016:	f7f0 f937 	bl	8000288 <__aeabi_dsub>
 801001a:	4652      	mov	r2, sl
 801001c:	465b      	mov	r3, fp
 801001e:	f7f0 faeb 	bl	80005f8 <__aeabi_dmul>
 8010022:	ec53 2b18 	vmov	r2, r3, d8
 8010026:	f7f0 f92f 	bl	8000288 <__aeabi_dsub>
 801002a:	a30b      	add	r3, pc, #44	; (adr r3, 8010058 <__kernel_sin+0x148>)
 801002c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010030:	4606      	mov	r6, r0
 8010032:	460f      	mov	r7, r1
 8010034:	4640      	mov	r0, r8
 8010036:	4649      	mov	r1, r9
 8010038:	f7f0 fade 	bl	80005f8 <__aeabi_dmul>
 801003c:	4602      	mov	r2, r0
 801003e:	460b      	mov	r3, r1
 8010040:	4630      	mov	r0, r6
 8010042:	4639      	mov	r1, r7
 8010044:	f7f0 f922 	bl	800028c <__adddf3>
 8010048:	4602      	mov	r2, r0
 801004a:	460b      	mov	r3, r1
 801004c:	4620      	mov	r0, r4
 801004e:	4629      	mov	r1, r5
 8010050:	f7f0 f91a 	bl	8000288 <__aeabi_dsub>
 8010054:	e7c4      	b.n	800ffe0 <__kernel_sin+0xd0>
 8010056:	bf00      	nop
 8010058:	55555549 	.word	0x55555549
 801005c:	3fc55555 	.word	0x3fc55555
 8010060:	3fe00000 	.word	0x3fe00000
 8010064:	5acfd57c 	.word	0x5acfd57c
 8010068:	3de5d93a 	.word	0x3de5d93a
 801006c:	8a2b9ceb 	.word	0x8a2b9ceb
 8010070:	3e5ae5e6 	.word	0x3e5ae5e6
 8010074:	57b1fe7d 	.word	0x57b1fe7d
 8010078:	3ec71de3 	.word	0x3ec71de3
 801007c:	19c161d5 	.word	0x19c161d5
 8010080:	3f2a01a0 	.word	0x3f2a01a0
 8010084:	1110f8a6 	.word	0x1110f8a6
 8010088:	3f811111 	.word	0x3f811111
 801008c:	00000000 	.word	0x00000000

08010090 <atan>:
 8010090:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010094:	ec55 4b10 	vmov	r4, r5, d0
 8010098:	4bc3      	ldr	r3, [pc, #780]	; (80103a8 <atan+0x318>)
 801009a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801009e:	429e      	cmp	r6, r3
 80100a0:	46ab      	mov	fp, r5
 80100a2:	dd18      	ble.n	80100d6 <atan+0x46>
 80100a4:	4bc1      	ldr	r3, [pc, #772]	; (80103ac <atan+0x31c>)
 80100a6:	429e      	cmp	r6, r3
 80100a8:	dc01      	bgt.n	80100ae <atan+0x1e>
 80100aa:	d109      	bne.n	80100c0 <atan+0x30>
 80100ac:	b144      	cbz	r4, 80100c0 <atan+0x30>
 80100ae:	4622      	mov	r2, r4
 80100b0:	462b      	mov	r3, r5
 80100b2:	4620      	mov	r0, r4
 80100b4:	4629      	mov	r1, r5
 80100b6:	f7f0 f8e9 	bl	800028c <__adddf3>
 80100ba:	4604      	mov	r4, r0
 80100bc:	460d      	mov	r5, r1
 80100be:	e006      	b.n	80100ce <atan+0x3e>
 80100c0:	f1bb 0f00 	cmp.w	fp, #0
 80100c4:	f300 8131 	bgt.w	801032a <atan+0x29a>
 80100c8:	a59b      	add	r5, pc, #620	; (adr r5, 8010338 <atan+0x2a8>)
 80100ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80100ce:	ec45 4b10 	vmov	d0, r4, r5
 80100d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100d6:	4bb6      	ldr	r3, [pc, #728]	; (80103b0 <atan+0x320>)
 80100d8:	429e      	cmp	r6, r3
 80100da:	dc14      	bgt.n	8010106 <atan+0x76>
 80100dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80100e0:	429e      	cmp	r6, r3
 80100e2:	dc0d      	bgt.n	8010100 <atan+0x70>
 80100e4:	a396      	add	r3, pc, #600	; (adr r3, 8010340 <atan+0x2b0>)
 80100e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ea:	ee10 0a10 	vmov	r0, s0
 80100ee:	4629      	mov	r1, r5
 80100f0:	f7f0 f8cc 	bl	800028c <__adddf3>
 80100f4:	4baf      	ldr	r3, [pc, #700]	; (80103b4 <atan+0x324>)
 80100f6:	2200      	movs	r2, #0
 80100f8:	f7f0 fd0e 	bl	8000b18 <__aeabi_dcmpgt>
 80100fc:	2800      	cmp	r0, #0
 80100fe:	d1e6      	bne.n	80100ce <atan+0x3e>
 8010100:	f04f 3aff 	mov.w	sl, #4294967295
 8010104:	e02b      	b.n	801015e <atan+0xce>
 8010106:	f000 f963 	bl	80103d0 <fabs>
 801010a:	4bab      	ldr	r3, [pc, #684]	; (80103b8 <atan+0x328>)
 801010c:	429e      	cmp	r6, r3
 801010e:	ec55 4b10 	vmov	r4, r5, d0
 8010112:	f300 80bf 	bgt.w	8010294 <atan+0x204>
 8010116:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801011a:	429e      	cmp	r6, r3
 801011c:	f300 80a0 	bgt.w	8010260 <atan+0x1d0>
 8010120:	ee10 2a10 	vmov	r2, s0
 8010124:	ee10 0a10 	vmov	r0, s0
 8010128:	462b      	mov	r3, r5
 801012a:	4629      	mov	r1, r5
 801012c:	f7f0 f8ae 	bl	800028c <__adddf3>
 8010130:	4ba0      	ldr	r3, [pc, #640]	; (80103b4 <atan+0x324>)
 8010132:	2200      	movs	r2, #0
 8010134:	f7f0 f8a8 	bl	8000288 <__aeabi_dsub>
 8010138:	2200      	movs	r2, #0
 801013a:	4606      	mov	r6, r0
 801013c:	460f      	mov	r7, r1
 801013e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010142:	4620      	mov	r0, r4
 8010144:	4629      	mov	r1, r5
 8010146:	f7f0 f8a1 	bl	800028c <__adddf3>
 801014a:	4602      	mov	r2, r0
 801014c:	460b      	mov	r3, r1
 801014e:	4630      	mov	r0, r6
 8010150:	4639      	mov	r1, r7
 8010152:	f7f0 fb7b 	bl	800084c <__aeabi_ddiv>
 8010156:	f04f 0a00 	mov.w	sl, #0
 801015a:	4604      	mov	r4, r0
 801015c:	460d      	mov	r5, r1
 801015e:	4622      	mov	r2, r4
 8010160:	462b      	mov	r3, r5
 8010162:	4620      	mov	r0, r4
 8010164:	4629      	mov	r1, r5
 8010166:	f7f0 fa47 	bl	80005f8 <__aeabi_dmul>
 801016a:	4602      	mov	r2, r0
 801016c:	460b      	mov	r3, r1
 801016e:	4680      	mov	r8, r0
 8010170:	4689      	mov	r9, r1
 8010172:	f7f0 fa41 	bl	80005f8 <__aeabi_dmul>
 8010176:	a374      	add	r3, pc, #464	; (adr r3, 8010348 <atan+0x2b8>)
 8010178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801017c:	4606      	mov	r6, r0
 801017e:	460f      	mov	r7, r1
 8010180:	f7f0 fa3a 	bl	80005f8 <__aeabi_dmul>
 8010184:	a372      	add	r3, pc, #456	; (adr r3, 8010350 <atan+0x2c0>)
 8010186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018a:	f7f0 f87f 	bl	800028c <__adddf3>
 801018e:	4632      	mov	r2, r6
 8010190:	463b      	mov	r3, r7
 8010192:	f7f0 fa31 	bl	80005f8 <__aeabi_dmul>
 8010196:	a370      	add	r3, pc, #448	; (adr r3, 8010358 <atan+0x2c8>)
 8010198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801019c:	f7f0 f876 	bl	800028c <__adddf3>
 80101a0:	4632      	mov	r2, r6
 80101a2:	463b      	mov	r3, r7
 80101a4:	f7f0 fa28 	bl	80005f8 <__aeabi_dmul>
 80101a8:	a36d      	add	r3, pc, #436	; (adr r3, 8010360 <atan+0x2d0>)
 80101aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ae:	f7f0 f86d 	bl	800028c <__adddf3>
 80101b2:	4632      	mov	r2, r6
 80101b4:	463b      	mov	r3, r7
 80101b6:	f7f0 fa1f 	bl	80005f8 <__aeabi_dmul>
 80101ba:	a36b      	add	r3, pc, #428	; (adr r3, 8010368 <atan+0x2d8>)
 80101bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101c0:	f7f0 f864 	bl	800028c <__adddf3>
 80101c4:	4632      	mov	r2, r6
 80101c6:	463b      	mov	r3, r7
 80101c8:	f7f0 fa16 	bl	80005f8 <__aeabi_dmul>
 80101cc:	a368      	add	r3, pc, #416	; (adr r3, 8010370 <atan+0x2e0>)
 80101ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d2:	f7f0 f85b 	bl	800028c <__adddf3>
 80101d6:	4642      	mov	r2, r8
 80101d8:	464b      	mov	r3, r9
 80101da:	f7f0 fa0d 	bl	80005f8 <__aeabi_dmul>
 80101de:	a366      	add	r3, pc, #408	; (adr r3, 8010378 <atan+0x2e8>)
 80101e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e4:	4680      	mov	r8, r0
 80101e6:	4689      	mov	r9, r1
 80101e8:	4630      	mov	r0, r6
 80101ea:	4639      	mov	r1, r7
 80101ec:	f7f0 fa04 	bl	80005f8 <__aeabi_dmul>
 80101f0:	a363      	add	r3, pc, #396	; (adr r3, 8010380 <atan+0x2f0>)
 80101f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f6:	f7f0 f847 	bl	8000288 <__aeabi_dsub>
 80101fa:	4632      	mov	r2, r6
 80101fc:	463b      	mov	r3, r7
 80101fe:	f7f0 f9fb 	bl	80005f8 <__aeabi_dmul>
 8010202:	a361      	add	r3, pc, #388	; (adr r3, 8010388 <atan+0x2f8>)
 8010204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010208:	f7f0 f83e 	bl	8000288 <__aeabi_dsub>
 801020c:	4632      	mov	r2, r6
 801020e:	463b      	mov	r3, r7
 8010210:	f7f0 f9f2 	bl	80005f8 <__aeabi_dmul>
 8010214:	a35e      	add	r3, pc, #376	; (adr r3, 8010390 <atan+0x300>)
 8010216:	e9d3 2300 	ldrd	r2, r3, [r3]
 801021a:	f7f0 f835 	bl	8000288 <__aeabi_dsub>
 801021e:	4632      	mov	r2, r6
 8010220:	463b      	mov	r3, r7
 8010222:	f7f0 f9e9 	bl	80005f8 <__aeabi_dmul>
 8010226:	a35c      	add	r3, pc, #368	; (adr r3, 8010398 <atan+0x308>)
 8010228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022c:	f7f0 f82c 	bl	8000288 <__aeabi_dsub>
 8010230:	4632      	mov	r2, r6
 8010232:	463b      	mov	r3, r7
 8010234:	f7f0 f9e0 	bl	80005f8 <__aeabi_dmul>
 8010238:	4602      	mov	r2, r0
 801023a:	460b      	mov	r3, r1
 801023c:	4640      	mov	r0, r8
 801023e:	4649      	mov	r1, r9
 8010240:	f7f0 f824 	bl	800028c <__adddf3>
 8010244:	4622      	mov	r2, r4
 8010246:	462b      	mov	r3, r5
 8010248:	f7f0 f9d6 	bl	80005f8 <__aeabi_dmul>
 801024c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010250:	4602      	mov	r2, r0
 8010252:	460b      	mov	r3, r1
 8010254:	d14b      	bne.n	80102ee <atan+0x25e>
 8010256:	4620      	mov	r0, r4
 8010258:	4629      	mov	r1, r5
 801025a:	f7f0 f815 	bl	8000288 <__aeabi_dsub>
 801025e:	e72c      	b.n	80100ba <atan+0x2a>
 8010260:	ee10 0a10 	vmov	r0, s0
 8010264:	4b53      	ldr	r3, [pc, #332]	; (80103b4 <atan+0x324>)
 8010266:	2200      	movs	r2, #0
 8010268:	4629      	mov	r1, r5
 801026a:	f7f0 f80d 	bl	8000288 <__aeabi_dsub>
 801026e:	4b51      	ldr	r3, [pc, #324]	; (80103b4 <atan+0x324>)
 8010270:	4606      	mov	r6, r0
 8010272:	460f      	mov	r7, r1
 8010274:	2200      	movs	r2, #0
 8010276:	4620      	mov	r0, r4
 8010278:	4629      	mov	r1, r5
 801027a:	f7f0 f807 	bl	800028c <__adddf3>
 801027e:	4602      	mov	r2, r0
 8010280:	460b      	mov	r3, r1
 8010282:	4630      	mov	r0, r6
 8010284:	4639      	mov	r1, r7
 8010286:	f7f0 fae1 	bl	800084c <__aeabi_ddiv>
 801028a:	f04f 0a01 	mov.w	sl, #1
 801028e:	4604      	mov	r4, r0
 8010290:	460d      	mov	r5, r1
 8010292:	e764      	b.n	801015e <atan+0xce>
 8010294:	4b49      	ldr	r3, [pc, #292]	; (80103bc <atan+0x32c>)
 8010296:	429e      	cmp	r6, r3
 8010298:	da1d      	bge.n	80102d6 <atan+0x246>
 801029a:	ee10 0a10 	vmov	r0, s0
 801029e:	4b48      	ldr	r3, [pc, #288]	; (80103c0 <atan+0x330>)
 80102a0:	2200      	movs	r2, #0
 80102a2:	4629      	mov	r1, r5
 80102a4:	f7ef fff0 	bl	8000288 <__aeabi_dsub>
 80102a8:	4b45      	ldr	r3, [pc, #276]	; (80103c0 <atan+0x330>)
 80102aa:	4606      	mov	r6, r0
 80102ac:	460f      	mov	r7, r1
 80102ae:	2200      	movs	r2, #0
 80102b0:	4620      	mov	r0, r4
 80102b2:	4629      	mov	r1, r5
 80102b4:	f7f0 f9a0 	bl	80005f8 <__aeabi_dmul>
 80102b8:	4b3e      	ldr	r3, [pc, #248]	; (80103b4 <atan+0x324>)
 80102ba:	2200      	movs	r2, #0
 80102bc:	f7ef ffe6 	bl	800028c <__adddf3>
 80102c0:	4602      	mov	r2, r0
 80102c2:	460b      	mov	r3, r1
 80102c4:	4630      	mov	r0, r6
 80102c6:	4639      	mov	r1, r7
 80102c8:	f7f0 fac0 	bl	800084c <__aeabi_ddiv>
 80102cc:	f04f 0a02 	mov.w	sl, #2
 80102d0:	4604      	mov	r4, r0
 80102d2:	460d      	mov	r5, r1
 80102d4:	e743      	b.n	801015e <atan+0xce>
 80102d6:	462b      	mov	r3, r5
 80102d8:	ee10 2a10 	vmov	r2, s0
 80102dc:	4939      	ldr	r1, [pc, #228]	; (80103c4 <atan+0x334>)
 80102de:	2000      	movs	r0, #0
 80102e0:	f7f0 fab4 	bl	800084c <__aeabi_ddiv>
 80102e4:	f04f 0a03 	mov.w	sl, #3
 80102e8:	4604      	mov	r4, r0
 80102ea:	460d      	mov	r5, r1
 80102ec:	e737      	b.n	801015e <atan+0xce>
 80102ee:	4b36      	ldr	r3, [pc, #216]	; (80103c8 <atan+0x338>)
 80102f0:	4e36      	ldr	r6, [pc, #216]	; (80103cc <atan+0x33c>)
 80102f2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80102f6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80102fa:	e9da 2300 	ldrd	r2, r3, [sl]
 80102fe:	f7ef ffc3 	bl	8000288 <__aeabi_dsub>
 8010302:	4622      	mov	r2, r4
 8010304:	462b      	mov	r3, r5
 8010306:	f7ef ffbf 	bl	8000288 <__aeabi_dsub>
 801030a:	4602      	mov	r2, r0
 801030c:	460b      	mov	r3, r1
 801030e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010312:	f7ef ffb9 	bl	8000288 <__aeabi_dsub>
 8010316:	f1bb 0f00 	cmp.w	fp, #0
 801031a:	4604      	mov	r4, r0
 801031c:	460d      	mov	r5, r1
 801031e:	f6bf aed6 	bge.w	80100ce <atan+0x3e>
 8010322:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010326:	461d      	mov	r5, r3
 8010328:	e6d1      	b.n	80100ce <atan+0x3e>
 801032a:	a51d      	add	r5, pc, #116	; (adr r5, 80103a0 <atan+0x310>)
 801032c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010330:	e6cd      	b.n	80100ce <atan+0x3e>
 8010332:	bf00      	nop
 8010334:	f3af 8000 	nop.w
 8010338:	54442d18 	.word	0x54442d18
 801033c:	bff921fb 	.word	0xbff921fb
 8010340:	8800759c 	.word	0x8800759c
 8010344:	7e37e43c 	.word	0x7e37e43c
 8010348:	e322da11 	.word	0xe322da11
 801034c:	3f90ad3a 	.word	0x3f90ad3a
 8010350:	24760deb 	.word	0x24760deb
 8010354:	3fa97b4b 	.word	0x3fa97b4b
 8010358:	a0d03d51 	.word	0xa0d03d51
 801035c:	3fb10d66 	.word	0x3fb10d66
 8010360:	c54c206e 	.word	0xc54c206e
 8010364:	3fb745cd 	.word	0x3fb745cd
 8010368:	920083ff 	.word	0x920083ff
 801036c:	3fc24924 	.word	0x3fc24924
 8010370:	5555550d 	.word	0x5555550d
 8010374:	3fd55555 	.word	0x3fd55555
 8010378:	2c6a6c2f 	.word	0x2c6a6c2f
 801037c:	bfa2b444 	.word	0xbfa2b444
 8010380:	52defd9a 	.word	0x52defd9a
 8010384:	3fadde2d 	.word	0x3fadde2d
 8010388:	af749a6d 	.word	0xaf749a6d
 801038c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010390:	fe231671 	.word	0xfe231671
 8010394:	3fbc71c6 	.word	0x3fbc71c6
 8010398:	9998ebc4 	.word	0x9998ebc4
 801039c:	3fc99999 	.word	0x3fc99999
 80103a0:	54442d18 	.word	0x54442d18
 80103a4:	3ff921fb 	.word	0x3ff921fb
 80103a8:	440fffff 	.word	0x440fffff
 80103ac:	7ff00000 	.word	0x7ff00000
 80103b0:	3fdbffff 	.word	0x3fdbffff
 80103b4:	3ff00000 	.word	0x3ff00000
 80103b8:	3ff2ffff 	.word	0x3ff2ffff
 80103bc:	40038000 	.word	0x40038000
 80103c0:	3ff80000 	.word	0x3ff80000
 80103c4:	bff00000 	.word	0xbff00000
 80103c8:	080110a0 	.word	0x080110a0
 80103cc:	08011080 	.word	0x08011080

080103d0 <fabs>:
 80103d0:	ec51 0b10 	vmov	r0, r1, d0
 80103d4:	ee10 2a10 	vmov	r2, s0
 80103d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80103dc:	ec43 2b10 	vmov	d0, r2, r3
 80103e0:	4770      	bx	lr
 80103e2:	0000      	movs	r0, r0
 80103e4:	0000      	movs	r0, r0
	...

080103e8 <floor>:
 80103e8:	ec51 0b10 	vmov	r0, r1, d0
 80103ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80103f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80103f8:	2e13      	cmp	r6, #19
 80103fa:	ee10 5a10 	vmov	r5, s0
 80103fe:	ee10 8a10 	vmov	r8, s0
 8010402:	460c      	mov	r4, r1
 8010404:	dc32      	bgt.n	801046c <floor+0x84>
 8010406:	2e00      	cmp	r6, #0
 8010408:	da14      	bge.n	8010434 <floor+0x4c>
 801040a:	a333      	add	r3, pc, #204	; (adr r3, 80104d8 <floor+0xf0>)
 801040c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010410:	f7ef ff3c 	bl	800028c <__adddf3>
 8010414:	2200      	movs	r2, #0
 8010416:	2300      	movs	r3, #0
 8010418:	f7f0 fb7e 	bl	8000b18 <__aeabi_dcmpgt>
 801041c:	b138      	cbz	r0, 801042e <floor+0x46>
 801041e:	2c00      	cmp	r4, #0
 8010420:	da57      	bge.n	80104d2 <floor+0xea>
 8010422:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010426:	431d      	orrs	r5, r3
 8010428:	d001      	beq.n	801042e <floor+0x46>
 801042a:	4c2d      	ldr	r4, [pc, #180]	; (80104e0 <floor+0xf8>)
 801042c:	2500      	movs	r5, #0
 801042e:	4621      	mov	r1, r4
 8010430:	4628      	mov	r0, r5
 8010432:	e025      	b.n	8010480 <floor+0x98>
 8010434:	4f2b      	ldr	r7, [pc, #172]	; (80104e4 <floor+0xfc>)
 8010436:	4137      	asrs	r7, r6
 8010438:	ea01 0307 	and.w	r3, r1, r7
 801043c:	4303      	orrs	r3, r0
 801043e:	d01f      	beq.n	8010480 <floor+0x98>
 8010440:	a325      	add	r3, pc, #148	; (adr r3, 80104d8 <floor+0xf0>)
 8010442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010446:	f7ef ff21 	bl	800028c <__adddf3>
 801044a:	2200      	movs	r2, #0
 801044c:	2300      	movs	r3, #0
 801044e:	f7f0 fb63 	bl	8000b18 <__aeabi_dcmpgt>
 8010452:	2800      	cmp	r0, #0
 8010454:	d0eb      	beq.n	801042e <floor+0x46>
 8010456:	2c00      	cmp	r4, #0
 8010458:	bfbe      	ittt	lt
 801045a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801045e:	fa43 f606 	asrlt.w	r6, r3, r6
 8010462:	19a4      	addlt	r4, r4, r6
 8010464:	ea24 0407 	bic.w	r4, r4, r7
 8010468:	2500      	movs	r5, #0
 801046a:	e7e0      	b.n	801042e <floor+0x46>
 801046c:	2e33      	cmp	r6, #51	; 0x33
 801046e:	dd0b      	ble.n	8010488 <floor+0xa0>
 8010470:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010474:	d104      	bne.n	8010480 <floor+0x98>
 8010476:	ee10 2a10 	vmov	r2, s0
 801047a:	460b      	mov	r3, r1
 801047c:	f7ef ff06 	bl	800028c <__adddf3>
 8010480:	ec41 0b10 	vmov	d0, r0, r1
 8010484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010488:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801048c:	f04f 33ff 	mov.w	r3, #4294967295
 8010490:	fa23 f707 	lsr.w	r7, r3, r7
 8010494:	4207      	tst	r7, r0
 8010496:	d0f3      	beq.n	8010480 <floor+0x98>
 8010498:	a30f      	add	r3, pc, #60	; (adr r3, 80104d8 <floor+0xf0>)
 801049a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801049e:	f7ef fef5 	bl	800028c <__adddf3>
 80104a2:	2200      	movs	r2, #0
 80104a4:	2300      	movs	r3, #0
 80104a6:	f7f0 fb37 	bl	8000b18 <__aeabi_dcmpgt>
 80104aa:	2800      	cmp	r0, #0
 80104ac:	d0bf      	beq.n	801042e <floor+0x46>
 80104ae:	2c00      	cmp	r4, #0
 80104b0:	da02      	bge.n	80104b8 <floor+0xd0>
 80104b2:	2e14      	cmp	r6, #20
 80104b4:	d103      	bne.n	80104be <floor+0xd6>
 80104b6:	3401      	adds	r4, #1
 80104b8:	ea25 0507 	bic.w	r5, r5, r7
 80104bc:	e7b7      	b.n	801042e <floor+0x46>
 80104be:	2301      	movs	r3, #1
 80104c0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80104c4:	fa03 f606 	lsl.w	r6, r3, r6
 80104c8:	4435      	add	r5, r6
 80104ca:	4545      	cmp	r5, r8
 80104cc:	bf38      	it	cc
 80104ce:	18e4      	addcc	r4, r4, r3
 80104d0:	e7f2      	b.n	80104b8 <floor+0xd0>
 80104d2:	2500      	movs	r5, #0
 80104d4:	462c      	mov	r4, r5
 80104d6:	e7aa      	b.n	801042e <floor+0x46>
 80104d8:	8800759c 	.word	0x8800759c
 80104dc:	7e37e43c 	.word	0x7e37e43c
 80104e0:	bff00000 	.word	0xbff00000
 80104e4:	000fffff 	.word	0x000fffff

080104e8 <scalbn>:
 80104e8:	b570      	push	{r4, r5, r6, lr}
 80104ea:	ec55 4b10 	vmov	r4, r5, d0
 80104ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80104f2:	4606      	mov	r6, r0
 80104f4:	462b      	mov	r3, r5
 80104f6:	b99a      	cbnz	r2, 8010520 <scalbn+0x38>
 80104f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80104fc:	4323      	orrs	r3, r4
 80104fe:	d036      	beq.n	801056e <scalbn+0x86>
 8010500:	4b39      	ldr	r3, [pc, #228]	; (80105e8 <scalbn+0x100>)
 8010502:	4629      	mov	r1, r5
 8010504:	ee10 0a10 	vmov	r0, s0
 8010508:	2200      	movs	r2, #0
 801050a:	f7f0 f875 	bl	80005f8 <__aeabi_dmul>
 801050e:	4b37      	ldr	r3, [pc, #220]	; (80105ec <scalbn+0x104>)
 8010510:	429e      	cmp	r6, r3
 8010512:	4604      	mov	r4, r0
 8010514:	460d      	mov	r5, r1
 8010516:	da10      	bge.n	801053a <scalbn+0x52>
 8010518:	a32b      	add	r3, pc, #172	; (adr r3, 80105c8 <scalbn+0xe0>)
 801051a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801051e:	e03a      	b.n	8010596 <scalbn+0xae>
 8010520:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010524:	428a      	cmp	r2, r1
 8010526:	d10c      	bne.n	8010542 <scalbn+0x5a>
 8010528:	ee10 2a10 	vmov	r2, s0
 801052c:	4620      	mov	r0, r4
 801052e:	4629      	mov	r1, r5
 8010530:	f7ef feac 	bl	800028c <__adddf3>
 8010534:	4604      	mov	r4, r0
 8010536:	460d      	mov	r5, r1
 8010538:	e019      	b.n	801056e <scalbn+0x86>
 801053a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801053e:	460b      	mov	r3, r1
 8010540:	3a36      	subs	r2, #54	; 0x36
 8010542:	4432      	add	r2, r6
 8010544:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010548:	428a      	cmp	r2, r1
 801054a:	dd08      	ble.n	801055e <scalbn+0x76>
 801054c:	2d00      	cmp	r5, #0
 801054e:	a120      	add	r1, pc, #128	; (adr r1, 80105d0 <scalbn+0xe8>)
 8010550:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010554:	da1c      	bge.n	8010590 <scalbn+0xa8>
 8010556:	a120      	add	r1, pc, #128	; (adr r1, 80105d8 <scalbn+0xf0>)
 8010558:	e9d1 0100 	ldrd	r0, r1, [r1]
 801055c:	e018      	b.n	8010590 <scalbn+0xa8>
 801055e:	2a00      	cmp	r2, #0
 8010560:	dd08      	ble.n	8010574 <scalbn+0x8c>
 8010562:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010566:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801056a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801056e:	ec45 4b10 	vmov	d0, r4, r5
 8010572:	bd70      	pop	{r4, r5, r6, pc}
 8010574:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010578:	da19      	bge.n	80105ae <scalbn+0xc6>
 801057a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801057e:	429e      	cmp	r6, r3
 8010580:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010584:	dd0a      	ble.n	801059c <scalbn+0xb4>
 8010586:	a112      	add	r1, pc, #72	; (adr r1, 80105d0 <scalbn+0xe8>)
 8010588:	e9d1 0100 	ldrd	r0, r1, [r1]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d1e2      	bne.n	8010556 <scalbn+0x6e>
 8010590:	a30f      	add	r3, pc, #60	; (adr r3, 80105d0 <scalbn+0xe8>)
 8010592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010596:	f7f0 f82f 	bl	80005f8 <__aeabi_dmul>
 801059a:	e7cb      	b.n	8010534 <scalbn+0x4c>
 801059c:	a10a      	add	r1, pc, #40	; (adr r1, 80105c8 <scalbn+0xe0>)
 801059e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d0b8      	beq.n	8010518 <scalbn+0x30>
 80105a6:	a10e      	add	r1, pc, #56	; (adr r1, 80105e0 <scalbn+0xf8>)
 80105a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ac:	e7b4      	b.n	8010518 <scalbn+0x30>
 80105ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80105b2:	3236      	adds	r2, #54	; 0x36
 80105b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80105b8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80105bc:	4620      	mov	r0, r4
 80105be:	4b0c      	ldr	r3, [pc, #48]	; (80105f0 <scalbn+0x108>)
 80105c0:	2200      	movs	r2, #0
 80105c2:	e7e8      	b.n	8010596 <scalbn+0xae>
 80105c4:	f3af 8000 	nop.w
 80105c8:	c2f8f359 	.word	0xc2f8f359
 80105cc:	01a56e1f 	.word	0x01a56e1f
 80105d0:	8800759c 	.word	0x8800759c
 80105d4:	7e37e43c 	.word	0x7e37e43c
 80105d8:	8800759c 	.word	0x8800759c
 80105dc:	fe37e43c 	.word	0xfe37e43c
 80105e0:	c2f8f359 	.word	0xc2f8f359
 80105e4:	81a56e1f 	.word	0x81a56e1f
 80105e8:	43500000 	.word	0x43500000
 80105ec:	ffff3cb0 	.word	0xffff3cb0
 80105f0:	3c900000 	.word	0x3c900000

080105f4 <_init>:
 80105f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105f6:	bf00      	nop
 80105f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105fa:	bc08      	pop	{r3}
 80105fc:	469e      	mov	lr, r3
 80105fe:	4770      	bx	lr

08010600 <_fini>:
 8010600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010602:	bf00      	nop
 8010604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010606:	bc08      	pop	{r3}
 8010608:	469e      	mov	lr, r3
 801060a:	4770      	bx	lr
