// Seed: 4002696757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output tri1 id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_5 ? 1 : (1);
endmodule
module module_1 #(
    parameter id_13 = 32'd28,
    parameter id_4  = 32'd41,
    parameter id_5  = 32'd50
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire _id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire _id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_17,
      id_16,
      id_20,
      id_23,
      id_23,
      id_16,
      id_2,
      id_16,
      id_11,
      id_24
  );
  inout wire id_1;
  logic [1 'b0 : id_5] id_25;
  ;
  logic [id_13 : id_4] id_26;
  ;
  assign id_13 = ~-1;
endmodule
