<dec f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36160' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='501' u='m' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='278' u='m' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1795' u='a' c='_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj'/>
