SBY 20:37:44 [proof] Removing directory '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof'.
SBY 20:37:44 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_cmos.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/cells_cmos.v'.
SBY 20:37:44 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_cyclone_v.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/cells_cyclone_v.v'.
SBY 20:37:44 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_verific.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/cells_verific.v'.
SBY 20:37:44 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_xilinx_7.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/cells_xilinx_7.v'.
SBY 20:37:44 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_yosys.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/cells_yosys.v'.
SBY 20:37:44 [proof] Copy '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/syn_vivado.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/syn_vivado.v'.
SBY 20:37:44 [proof] Copy '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/syn_identity.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/syn_identity.v'.
SBY 20:37:44 [proof] Copy '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/top.v' to '/doc/wxy/2023_7_21/fuzz_11/equiv_identity_vivado/proof/src/top.v'.
SBY 20:37:44 [proof] engine_0: abc pdr
SBY 20:37:44 [proof] base: starting process "cd proof/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 20:37:44 [proof] base: Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_1.modinst141.y from 10 bits to 366 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_1.modinst50.wire8 from 21 bits to 5 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_1.modinst50.wire9 from 20 bits to 16 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_1.modinst50.y from 19 bits to 272 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_1.modinst50.wire7 from 17 bits to 13 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top.top_2.y from 91 bits to 166 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top.top_1.y from 91 bits to 166 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_9.CO from 3 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_66.CO from 1 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_58.CO from 1 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_50.CO from 1 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_49.CO from 1 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_48.O from 2 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[34]_inst_i_48.CO from 3 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[156]_inst_i_57.O from 3 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[156]_inst_i_57.CO from 2 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[156]_inst_i_19.O from 3 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port top_2.y_OBUF[156]_inst_i_19.CO from 2 bits to 4 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_1.modinst46.wire33 from 22 bits to 12 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_1.modinst46.y from 21 bits to 103 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_1.modinst46.wire35 from 20 bits to 18 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst136.y from 20 bits to 186 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst136.wire113 from 10 bits to 7 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst136.wire115 from 19 bits to 12 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst89.wire67 from 21 bits to 14 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst89.y from 14 bits to 138 bits.
SBY 20:37:44 [proof] base: Warning: Resizing cell port module5_19_1.modinst89.wire68 from 13 bits to 10 bits.
SBY 20:37:45 [proof] base: ERROR: Command syntax error: Unknown option or option in arguments.
SBY 20:37:45 [proof] base: > hierarchy -smtcheck
SBY 20:37:45 [proof] base: >           ^
SBY 20:37:45 [proof] base: finished (returncode=1)
SBY 20:37:45 [proof] base: task failed. ERROR.
SBY 20:37:45 [proof] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 20:37:45 [proof] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 20:37:45 [proof] summary: engine_0 (abc pdr) did not return a status
SBY 20:37:45 [proof] summary: engine_0 did not produce any traces
SBY 20:37:45 [proof] DONE (ERROR, rc=16)
