#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002af1f73a680 .scope module, "full_adder_tb" "full_adder_tb" 2 2;
 .timescale -9 -10;
v000002af1f73b950_0 .var "A", 0 0;
v000002af1fa9c990_0 .var "B", 0 0;
v000002af1fa9cc10_0 .var "Cin", 0 0;
v000002af1fa9c5d0_0 .net "Cout", 0 0, L_000002af1f73baf0;  1 drivers
v000002af1fa9c850_0 .net "S", 0 0, L_000002af1f73d140;  1 drivers
E_000002af1fa58430 .event anyedge, v000002af1f73cec0_0, v000002af1fa230a0_0, v000002af1f73a810_0;
S_000002af1f73cd30 .scope module, "adder" "full_adder" 2 5, 3 1 0, S_000002af1f73a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_000002af1f73d140 .functor XOR 1, v000002af1f73b950_0, v000002af1fa9c990_0, v000002af1fa9cc10_0, C4<0>;
L_000002af1fa235c0 .functor AND 1, v000002af1f73b950_0, v000002af1fa9c990_0, C4<1>, C4<1>;
L_000002af1fa23720 .functor AND 1, v000002af1f73b950_0, v000002af1fa9cc10_0, C4<1>, C4<1>;
L_000002af1f73b9f0 .functor AND 1, v000002af1fa9c990_0, v000002af1fa9cc10_0, C4<1>, C4<1>;
L_000002af1f73baf0 .functor OR 1, L_000002af1fa235c0, L_000002af1fa23720, L_000002af1f73b9f0, C4<0>;
v000002af1f73a810_0 .net "A", 0 0, v000002af1f73b950_0;  1 drivers
v000002af1fa230a0_0 .net "B", 0 0, v000002af1fa9c990_0;  1 drivers
v000002af1f73cec0_0 .net "Cin", 0 0, v000002af1fa9cc10_0;  1 drivers
v000002af1f73cf60_0 .net "Cout", 0 0, L_000002af1f73baf0;  alias, 1 drivers
v000002af1f73d000_0 .net "S", 0 0, L_000002af1f73d140;  alias, 1 drivers
v000002af1f73d0a0_0 .net "w1", 0 0, L_000002af1fa235c0;  1 drivers
v000002af1f73b810_0 .net "w2", 0 0, L_000002af1fa23720;  1 drivers
v000002af1f73b8b0_0 .net "w3", 0 0, L_000002af1f73b9f0;  1 drivers
    .scope S_000002af1f73a680;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af1f73b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af1fa9c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af1fa9cc10_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002af1f73a680;
T_1 ;
    %delay 100, 0;
    %load/vec4 v000002af1f73b950_0;
    %inv;
    %store/vec4 v000002af1f73b950_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002af1f73a680;
T_2 ;
    %delay 200, 0;
    %load/vec4 v000002af1fa9c990_0;
    %inv;
    %store/vec4 v000002af1fa9c990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002af1f73a680;
T_3 ;
    %delay 400, 0;
    %load/vec4 v000002af1fa9cc10_0;
    %inv;
    %store/vec4 v000002af1fa9cc10_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002af1f73a680;
T_4 ;
    %wait E_000002af1fa58430;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "A:%b, B:%b, Cin:%b -> S:%b, Cout:%b", v000002af1f73b950_0, v000002af1fa9c990_0, v000002af1fa9cc10_0, v000002af1fa9c850_0, v000002af1fa9c5d0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002af1f73a680;
T_5 ;
    %vpi_call 2 25 "$dumpfile", "test_adder_tb_wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002af1f73a680 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
