Information: Updating design information... (UID-85)
Warning: Design 'DLX_IR_SIZE32_PC_SIZE32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_IR_SIZE32_PC_SIZE32
Version: O-2018.06-SP4
Date   : Sun Sep 13 02:18:18 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: clk_r_REG13478_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datapath_i/execute_stage_dp/general_alu_i/clk_r_REG10516_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_IR_SIZE32_PC_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clk_r_REG13478_S6/CK (DFFS_X1)                          0.00 #     0.00 r
  clk_r_REG13478_S6/Q (DFFS_X1)                           0.20       0.20 r
  U3322/Z (CLKBUF_X1)                                     0.15       0.35 r
  U3583/Z (MUX2_X1)                                       0.10       0.45 r
  datapath_i/execute_stage_dp/general_alu_i/DATA2[5] (general_alu_N32)
                                                          0.00       0.45 r
  datapath_i/execute_stage_dp/general_alu_i/U59/ZN (INV_X1)
                                                          0.05       0.50 f
  datapath_i/execute_stage_dp/general_alu_i/U46/ZN (NAND2_X1)
                                                          0.09       0.59 r
  datapath_i/execute_stage_dp/general_alu_i/U269/ZN (NOR2_X1)
                                                          0.05       0.64 f
  datapath_i/execute_stage_dp/general_alu_i/U270/ZN (NAND2_X1)
                                                          0.12       0.76 r
  datapath_i/execute_stage_dp/general_alu_i/U271/ZN (INV_X1)
                                                          0.09       0.86 f
  datapath_i/execute_stage_dp/general_alu_i/U272/Z (CLKBUF_X1)
                                                          0.13       0.99 f
  datapath_i/execute_stage_dp/general_alu_i/U273/ZN (NAND2_X1)
                                                          0.20       1.19 r
  datapath_i/execute_stage_dp/general_alu_i/U320/ZN (INV_X1)
                                                          0.11       1.30 f
  datapath_i/execute_stage_dp/general_alu_i/U321/Z (CLKBUF_X1)
                                                          0.14       1.43 f
  datapath_i/execute_stage_dp/general_alu_i/U514/ZN (NAND2_X1)
                                                          0.07       1.50 r
  datapath_i/execute_stage_dp/general_alu_i/U639/ZN (OAI211_X1)
                                                          0.05       1.55 f
  datapath_i/execute_stage_dp/general_alu_i/U640/ZN (AOI211_X1)
                                                          0.11       1.66 r
  datapath_i/execute_stage_dp/general_alu_i/U641/ZN (OAI222_X1)
                                                          0.09       1.75 f
  datapath_i/execute_stage_dp/general_alu_i/U691/ZN (INV_X1)
                                                          0.05       1.80 r
  datapath_i/execute_stage_dp/general_alu_i/U692/ZN (OAI22_X1)
                                                          0.04       1.84 f
  datapath_i/execute_stage_dp/general_alu_i/U694/ZN (AOI211_X1)
                                                          0.10       1.94 r
  datapath_i/execute_stage_dp/general_alu_i/U1114/ZN (INV_X1)
                                                          0.04       1.97 f
  datapath_i/execute_stage_dp/general_alu_i/U1154/ZN (AOI22_X1)
                                                          0.06       2.04 r
  datapath_i/execute_stage_dp/general_alu_i/U1156/ZN (OAI211_X1)
                                                          0.04       2.08 f
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG10516_S4/D (DFFR_X1)
                                                          0.01       2.09 f
  data arrival time                                                  2.09

  clock clk (rise edge)                                  18.15      18.15
  clock network delay (ideal)                             0.00      18.15
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG10516_S4/CK (DFFR_X1)
                                                          0.00      18.15 r
  library setup time                                     -0.05      18.10
  data required time                                                18.10
  --------------------------------------------------------------------------
  data required time                                                18.10
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                       16.02


1
