

module reserve_station(clock, data_in, store, read, data_out);


input clock;
input [16:0] data_in;
input store;
input read;

output reg [16:0] data_out;

/// Modelo
// [ 5  ] [ 4  ] [  5  ] [  5  ] [  5  ] [  1  ]   1  ]  = 26 bits
// [ id ] [ op ] [ref_A] [ref_B] [ref_C] [ready] [ done]

reg [26:0] mem_heap [127:0];
reg [7:0] pointer;



initial begin
	pointer = 0;
	for (i = 0; i<128; i = i + 1) begin
		mem_heap[i] = 0;
	end

end



always @(posedge clock) begin
		
		if(store) begin
			mem_heap[pointer] = data_in;
			pointer = pointer + 1;
		end
	
end


endmodule


endmodule