
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 342.957 ; gain = 132.816
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (28#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_extphy_xpr/project_ipbus_extphy_xpr.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:03:39 . Memory (MB): peak = 553.926 ; gain = 343.785
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:28 ; elapsed = 00:03:40 . Memory (MB): peak = 553.926 ; gain = 343.785
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 678.773 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:11 ; elapsed = 00:04:25 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:11 ; elapsed = 00:04:25 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:11 ; elapsed = 00:04:25 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:13 ; elapsed = 00:04:27 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:32 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:58 ; elapsed = 00:05:12 . Memory (MB): peak = 678.773 ; gain = 468.633
Finished Timing Optimization : Time (s): cpu = 00:04:59 ; elapsed = 00:05:13 . Memory (MB): peak = 691.668 ; gain = 481.527
Finished Technology Mapping : Time (s): cpu = 00:04:59 ; elapsed = 00:05:14 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished IO Insertion : Time (s): cpu = 00:05:01 ; elapsed = 00:05:16 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished Renaming Generated Instances : Time (s): cpu = 00:05:01 ; elapsed = 00:05:16 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished Renaming Generated Ports : Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished Handling Custom Attributes : Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 699.598 ; gain = 489.457
Finished Renaming Generated Nets : Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 699.598 ; gain = 489.457

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    33|
|3     |LUT3     |     9|
|4     |LUT4     |    39|
|5     |LUT5     |    12|
|6     |LUT6     |    11|
|7     |MUXCY    |    30|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   146|
|10    |FDPE     |    27|
|11    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 699.598 ; gain = 489.457
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1163.574 ; gain = 443.590
synth_design: Time (s): cpu = 00:05:06 ; elapsed = 00:05:17 . Memory (MB): peak = 1163.586 ; gain = 904.605
