# Simple SDRAM Controller With UART
## Introduction
* Overview: Use Verilog and Design Compiler to design a simple SDRAM controller with UART interface including Initialize, Auto-Refresh, Read and Write functions from RTL to Synthesis.

  ![image](https://github.com/user-attachments/assets/3a8741f7-a94c-434c-b489-345364126e36)





## Simulation Result





## Reference




