Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Resha\OneDrive\Desktop\New Project\cpu.qsys" --block-symbol-file --output-directory="C:\Users\Resha\OneDrive\Desktop\New Project\cpu" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading New Project/cpu.qsys
Progress: Reading input file
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Resha\OneDrive\Desktop\New Project\cpu.qsys" --synthesis=VERILOG --output-directory="C:\Users\Resha\OneDrive\Desktop\New Project\cpu\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading New Project/cpu.qsys
Progress: Reading input file
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: JTAG: Starting RTL generation for module 'cpu_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_JTAG --dir=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0002_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0002_JTAG_gen//cpu_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'cpu_JTAG'
Info: JTAG: "cpu" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS: "cpu" instantiated altera_nios2_gen2 "NIOS"
Info: RAM: Starting RTL generation for module 'cpu_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_RAM --dir=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0003_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0003_RAM_gen//cpu_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'cpu_RAM'
Info: RAM: "cpu" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_NIOS_cpu --dir=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Resha/AppData/Local/Temp/alt0056_4192212183539952978.dir/0006_cpu_gen//cpu_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.28 18:53:22 (*) Starting Nios II generation
Info: cpu: # 2024.11.28 18:53:22 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.28 18:53:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.11.28 18:53:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.28 18:53:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.28 18:53:23 (*)   Plaintext license not found.
Info: cpu: # 2024.11.28 18:53:23 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.11.28 18:53:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.11.28 18:53:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.28 18:53:24 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.28 18:53:24 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.11.28 18:53:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.28 18:53:24 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.28 18:53:24 (*)     Testbench
Info: cpu: # 2024.11.28 18:53:24 (*)     Instruction decoding
Info: cpu: # 2024.11.28 18:53:24 (*)       Instruction fields
Info: cpu: # 2024.11.28 18:53:24 (*)       Instruction decodes
Info: cpu: # 2024.11.28 18:53:25 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.11.28 18:53:25 (*)       Instruction controls
Info: cpu: # 2024.11.28 18:53:25 (*)     Pipeline frontend
Info: cpu: # 2024.11.28 18:53:25 (*)     Pipeline backend
Info: cpu: # 2024.11.28 18:53:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.28 18:53:31 (*)   Creating encrypted RTL
Info: cpu: # 2024.11.28 18:53:32 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: NIOS_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOS_data_master_limiter"
Info: Reusing file C:/Users/Resha/OneDrive/Desktop/New Project/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Resha/OneDrive/Desktop/New Project/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Resha/OneDrive/Desktop/New Project/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Resha/OneDrive/Desktop/New Project/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 28 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
