

================================================================
== Vivado HLS Report for 'karastuba_mul_ADD_SU'
================================================================
* Date:           Fri Jun  5 20:27:36 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 1.768 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      855|      855| 2.565 us | 2.565 us |  855|  855|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_CAT_I_I_I_O_fu_260  |CAT_I_I_I_O  |      523|      523| 1.569 us | 1.569 us |  523|  523|   none  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      129|      129|         4|          2|          1|    64|    yes   |
        |- Loop 2  |       67|       67|         5|          1|          1|    64|    yes   |
        |- Loop 3  |      129|      129|         3|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     650|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|      752|     934|    -|
|Memory           |        6|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     308|    -|
|Register         |        0|      -|      866|      64|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        6|      0|     1618|    1956|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |grp_CAT_I_I_I_O_fu_260  |CAT_I_I_I_O  |        0|      0|  752|  934|    0|
    +------------------------+-------------+---------+-------+-----+-----+-----+
    |Total                   |             |        0|      0|  752|  934|    0|
    +------------------------+-------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_res_digits_data_V_U  |karastuba_mul_ADD8jQ  |        2|  0|   0|    0|   128|   64|     1|         8192|
    |add2_digits_data_V_U   |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |z1_digits_data_V_U     |karastuba_mul_ADDNgs  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        6|  0|   0|    0|   256|  192|     3|        16384|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add2_tmp_bits_fu_347_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_14_fu_306_p2    |     +    |      0|  0|  32|          64|          64|
    |add_ln209_5_fu_311_p2     |     +    |      0|  0|  32|          64|          64|
    |add_ln64_fu_342_p2        |     +    |      0|  0|  32|          32|          32|
    |add_ln700_15_fu_414_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln700_fu_300_p2       |     +    |      0|  0|  72|          65|          65|
    |add_ln96_fu_428_p2        |     +    |      0|  0|  32|          32|          32|
    |i_31_fu_358_p2            |     +    |      0|  0|  15|           7|           1|
    |i_32_fu_445_p2            |     +    |      0|  0|  15|           8|           1|
    |i_fu_277_p2               |     +    |      0|  0|  15|           7|           1|
    |tmp_V_26_fu_401_p2        |     +    |      0|  0|  72|          65|          65|
    |tmp_V_fu_322_p2           |     +    |      0|  0|  73|          66|          66|
    |tmp_V_25_fu_376_p2        |     -    |      0|  0|  72|          65|          65|
    |z1_tmp_bits_fu_433_p2     |     -    |      0|  0|  32|          32|          32|
    |exitcond_i_fu_352_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln364_fu_439_p2      |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln54_fu_271_p2       |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |p_neg207_i_fu_420_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln701_3_fu_390_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln701_fu_382_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 650|         636|         624|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add2_digits_data_V_address0          |  15|          3|    6|         18|
    |ap_NS_fsm                            |  47|         10|    1|         10|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4              |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_219_p4       |   9|          2|    7|         14|
    |ap_phi_mux_op2_assign_phi_fu_230_p4  |   9|          2|    1|          2|
    |i5_0_reg_249                         |   9|          2|    8|         16|
    |i_0_i11_reg_238                      |   9|          2|    7|         14|
    |i_0_i_reg_215                        |   9|          2|    7|         14|
    |op2_assign_reg_226                   |   9|          2|    1|          2|
    |p_088_0_i_reg_203                    |   9|          2|    2|          4|
    |p_res_digits_data_V_address0         |  15|          3|    7|         21|
    |p_res_digits_data_V_ce0              |  15|          3|    1|          3|
    |p_res_digits_data_V_we0              |   9|          2|    1|          2|
    |z0_digits_data_V_address0            |  15|          3|    6|         18|
    |z0_digits_data_V_ce0                 |  15|          3|    1|          3|
    |z1_digits_data_V_address0            |  15|          3|    6|         18|
    |z1_digits_data_V_ce0                 |  15|          3|    1|          3|
    |z2_digits_data_V_address0            |  15|          3|    6|         18|
    |z2_digits_data_V_ce0                 |  15|          3|    1|          3|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 308|         65|   76|        195|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add2_digits_data_V_l_reg_556         |  64|   0|   64|          0|
    |add2_tmp_bits_reg_522                |  32|   0|   32|          0|
    |add_ln209_5_reg_512                  |  64|   0|   64|          0|
    |add_ln700_15_reg_572                 |  64|   0|   64|          0|
    |add_ln700_reg_507                    |  65|   0|   65|          0|
    |ap_CS_fsm                            |   9|   0|    9|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |cross_mul_digits_dat_5_reg_551       |  64|   0|   64|          0|
    |exitcond_i_reg_527                   |   1|   0|    1|          0|
    |grp_CAT_I_I_I_O_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |i5_0_reg_249                         |   8|   0|    8|          0|
    |i_0_i11_reg_238                      |   7|   0|    7|          0|
    |i_0_i_reg_215                        |   7|   0|    7|          0|
    |i_reg_475                            |   7|   0|    7|          0|
    |icmp_ln364_reg_582                   |   1|   0|    1|          0|
    |icmp_ln364_reg_582_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln54_reg_471                    |   1|   0|    1|          0|
    |icmp_ln54_reg_471_pp0_iter1_reg      |   1|   0|    1|          0|
    |op2_assign_reg_226                   |   1|   0|    1|          0|
    |p_088_0_i_reg_203                    |   2|   0|    2|          0|
    |p_res_digits_data_V_l_reg_601        |  64|   0|   64|          0|
    |tmp_V_25_reg_561                     |  65|   0|   65|          0|
    |tmp_reg_567                          |   1|   0|    1|          0|
    |z0_digits_data_V_loa_reg_495         |  64|   0|   64|          0|
    |z1_tmp_bits_reg_577                  |  32|   0|   32|          0|
    |z2_digits_data_V_loa_reg_501         |  64|   0|   64|          0|
    |zext_ln367_reg_591                   |   8|   0|   64|         56|
    |zext_ln367_reg_591_pp2_iter1_reg     |   8|   0|   64|         56|
    |zext_ln59_reg_480                    |   7|   0|   64|         57|
    |zext_ln59_reg_480_pp0_iter1_reg      |   7|   0|   64|         57|
    |zext_ln81_reg_536                    |   7|   0|   64|         57|
    |exitcond_i_reg_527                   |  64|  32|    1|          0|
    |zext_ln81_reg_536                    |  64|  32|   64|         57|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 866|  64| 1086|        340|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   karastuba_mul_ADD_SU  | return value |
|z0_tmp_bits_read                  |  in |   32|   ap_none  |     z0_tmp_bits_read    |    scalar    |
|z0_digits_data_V_address0         | out |    6|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0              | out |    1|  ap_memory |     z0_digits_data_V    |     array    |
|z0_digits_data_V_q0               |  in |   64|  ap_memory |     z0_digits_data_V    |     array    |
|z2_tmp_bits_read                  |  in |   32|   ap_none  |     z2_tmp_bits_read    |    scalar    |
|z2_digits_data_V_address0         | out |    6|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0              | out |    1|  ap_memory |     z2_digits_data_V    |     array    |
|z2_digits_data_V_q0               |  in |   64|  ap_memory |     z2_digits_data_V    |     array    |
|cross_mul_tmp_bits_read           |  in |   32|   ap_none  | cross_mul_tmp_bits_read |    scalar    |
|cross_mul_digits_data_V_address0  | out |    6|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|res_digits_data_V_address0        | out |    7|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_ce0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_we0             | out |    1|  ap_memory |    res_digits_data_V    |     array    |
|res_digits_data_V_d0              | out |   64|  ap_memory |    res_digits_data_V    |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

