$date
	Fri Aug 22 16:05:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sipo $end
$scope module uut $end
$var wire 1 ! clear $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 4 $ q [3:0] $end
$var reg 4 % temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
0#
0"
0!
$end
#5000
b0 $
1"
#10000
0"
#12000
1#
1!
#15000
b1000 $
b0 %
1"
#20000
0"
#25000
b1100 $
b100 %
1"
#30000
0"
#32000
0#
#35000
b110 $
b110 %
1"
#40000
0"
#42000
1#
#45000
b1011 $
b11 %
1"
#50000
0"
#55000
b1101 $
b101 %
1"
#60000
0"
#65000
b1110 $
b110 %
1"
#70000
0"
#75000
b1111 $
b111 %
1"
#80000
0"
#82000
0#
#85000
b111 $
1"
#90000
0"
#95000
b11 $
b11 %
1"
#100000
0"
#105000
b1 $
b1 %
1"
#110000
0"
#115000
b0 $
b0 %
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#192000
