Analysis & Synthesis Status : Successful - Mon Feb 26 16:18:35 2024
Quartus Prime Version : 23.1std.0 Build 991 11/28/2023 SC Lite Edition
Revision Name : clock_gen
Top-level Entity Name : clock_gen
Family : MAX 10
Total logic elements : 44
    Total combinational functions : 44
    Dedicated logic registers : 33
Total registers : 33
Total pins : 4
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
