
C2_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002dc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004a0  080004a0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004a0  080004a0  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004a0  080004a0  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004a0  080004a0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004a0  080004a0  000014a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004a4  080004a4  000014a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004a8  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  080004ac  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080004ac  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004a6  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000015b  00000000  00000000  000024da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000060  00000000  00000000  00002638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000003f  00000000  00000000  00002698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001521f  00000000  00000000  000026d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000510  00000000  00000000  000178f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00076c21  00000000  00000000  00017e06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ea27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000c4  00000000  00000000  0008ea6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0008eb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000488 	.word	0x08000488

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000488 	.word	0x08000488

08000204 <main>:

/* Global */
uint8_t Percentage_DutyCycle_Change = 5;

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
    uint32_t PWM_Period = 1000, count = 0, LC = 0;
 800020a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800020e:	607b      	str	r3, [r7, #4]
 8000210:	2300      	movs	r3, #0
 8000212:	60fb      	str	r3, [r7, #12]
 8000214:	2300      	movs	r3, #0
 8000216:	60bb      	str	r3, [r7, #8]

    PC6_PC8_PWM_Config();
 8000218:	f000 f858 	bl	80002cc <PC6_PC8_PWM_Config>
    TIM3_Config();
 800021c:	f000 f880 	bl	8000320 <TIM3_Config>

    /* Enable TIM3 counter */
    TIM3->CR1 |= (1 << 0);
 8000220:	4b27      	ldr	r3, [pc, #156]	@ (80002c0 <main+0xbc>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a26      	ldr	r2, [pc, #152]	@ (80002c0 <main+0xbc>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6013      	str	r3, [r2, #0]

    while (1)
    {
        /* Increase duty cycle */
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 800022c:	2300      	movs	r3, #0
 800022e:	60bb      	str	r3, [r7, #8]
 8000230:	e017      	b.n	8000262 <main+0x5e>
        {
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change);
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	b2da      	uxtb	r2, r3
 8000236:	4b23      	ldr	r3, [pc, #140]	@ (80002c4 <main+0xc0>)
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	fb12 f303 	smulbb	r3, r2, r3
 800023e:	b2db      	uxtb	r3, r3
 8000240:	4619      	mov	r1, r3
 8000242:	6878      	ldr	r0, [r7, #4]
 8000244:	f000 f8a4 	bl	8000390 <TIM3_DutyCycle>
            for (count = 0; count < 100000; count++);
 8000248:	2300      	movs	r3, #0
 800024a:	60fb      	str	r3, [r7, #12]
 800024c:	e002      	b.n	8000254 <main+0x50>
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	3301      	adds	r3, #1
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	4a1c      	ldr	r2, [pc, #112]	@ (80002c8 <main+0xc4>)
 8000258:	4293      	cmp	r3, r2
 800025a:	d9f8      	bls.n	800024e <main+0x4a>
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	3301      	adds	r3, #1
 8000260:	60bb      	str	r3, [r7, #8]
 8000262:	4b18      	ldr	r3, [pc, #96]	@ (80002c4 <main+0xc0>)
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	461a      	mov	r2, r3
 8000268:	2364      	movs	r3, #100	@ 0x64
 800026a:	fb93 f3f2 	sdiv	r3, r3, r2
 800026e:	461a      	mov	r2, r3
 8000270:	68bb      	ldr	r3, [r7, #8]
 8000272:	4293      	cmp	r3, r2
 8000274:	d9dd      	bls.n	8000232 <main+0x2e>
        }

        /* Decrease duty cycle */
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 8000276:	4b13      	ldr	r3, [pc, #76]	@ (80002c4 <main+0xc0>)
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	461a      	mov	r2, r3
 800027c:	2364      	movs	r3, #100	@ 0x64
 800027e:	fb93 f3f2 	sdiv	r3, r3, r2
 8000282:	60bb      	str	r3, [r7, #8]
 8000284:	e017      	b.n	80002b6 <main+0xb2>
        {
            TIM3_DutyCycle(PWM_Period, LC * Percentage_DutyCycle_Change);
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	b2da      	uxtb	r2, r3
 800028a:	4b0e      	ldr	r3, [pc, #56]	@ (80002c4 <main+0xc0>)
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	fb12 f303 	smulbb	r3, r2, r3
 8000292:	b2db      	uxtb	r3, r3
 8000294:	4619      	mov	r1, r3
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f000 f87a 	bl	8000390 <TIM3_DutyCycle>
            for (count = 0; count < 100000; count++);
 800029c:	2300      	movs	r3, #0
 800029e:	60fb      	str	r3, [r7, #12]
 80002a0:	e002      	b.n	80002a8 <main+0xa4>
 80002a2:	68fb      	ldr	r3, [r7, #12]
 80002a4:	3301      	adds	r3, #1
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	4a07      	ldr	r2, [pc, #28]	@ (80002c8 <main+0xc4>)
 80002ac:	4293      	cmp	r3, r2
 80002ae:	d9f8      	bls.n	80002a2 <main+0x9e>
        for (LC = (100 / Percentage_DutyCycle_Change); LC > 0; LC--)
 80002b0:	68bb      	ldr	r3, [r7, #8]
 80002b2:	3b01      	subs	r3, #1
 80002b4:	60bb      	str	r3, [r7, #8]
 80002b6:	68bb      	ldr	r3, [r7, #8]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d1e4      	bne.n	8000286 <main+0x82>
        for (LC = 0; LC <= (100 / Percentage_DutyCycle_Change); LC++)
 80002bc:	e7b6      	b.n	800022c <main+0x28>
 80002be:	bf00      	nop
 80002c0:	40000400 	.word	0x40000400
 80002c4:	20000000 	.word	0x20000000
 80002c8:	0001869f 	.word	0x0001869f

080002cc <PC6_PC8_PWM_Config>:
/* ================= GPIO CONFIG =================
   PC6 → TIM3_CH1
   PC8 → TIM3_CH3
*/
void PC6_PC8_PWM_Config(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
    /* Enable GPIOC clock */
    RCC->AHB1ENR |= (1 << 2);
 80002d0:	4b11      	ldr	r3, [pc, #68]	@ (8000318 <PC6_PC8_PWM_Config+0x4c>)
 80002d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d4:	4a10      	ldr	r2, [pc, #64]	@ (8000318 <PC6_PC8_PWM_Config+0x4c>)
 80002d6:	f043 0304 	orr.w	r3, r3, #4
 80002da:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Set PC6 & PC8 to Alternate Function mode */
    GPIOC->MODER &= ~((3 << 12) | (3 << 16));
 80002dc:	4b0f      	ldr	r3, [pc, #60]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a0e      	ldr	r2, [pc, #56]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002e2:	f423 334c 	bic.w	r3, r3, #208896	@ 0x33000
 80002e6:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |=  ((2 << 12) | (2 << 16));
 80002e8:	4b0c      	ldr	r3, [pc, #48]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a0b      	ldr	r2, [pc, #44]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002ee:	f443 3308 	orr.w	r3, r3, #139264	@ 0x22000
 80002f2:	6013      	str	r3, [r2, #0]

    /* Select AF2 (TIM3) */
    GPIOC->AFR[0] |= (2 << 24);   // PC6
 80002f4:	4b09      	ldr	r3, [pc, #36]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002f6:	6a1b      	ldr	r3, [r3, #32]
 80002f8:	4a08      	ldr	r2, [pc, #32]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 80002fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002fe:	6213      	str	r3, [r2, #32]
    GPIOC->AFR[1] |= (2 << 0);    // PC8
 8000300:	4b06      	ldr	r3, [pc, #24]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 8000302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000304:	4a05      	ldr	r2, [pc, #20]	@ (800031c <PC6_PC8_PWM_Config+0x50>)
 8000306:	f043 0302 	orr.w	r3, r3, #2
 800030a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40023800 	.word	0x40023800
 800031c:	40020800 	.word	0x40020800

08000320 <TIM3_Config>:

/* ================= TIM3 PWM CONFIG ================= */
void TIM3_Config(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
    /* Enable TIM3 clock */
    RCC->APB1ENR |= (1 << 1);
 8000324:	4b18      	ldr	r3, [pc, #96]	@ (8000388 <TIM3_Config+0x68>)
 8000326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000328:	4a17      	ldr	r2, [pc, #92]	@ (8000388 <TIM3_Config+0x68>)
 800032a:	f043 0302 	orr.w	r3, r3, #2
 800032e:	6413      	str	r3, [r2, #64]	@ 0x40

    TIM3->PSC = 0;
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <TIM3_Config+0x6c>)
 8000332:	2200      	movs	r2, #0
 8000334:	629a      	str	r2, [r3, #40]	@ 0x28

    /* PWM Mode 1 */
    TIM3->CCMR1 |= (6 << 4);    // CH1
 8000336:	4b15      	ldr	r3, [pc, #84]	@ (800038c <TIM3_Config+0x6c>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	4a14      	ldr	r2, [pc, #80]	@ (800038c <TIM3_Config+0x6c>)
 800033c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000340:	6193      	str	r3, [r2, #24]
    TIM3->CCMR2 |= (6 << 4);    // CH3
 8000342:	4b12      	ldr	r3, [pc, #72]	@ (800038c <TIM3_Config+0x6c>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	4a11      	ldr	r2, [pc, #68]	@ (800038c <TIM3_Config+0x6c>)
 8000348:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800034c:	61d3      	str	r3, [r2, #28]

    /* Preload enable */
    TIM3->CCMR1 |= (1 << 3);
 800034e:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <TIM3_Config+0x6c>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	4a0e      	ldr	r2, [pc, #56]	@ (800038c <TIM3_Config+0x6c>)
 8000354:	f043 0308 	orr.w	r3, r3, #8
 8000358:	6193      	str	r3, [r2, #24]
    TIM3->CCMR2 |= (1 << 3);
 800035a:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <TIM3_Config+0x6c>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4a0b      	ldr	r2, [pc, #44]	@ (800038c <TIM3_Config+0x6c>)
 8000360:	f043 0308 	orr.w	r3, r3, #8
 8000364:	61d3      	str	r3, [r2, #28]

    /* Enable outputs */
    TIM3->CCER |= (1 << 0);     // CH1 enable
 8000366:	4b09      	ldr	r3, [pc, #36]	@ (800038c <TIM3_Config+0x6c>)
 8000368:	6a1b      	ldr	r3, [r3, #32]
 800036a:	4a08      	ldr	r2, [pc, #32]	@ (800038c <TIM3_Config+0x6c>)
 800036c:	f043 0301 	orr.w	r3, r3, #1
 8000370:	6213      	str	r3, [r2, #32]
    TIM3->CCER |= (1 << 8);     // CH3 enable
 8000372:	4b06      	ldr	r3, [pc, #24]	@ (800038c <TIM3_Config+0x6c>)
 8000374:	6a1b      	ldr	r3, [r3, #32]
 8000376:	4a05      	ldr	r2, [pc, #20]	@ (800038c <TIM3_Config+0x6c>)
 8000378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800037c:	6213      	str	r3, [r2, #32]
}
 800037e:	bf00      	nop
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	40023800 	.word	0x40023800
 800038c:	40000400 	.word	0x40000400

08000390 <TIM3_DutyCycle>:

/* ================= DUTY CYCLE ================= */
void TIM3_DutyCycle(uint32_t period, uint8_t DutyCycle)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	460b      	mov	r3, r1
 800039a:	70fb      	strb	r3, [r7, #3]
    TIM3->ARR  = 16000000U / period;
 800039c:	4a10      	ldr	r2, [pc, #64]	@ (80003e0 <TIM3_DutyCycle+0x50>)
 800039e:	4911      	ldr	r1, [pc, #68]	@ (80003e4 <TIM3_DutyCycle+0x54>)
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80003a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM3->CCR1 = (DutyCycle * TIM3->ARR) / 100U;   // PC6
 80003a8:	78fb      	ldrb	r3, [r7, #3]
 80003aa:	4a0d      	ldr	r2, [pc, #52]	@ (80003e0 <TIM3_DutyCycle+0x50>)
 80003ac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80003ae:	fb02 f303 	mul.w	r3, r2, r3
 80003b2:	4a0b      	ldr	r2, [pc, #44]	@ (80003e0 <TIM3_DutyCycle+0x50>)
 80003b4:	490c      	ldr	r1, [pc, #48]	@ (80003e8 <TIM3_DutyCycle+0x58>)
 80003b6:	fba1 1303 	umull	r1, r3, r1, r3
 80003ba:	095b      	lsrs	r3, r3, #5
 80003bc:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM3->CCR3 = (DutyCycle * TIM3->ARR) / 100U;   // PC8
 80003be:	78fb      	ldrb	r3, [r7, #3]
 80003c0:	4a07      	ldr	r2, [pc, #28]	@ (80003e0 <TIM3_DutyCycle+0x50>)
 80003c2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80003c4:	fb02 f303 	mul.w	r3, r2, r3
 80003c8:	4a05      	ldr	r2, [pc, #20]	@ (80003e0 <TIM3_DutyCycle+0x50>)
 80003ca:	4907      	ldr	r1, [pc, #28]	@ (80003e8 <TIM3_DutyCycle+0x58>)
 80003cc:	fba1 1303 	umull	r1, r3, r1, r3
 80003d0:	095b      	lsrs	r3, r3, #5
 80003d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80003d4:	bf00      	nop
 80003d6:	370c      	adds	r7, #12
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	40000400 	.word	0x40000400
 80003e4:	00f42400 	.word	0x00f42400
 80003e8:	51eb851f 	.word	0x51eb851f

080003ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003ec:	480d      	ldr	r0, [pc, #52]	@ (8000424 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f4:	480c      	ldr	r0, [pc, #48]	@ (8000428 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f6:	490d      	ldr	r1, [pc, #52]	@ (800042c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000430 <LoopForever+0xe>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003fc:	e002      	b.n	8000404 <LoopCopyDataInit>

080003fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000402:	3304      	adds	r3, #4

08000404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000408:	d3f9      	bcc.n	80003fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040a:	4a0a      	ldr	r2, [pc, #40]	@ (8000434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800040c:	4c0a      	ldr	r4, [pc, #40]	@ (8000438 <LoopForever+0x16>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000410:	e001      	b.n	8000416 <LoopFillZerobss>

08000412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000414:	3204      	adds	r2, #4

08000416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000418:	d3fb      	bcc.n	8000412 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800041a:	f000 f811 	bl	8000440 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800041e:	f7ff fef1 	bl	8000204 <main>

08000422 <LoopForever>:

LoopForever:
  b LoopForever
 8000422:	e7fe      	b.n	8000422 <LoopForever>
  ldr   r0, =_estack
 8000424:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000430:	080004a8 	.word	0x080004a8
  ldr r2, =_sbss
 8000434:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000438:	20000020 	.word	0x20000020

0800043c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC_IRQHandler>
	...

08000440 <__libc_init_array>:
 8000440:	b570      	push	{r4, r5, r6, lr}
 8000442:	4d0d      	ldr	r5, [pc, #52]	@ (8000478 <__libc_init_array+0x38>)
 8000444:	4c0d      	ldr	r4, [pc, #52]	@ (800047c <__libc_init_array+0x3c>)
 8000446:	1b64      	subs	r4, r4, r5
 8000448:	10a4      	asrs	r4, r4, #2
 800044a:	2600      	movs	r6, #0
 800044c:	42a6      	cmp	r6, r4
 800044e:	d109      	bne.n	8000464 <__libc_init_array+0x24>
 8000450:	4d0b      	ldr	r5, [pc, #44]	@ (8000480 <__libc_init_array+0x40>)
 8000452:	4c0c      	ldr	r4, [pc, #48]	@ (8000484 <__libc_init_array+0x44>)
 8000454:	f000 f818 	bl	8000488 <_init>
 8000458:	1b64      	subs	r4, r4, r5
 800045a:	10a4      	asrs	r4, r4, #2
 800045c:	2600      	movs	r6, #0
 800045e:	42a6      	cmp	r6, r4
 8000460:	d105      	bne.n	800046e <__libc_init_array+0x2e>
 8000462:	bd70      	pop	{r4, r5, r6, pc}
 8000464:	f855 3b04 	ldr.w	r3, [r5], #4
 8000468:	4798      	blx	r3
 800046a:	3601      	adds	r6, #1
 800046c:	e7ee      	b.n	800044c <__libc_init_array+0xc>
 800046e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000472:	4798      	blx	r3
 8000474:	3601      	adds	r6, #1
 8000476:	e7f2      	b.n	800045e <__libc_init_array+0x1e>
 8000478:	080004a0 	.word	0x080004a0
 800047c:	080004a0 	.word	0x080004a0
 8000480:	080004a0 	.word	0x080004a0
 8000484:	080004a4 	.word	0x080004a4

08000488 <_init>:
 8000488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048a:	bf00      	nop
 800048c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800048e:	bc08      	pop	{r3}
 8000490:	469e      	mov	lr, r3
 8000492:	4770      	bx	lr

08000494 <_fini>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	bf00      	nop
 8000498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049a:	bc08      	pop	{r3}
 800049c:	469e      	mov	lr, r3
 800049e:	4770      	bx	lr
