// Seed: 1307746493
`timescale 1 ps / 1 ps
`define pp_0 0
module module_0;
  logic id_0;
  assign id_0 = id_0;
  assign id_0 = id_0;
  type_3(
      1
  );
  logic id_1;
  assign id_0 = id_1;
endmodule
