
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/debug_ip_core.tcl
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.maxJobs 3
# set_param synth.enableIncremental 0
# set_param chipscope.flow 0
# set script_paths {c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dbg_hub_CV.0/out/get_cs_ip.tcl c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_0_CV.0/out/get_cs_ip.tcl c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_1_CV.0/out/get_cs_ip.tcl c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_2_CV.0/out/get_cs_ip.tcl}
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.maxJobs 3
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {3}}}
## set output_xci c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dbg_hub_CV.0/out/result.xci
## set output_dcp c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dbg_hub_CV.0/out/result.dcp
## set output_dir c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.maxJobs 3
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:ila:6.2
## set ip_module_name u_ila_0
## set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {8192} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {10} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {19} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {12} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {8} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {1} {PARAM_VALUE.C_PROBE4_TYPE} {0} {PARAM_VALUE.C_PROBE4_WIDTH} {1} {PARAM_VALUE.C_PROBE5_TYPE} {0} {PARAM_VALUE.C_PROBE5_WIDTH} {1} {PARAM_VALUE.C_PROBE6_TYPE} {0} {PARAM_VALUE.C_PROBE6_WIDTH} {1} {PARAM_VALUE.C_PROBE7_TYPE} {0} {PARAM_VALUE.C_PROBE7_WIDTH} {1} {PARAM_VALUE.C_PROBE8_TYPE} {0} {PARAM_VALUE.C_PROBE8_WIDTH} {1} {PARAM_VALUE.C_PROBE9_TYPE} {0} {PARAM_VALUE.C_PROBE9_WIDTH} {1} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
## set output_xci c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_0_CV.0/out/result.xci
## set output_dcp c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_0_CV.0/out/result.dcp
## set output_dir c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_0_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.maxJobs 3
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:ila:6.2
## set ip_module_name u_ila_1
## set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {8192} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {7} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {12} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {19} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {4} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {4} {PARAM_VALUE.C_PROBE4_TYPE} {0} {PARAM_VALUE.C_PROBE4_WIDTH} {4} {PARAM_VALUE.C_PROBE5_TYPE} {0} {PARAM_VALUE.C_PROBE5_WIDTH} {1} {PARAM_VALUE.C_PROBE6_TYPE} {0} {PARAM_VALUE.C_PROBE6_WIDTH} {1} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
## set output_xci c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_1_CV.0/out/result.xci
## set output_dcp c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_1_CV.0/out/result.dcp
## set output_dir c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_1_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.maxJobs 3
## set_param synth.enableIncremental 0
## set_param chipscope.flow 0
## set part xc7z020clg400-1
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:ila:6.2
## set ip_module_name u_ila_2
## set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {8192} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {6} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {1} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {1} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {1} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {1} {PARAM_VALUE.C_PROBE4_TYPE} {0} {PARAM_VALUE.C_PROBE4_WIDTH} {1} {PARAM_VALUE.C_PROBE5_TYPE} {0} {PARAM_VALUE.C_PROBE5_WIDTH} {1} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
## set output_xci c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_2_CV.0/out/result.xci
## set output_dcp c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_2_CV.0/out/result.dcp
## set output_dir c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/u_ila_2_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo C:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 3
# source {C:/Xilinx/Vivado/2019.2/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
IP SYNTH XDC FILES = 

c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dbg_hub, cache-ID = ba69e565af021773.
INFO: [InternalMarking_CacheHit-1] dbg_hub ba69e565af021773
IP SYNTH XDC FILES = 

c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_0/u_ila_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_0/u_ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'u_ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_0'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u_ila_0, cache-ID = 1538bbc8e305d5ff.
INFO: [InternalMarking_CacheHit-1] u_ila_0 1538bbc8e305d5ff
IP SYNTH XDC FILES = 

c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_1/u_ila_1.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_1/u_ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'u_ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_1'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u_ila_1, cache-ID = 43d36f2129d65592.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 729.664 ; gain = 0.000
INFO: [InternalMarking_CacheHit-1] u_ila_1 43d36f2129d65592
IP SYNTH XDC FILES = 

c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_2/u_ila_2.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_2'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Github/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/impl_1/.Xil/Vivado-9568-FUMIMAKER6BEE/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/u_ila_2/u_ila_2_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'u_ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_2'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP u_ila_2, cache-ID = 25d6ca9ebb9f7a68.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 748.902 ; gain = 0.000
