-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_out1_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    data_out1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    data_out1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    data_out1_empty_n : IN STD_LOGIC;
    data_out1_read : OUT STD_LOGIC;
    m_axi_concat_data_AWVALID : OUT STD_LOGIC;
    m_axi_concat_data_AWREADY : IN STD_LOGIC;
    m_axi_concat_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_concat_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_WVALID : OUT STD_LOGIC;
    m_axi_concat_data_WREADY : IN STD_LOGIC;
    m_axi_concat_data_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_concat_data_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_WLAST : OUT STD_LOGIC;
    m_axi_concat_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_ARVALID : OUT STD_LOGIC;
    m_axi_concat_data_ARREADY : IN STD_LOGIC;
    m_axi_concat_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_concat_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RVALID : IN STD_LOGIC;
    m_axi_concat_data_RREADY : OUT STD_LOGIC;
    m_axi_concat_data_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_concat_data_RLAST : IN STD_LOGIC;
    m_axi_concat_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_concat_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_BVALID : IN STD_LOGIC;
    m_axi_concat_data_BREADY : OUT STD_LOGIC;
    m_axi_concat_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    loop_num : IN STD_LOGIC_VECTOR (26 downto 0);
    zext_ln96 : IN STD_LOGIC_VECTOR (26 downto 0);
    outputs_load : IN STD_LOGIC_VECTOR (63 downto 0);
    count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    count_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_nbreadreq_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_reg_270 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal tmp_reg_270_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal tmp_reg_270_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln91_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal data_out1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal concat_data_blk_n_AW : STD_LOGIC;
    signal concat_data_blk_n_W : STD_LOGIC;
    signal concat_data_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln96_cast_fu_139_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln96_cast_reg_256 : STD_LOGIC_VECTOR (27 downto 0);
    signal i_1_reg_261 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln91_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_266_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_270_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_274 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Val2_s_reg_274_pp0_iter2_reg : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln96_1_reg_279 : STD_LOGIC_VECTOR (58 downto 0);
    signal sext_ln96_fu_222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal i_fu_76 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln91_fu_162_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (26 downto 0);
    signal count_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_1_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln96_1_fu_176_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln96_fu_179_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln_fu_184_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln96_2_fu_192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln96_1_fu_196_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component concat_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component concat_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter38_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    count_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    count_fu_80 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1))) then 
                    count_fu_80 <= count_1_fu_211_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln91_fu_156_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_76 <= add_ln91_fu_162_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_76 <= ap_const_lv27_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln91_reg_266_pp0_iter10_reg <= icmp_ln91_reg_266_pp0_iter9_reg;
                icmp_ln91_reg_266_pp0_iter11_reg <= icmp_ln91_reg_266_pp0_iter10_reg;
                icmp_ln91_reg_266_pp0_iter12_reg <= icmp_ln91_reg_266_pp0_iter11_reg;
                icmp_ln91_reg_266_pp0_iter13_reg <= icmp_ln91_reg_266_pp0_iter12_reg;
                icmp_ln91_reg_266_pp0_iter14_reg <= icmp_ln91_reg_266_pp0_iter13_reg;
                icmp_ln91_reg_266_pp0_iter15_reg <= icmp_ln91_reg_266_pp0_iter14_reg;
                icmp_ln91_reg_266_pp0_iter16_reg <= icmp_ln91_reg_266_pp0_iter15_reg;
                icmp_ln91_reg_266_pp0_iter17_reg <= icmp_ln91_reg_266_pp0_iter16_reg;
                icmp_ln91_reg_266_pp0_iter18_reg <= icmp_ln91_reg_266_pp0_iter17_reg;
                icmp_ln91_reg_266_pp0_iter19_reg <= icmp_ln91_reg_266_pp0_iter18_reg;
                icmp_ln91_reg_266_pp0_iter20_reg <= icmp_ln91_reg_266_pp0_iter19_reg;
                icmp_ln91_reg_266_pp0_iter21_reg <= icmp_ln91_reg_266_pp0_iter20_reg;
                icmp_ln91_reg_266_pp0_iter22_reg <= icmp_ln91_reg_266_pp0_iter21_reg;
                icmp_ln91_reg_266_pp0_iter23_reg <= icmp_ln91_reg_266_pp0_iter22_reg;
                icmp_ln91_reg_266_pp0_iter24_reg <= icmp_ln91_reg_266_pp0_iter23_reg;
                icmp_ln91_reg_266_pp0_iter25_reg <= icmp_ln91_reg_266_pp0_iter24_reg;
                icmp_ln91_reg_266_pp0_iter26_reg <= icmp_ln91_reg_266_pp0_iter25_reg;
                icmp_ln91_reg_266_pp0_iter27_reg <= icmp_ln91_reg_266_pp0_iter26_reg;
                icmp_ln91_reg_266_pp0_iter28_reg <= icmp_ln91_reg_266_pp0_iter27_reg;
                icmp_ln91_reg_266_pp0_iter29_reg <= icmp_ln91_reg_266_pp0_iter28_reg;
                icmp_ln91_reg_266_pp0_iter2_reg <= icmp_ln91_reg_266_pp0_iter1_reg;
                icmp_ln91_reg_266_pp0_iter30_reg <= icmp_ln91_reg_266_pp0_iter29_reg;
                icmp_ln91_reg_266_pp0_iter31_reg <= icmp_ln91_reg_266_pp0_iter30_reg;
                icmp_ln91_reg_266_pp0_iter32_reg <= icmp_ln91_reg_266_pp0_iter31_reg;
                icmp_ln91_reg_266_pp0_iter33_reg <= icmp_ln91_reg_266_pp0_iter32_reg;
                icmp_ln91_reg_266_pp0_iter34_reg <= icmp_ln91_reg_266_pp0_iter33_reg;
                icmp_ln91_reg_266_pp0_iter35_reg <= icmp_ln91_reg_266_pp0_iter34_reg;
                icmp_ln91_reg_266_pp0_iter36_reg <= icmp_ln91_reg_266_pp0_iter35_reg;
                icmp_ln91_reg_266_pp0_iter37_reg <= icmp_ln91_reg_266_pp0_iter36_reg;
                icmp_ln91_reg_266_pp0_iter3_reg <= icmp_ln91_reg_266_pp0_iter2_reg;
                icmp_ln91_reg_266_pp0_iter4_reg <= icmp_ln91_reg_266_pp0_iter3_reg;
                icmp_ln91_reg_266_pp0_iter5_reg <= icmp_ln91_reg_266_pp0_iter4_reg;
                icmp_ln91_reg_266_pp0_iter6_reg <= icmp_ln91_reg_266_pp0_iter5_reg;
                icmp_ln91_reg_266_pp0_iter7_reg <= icmp_ln91_reg_266_pp0_iter6_reg;
                icmp_ln91_reg_266_pp0_iter8_reg <= icmp_ln91_reg_266_pp0_iter7_reg;
                icmp_ln91_reg_266_pp0_iter9_reg <= icmp_ln91_reg_266_pp0_iter8_reg;
                p_Val2_s_reg_274_pp0_iter2_reg <= p_Val2_s_reg_274;
                tmp_reg_270_pp0_iter10_reg <= tmp_reg_270_pp0_iter9_reg;
                tmp_reg_270_pp0_iter11_reg <= tmp_reg_270_pp0_iter10_reg;
                tmp_reg_270_pp0_iter12_reg <= tmp_reg_270_pp0_iter11_reg;
                tmp_reg_270_pp0_iter13_reg <= tmp_reg_270_pp0_iter12_reg;
                tmp_reg_270_pp0_iter14_reg <= tmp_reg_270_pp0_iter13_reg;
                tmp_reg_270_pp0_iter15_reg <= tmp_reg_270_pp0_iter14_reg;
                tmp_reg_270_pp0_iter16_reg <= tmp_reg_270_pp0_iter15_reg;
                tmp_reg_270_pp0_iter17_reg <= tmp_reg_270_pp0_iter16_reg;
                tmp_reg_270_pp0_iter18_reg <= tmp_reg_270_pp0_iter17_reg;
                tmp_reg_270_pp0_iter19_reg <= tmp_reg_270_pp0_iter18_reg;
                tmp_reg_270_pp0_iter20_reg <= tmp_reg_270_pp0_iter19_reg;
                tmp_reg_270_pp0_iter21_reg <= tmp_reg_270_pp0_iter20_reg;
                tmp_reg_270_pp0_iter22_reg <= tmp_reg_270_pp0_iter21_reg;
                tmp_reg_270_pp0_iter23_reg <= tmp_reg_270_pp0_iter22_reg;
                tmp_reg_270_pp0_iter24_reg <= tmp_reg_270_pp0_iter23_reg;
                tmp_reg_270_pp0_iter25_reg <= tmp_reg_270_pp0_iter24_reg;
                tmp_reg_270_pp0_iter26_reg <= tmp_reg_270_pp0_iter25_reg;
                tmp_reg_270_pp0_iter27_reg <= tmp_reg_270_pp0_iter26_reg;
                tmp_reg_270_pp0_iter28_reg <= tmp_reg_270_pp0_iter27_reg;
                tmp_reg_270_pp0_iter29_reg <= tmp_reg_270_pp0_iter28_reg;
                tmp_reg_270_pp0_iter2_reg <= tmp_reg_270;
                tmp_reg_270_pp0_iter30_reg <= tmp_reg_270_pp0_iter29_reg;
                tmp_reg_270_pp0_iter31_reg <= tmp_reg_270_pp0_iter30_reg;
                tmp_reg_270_pp0_iter32_reg <= tmp_reg_270_pp0_iter31_reg;
                tmp_reg_270_pp0_iter33_reg <= tmp_reg_270_pp0_iter32_reg;
                tmp_reg_270_pp0_iter34_reg <= tmp_reg_270_pp0_iter33_reg;
                tmp_reg_270_pp0_iter35_reg <= tmp_reg_270_pp0_iter34_reg;
                tmp_reg_270_pp0_iter36_reg <= tmp_reg_270_pp0_iter35_reg;
                tmp_reg_270_pp0_iter37_reg <= tmp_reg_270_pp0_iter36_reg;
                tmp_reg_270_pp0_iter38_reg <= tmp_reg_270_pp0_iter37_reg;
                tmp_reg_270_pp0_iter3_reg <= tmp_reg_270_pp0_iter2_reg;
                tmp_reg_270_pp0_iter4_reg <= tmp_reg_270_pp0_iter3_reg;
                tmp_reg_270_pp0_iter5_reg <= tmp_reg_270_pp0_iter4_reg;
                tmp_reg_270_pp0_iter6_reg <= tmp_reg_270_pp0_iter5_reg;
                tmp_reg_270_pp0_iter7_reg <= tmp_reg_270_pp0_iter6_reg;
                tmp_reg_270_pp0_iter8_reg <= tmp_reg_270_pp0_iter7_reg;
                tmp_reg_270_pp0_iter9_reg <= tmp_reg_270_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_1_reg_261 <= ap_sig_allocacmp_i_1;
                icmp_ln91_reg_266 <= icmp_ln91_fu_156_p2;
                icmp_ln91_reg_266_pp0_iter1_reg <= icmp_ln91_reg_266;
                tmp_reg_270 <= tmp_nbreadreq_fu_102_p3;
                    zext_ln96_cast_reg_256(26 downto 0) <= zext_ln96_cast_fu_139_p1(26 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1))) then
                p_Val2_s_reg_274 <= data_out1_dout;
                trunc_ln96_1_reg_279 <= add_ln96_1_fu_196_p2(63 downto 5);
            end if;
        end if;
    end process;
    zext_ln96_cast_reg_256(27) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln91_fu_162_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv27_1));
    add_ln96_1_fu_196_p2 <= std_logic_vector(unsigned(outputs_load) + unsigned(zext_ln96_2_fu_192_p1));
    add_ln96_fu_179_p2 <= std_logic_vector(unsigned(zext_ln96_1_fu_176_p1) + unsigned(zext_ln96_cast_reg_256));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter39, data_out1_empty_n, tmp_nbreadreq_fu_102_p3, m_axi_concat_data_BVALID, tmp_reg_270_pp0_iter38_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (m_axi_concat_data_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (data_out1_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter39, data_out1_empty_n, tmp_nbreadreq_fu_102_p3, m_axi_concat_data_BVALID, ap_block_state3_io, ap_block_state4_io, tmp_reg_270_pp0_iter38_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (m_axi_concat_data_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (data_out1_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter39, data_out1_empty_n, tmp_nbreadreq_fu_102_p3, m_axi_concat_data_BVALID, ap_block_state3_io, ap_block_state4_io, tmp_reg_270_pp0_iter38_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (m_axi_concat_data_BVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (data_out1_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(data_out1_empty_n, tmp_nbreadreq_fu_102_p3)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1) and (data_out1_empty_n = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_concat_data_AWREADY, tmp_reg_270)
    begin
                ap_block_state3_io <= ((tmp_reg_270 = ap_const_lv1_1) and (m_axi_concat_data_AWREADY = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state40_pp0_stage0_iter39_assign_proc : process(m_axi_concat_data_BVALID, tmp_reg_270_pp0_iter38_reg)
    begin
                ap_block_state40_pp0_stage0_iter39 <= ((tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (m_axi_concat_data_BVALID = ap_const_logic_0));
    end process;


    ap_block_state4_io_assign_proc : process(m_axi_concat_data_WREADY, tmp_reg_270_pp0_iter2_reg)
    begin
                ap_block_state4_io <= ((tmp_reg_270_pp0_iter2_reg = ap_const_lv1_1) and (m_axi_concat_data_WREADY = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln91_fu_156_p2)
    begin
        if (((icmp_ln91_fu_156_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter38_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter38_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_76, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv27_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_76;
        end if; 
    end process;


    concat_data_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_concat_data_AWREADY, tmp_reg_270, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_reg_270 = ap_const_lv1_1))) then 
            concat_data_blk_n_AW <= m_axi_concat_data_AWREADY;
        else 
            concat_data_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    concat_data_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter39, m_axi_concat_data_BVALID, tmp_reg_270_pp0_iter38_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            concat_data_blk_n_B <= m_axi_concat_data_BVALID;
        else 
            concat_data_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    concat_data_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_concat_data_WREADY, tmp_reg_270_pp0_iter2_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_270_pp0_iter2_reg = ap_const_lv1_1))) then 
            concat_data_blk_n_W <= m_axi_concat_data_WREADY;
        else 
            concat_data_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    count_1_fu_211_p2 <= std_logic_vector(unsigned(count_fu_80) + unsigned(ap_const_lv32_1));
    count_out <= count_fu_80;

    count_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln91_reg_266_pp0_iter37_reg)
    begin
        if (((icmp_ln91_reg_266_pp0_iter37_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            count_out_ap_vld <= ap_const_logic_1;
        else 
            count_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    data_out1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, data_out1_empty_n, tmp_nbreadreq_fu_102_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1))) then 
            data_out1_blk_n <= data_out1_empty_n;
        else 
            data_out1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_out1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_nbreadreq_fu_102_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_nbreadreq_fu_102_p3 = ap_const_lv1_1))) then 
            data_out1_read <= ap_const_logic_1;
        else 
            data_out1_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln91_fu_156_p2 <= "1" when (ap_sig_allocacmp_i_1 = loop_num) else "0";
    m_axi_concat_data_ARADDR <= ap_const_lv64_0;
    m_axi_concat_data_ARBURST <= ap_const_lv2_0;
    m_axi_concat_data_ARCACHE <= ap_const_lv4_0;
    m_axi_concat_data_ARID <= ap_const_lv1_0;
    m_axi_concat_data_ARLEN <= ap_const_lv32_0;
    m_axi_concat_data_ARLOCK <= ap_const_lv2_0;
    m_axi_concat_data_ARPROT <= ap_const_lv3_0;
    m_axi_concat_data_ARQOS <= ap_const_lv4_0;
    m_axi_concat_data_ARREGION <= ap_const_lv4_0;
    m_axi_concat_data_ARSIZE <= ap_const_lv3_0;
    m_axi_concat_data_ARUSER <= ap_const_lv1_0;
    m_axi_concat_data_ARVALID <= ap_const_logic_0;
    m_axi_concat_data_AWADDR <= sext_ln96_fu_222_p1;
    m_axi_concat_data_AWBURST <= ap_const_lv2_0;
    m_axi_concat_data_AWCACHE <= ap_const_lv4_0;
    m_axi_concat_data_AWID <= ap_const_lv1_0;
    m_axi_concat_data_AWLEN <= ap_const_lv32_1;
    m_axi_concat_data_AWLOCK <= ap_const_lv2_0;
    m_axi_concat_data_AWPROT <= ap_const_lv3_0;
    m_axi_concat_data_AWQOS <= ap_const_lv4_0;
    m_axi_concat_data_AWREGION <= ap_const_lv4_0;
    m_axi_concat_data_AWSIZE <= ap_const_lv3_0;
    m_axi_concat_data_AWUSER <= ap_const_lv1_0;

    m_axi_concat_data_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_reg_270, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_reg_270 = ap_const_lv1_1))) then 
            m_axi_concat_data_AWVALID <= ap_const_logic_1;
        else 
            m_axi_concat_data_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_concat_data_BREADY_assign_proc : process(ap_enable_reg_pp0_iter39, tmp_reg_270_pp0_iter38_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_270_pp0_iter38_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            m_axi_concat_data_BREADY <= ap_const_logic_1;
        else 
            m_axi_concat_data_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_concat_data_RREADY <= ap_const_logic_0;
    m_axi_concat_data_WDATA <= p_Val2_s_reg_274_pp0_iter2_reg;
    m_axi_concat_data_WID <= ap_const_lv1_0;
    m_axi_concat_data_WLAST <= ap_const_logic_0;
    m_axi_concat_data_WSTRB <= ap_const_lv32_FFFFFFFF;
    m_axi_concat_data_WUSER <= ap_const_lv1_0;

    m_axi_concat_data_WVALID_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_reg_270_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_270_pp0_iter2_reg = ap_const_lv1_1))) then 
            m_axi_concat_data_WVALID <= ap_const_logic_1;
        else 
            m_axi_concat_data_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln96_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln96_1_reg_279),64));

    shl_ln_fu_184_p3 <= (add_ln96_fu_179_p2 & ap_const_lv5_0);
    tmp_nbreadreq_fu_102_p3 <= (0=>(data_out1_empty_n), others=>'-');
    zext_ln96_1_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_261),28));
    zext_ln96_2_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_184_p3),64));
    zext_ln96_cast_fu_139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln96),28));
end behav;
