###############################################################################
## Project: AI2202 AS - PN557
###############################################################################
# NXP RF configuration ALM/PLM settings (CFG1 difference from CFG2 default settings after FW update)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_1={
	20, 02, 66, 0D,
	A0, 0D, 06, 06, 35, F5, 05, 80, 01,
	A0, 0D, 03, 72, 0D, 26,
	A0, 0D, 03, 72, 14, 26,
	A0, 0D, 06, 06, 35, F5, 05, 38, 01,
	A0, 0D, 06, 82, 4A, 34, 07, 00, 07,
	A0, 0D, 04, 82, 42, 70, 40,
	A0, 0D, 06, 84, 4A, 43, 07, 01, 07,
	A0, 0D, 04, 84, 42, 70, 40,
	A0, 0D, 06, 86, 4A, 32, 07, 01, 07,
	A0, 0D, 04, 86, 42, 70, 40,
	A0, 0D, 04, 96, 42, 88, 40,
	A0, 0D, 06, D0, 42, 88, 40, FF, FF,
	A0, 0D, 04, CA, 42, 70, 40
}

###############################################################################
# NXP RF configuration ALM/PLM settings (Always used as register setting guideline shows)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2={
	20, 02, 46, 08,
	A0, 0D, 06, 06, 35, F5, 05, 80, 01,
	A0, 0D, 06, C2, 35, 00, 3E, 00, 03,
	A0, 0D, 06, 08, 2D, 0D, 25, 2C, 01,
	A0, 0D, 06, 08, 44, 04, 04, C4, 00,
	A0, 0D, 06, 08, 42, 00, 02, FF, FF,
	A0, 0D, 06, 08, 16, AE, 00, 1F, 00,
	A0, 0D, 06, 08, 37, 08, 76, 00, 00,
	A0, 0D, 03, 24, 03, 7F
}

###############################################################################
# NXP RF configuration ALM/PLM settings (DPC disabled)(3.3V-100mA)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3={
	20, 02, 5B, 01,
	A0, 0B, 57, 05, 05, 90, 00, 0F, 4E, 00, 88, 15, B7, AA, 88, 9F, A7, 99, B0, 9F, 97, 99, C4, 9F, 97, 99, C8, 9F, 97, 00, DC, 9F, 07, 00, E0, 1F, 07, 00, F4, 1F, 07, 00, FC, 1F, 07, 00, FF, 1F, 07, 00, FF, 1F, 07, 00, FF, 1F, 04, 00, FF, 1F, 04, 00, FF, 1F, 04, 00, FF, 1F, 04, 00, FF, 1F, 02, 00, FF, 1F, 00, 00, FF, 1F, 00, 00, FF, 1F, 00, 00, FF, 1F, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings (DLMA_CTRL)(DLMA enabled with myID=5 for Type A/B/F)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4={
	20, 02, 10, 01,
	A0, AF, 0C, 83, C7, B2, 20, 00, 83, 8D, B2, 20, 00, 77, 08
}

###############################################################################
# NXP RF configuration ALM/PLM settings (DLMA_RSSI)(DLMA enabled with RSSI-TX-Default-YES)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_5={
	20, 02, 98, 01,
	A0, 34, 94, 23, 04, 18, 35, 00, 00, 4B, 00, 00, 71, 00, 00, 71, 00, 00, 96, 00, 00, BC, 00, 00, BC, 00, 00, E1, 00, 00, 07, 01, 00, 07, 01, 00, 2C, 01, 00, 2C, 01, 00, 52, 01, 00, 52, 01, 00, 77, 01, 00, 77, 01, 00, C2, 01, 00, C2, 01, 00, 0D, 02, 00, 0D, 02, 00, 58, 02, 00, 58, 02, 00, EE, 02, 00, EE, 02, 00, 18, BC, 00, 00, BC, 00, 00, BC, 00, 00, BC, 00, 00, E1, 00, 00, E1, 00, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, 2C, 01, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00, DC, 05, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings (DLMA_TX)(DLMA enabled with RSSI-TX-Default-YES)
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_6={
	20, 02, A4, 01,
	A0, A9, A0, 00, C1, 00, 0A, 01, 80, 41, 0A, 02, 81, 83, 0A, 03, C0, 42, 06, 04, 80, 46, 06, 05, C3, 01, 03, 06, C2, 05, 03, 07, C2, 4A, 03, 07, 81, 01, 01, 08, C3, 8B, 03, 08, C3, 05, 01, 09, C3, 92, 03, 09, C6, 84, 01, 0A, C4, CC, 03, 0A, C6, 89, 01, 0B, C5, D4, 03, 0B, C7, 92, 01, 0C, 44, 00, 03, 0C, C7, C6, 01, 0D, 42, 04, 03, 0D, C9, CE, 01, 0E, 42, 48, 03, 0E, 03, 00, 01, 0F, 43, 50, 03, 0F, 43, 04, 01, 10, 43, 91, 03, 10, 45, 0A, 01, 11, 44, 95, 03, 11, 46, 11, 01, 12, 46, 8E, 01, 13, 47, C5, 01, 14, 48, CC, 01, 15, 4B, D4, 01, 16, 4E, D7, 01, 17, 45, A2, 01, 18, 46, A6, 01, 19, 46, AE, 01, 1A, 47, B4, 01, 1B, 48, EA, 01, 1C, 49, F0, 01
}

###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# How eSE connected to PN553 A012
# UICC bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 - A037
# For Symmetric baud rate  UICC's set A086 to 77
NXP_CORE_CONF_EXTN={ 20, 02, 4D, 0E,
    A0, EC, 01, 01,
    A0, ED, 01, 01,
    A0, 5E, 01, 01,
    A0, 40, 01, 01,
    A0, 41, 01, 03,
    A0, 43, 01, 04,
    A0, DD, 01, 2D,
    A0, D1, 01, 06,
    A0, D4, 01, 00,
    A0, 86, 01, 77,
    A0, 38, 04, 18, 0B, 0B, 00,
    A0, AA, 04, FD, 03, 30, 02,
    A0, 3A, 08, AF, 00, AF, 00, AF, 00, AF, 00,
    A0, 18, 08, 4B, 00, EA, 00, 2A, FF, 58, 00
  }
#       A0, F2, 01, 01,
#       A0, 40, 01, 01,
#       A0, 41, 01, 02,
#       A0, 43, 01, 04,
#       A0, 02, 01, 01,
#       A0, 03, 01, 11,
#       A0, 07, 01, 03,
#       A0, 08, 01, 01
#       }

###############################################################################
# Core configuration settings
NXP_CORE_CONF={ 20, 02, 30, 10,
        28, 01, 00,
        21, 01, 00,
        30, 01, 08,
        31, 01, 03,
        32, 01, 20,
        38, 01, 01,
        33, 00,
        54, 01, 06,
        50, 01, 02,
        5B, 01, 00,
        80, 01, 01,
        81, 01, 01,
        82, 01, 0E,
        18, 01, 01,
        68, 01, 01,
        85, 01, 01
        }
###############################################################################

