// nsu_wrap — DPI wrapper for the Nsu component, three physical networks (S3a T5).
//
// Nsu is the NoC-side inverse of nmu_wrap. It has three NoC faces (REQ
// ingress ready/valid, RSP egress ready/valid, DAT ingress+egress credit)
// and, on the AXI side, acts as master toward the downstream slave.
//
// Registered-DPI-tick discipline: on every posedge clk_i the module
// samples the PREVIOUS cycle's registered wire inputs, pushes them to C++
// via cmodel_nsu_set_inputs, advances the model via cmodel_nsu_tick, pulls
// outputs via cmodel_nsu_get_outputs, then registers those outputs nonblocking
// so they are visible to SV wires from the NEXT cycle onward.
//
// Reset: asynchronous active-low (rst_n_i). Output registers cleared on reset.
//
// Error polling is centralized in tb_top.sv; this wrap no longer
// calls cmodel_check_error/cmodel_finalize itself.
//
// AXI struct ports (master view): master drives axi_req_o (AW/W/AR + bready/
//   rready); master reads axi_rsp_i (awready/wready/arready + B/R).
// NoC ports, node's own view (spec §4.3, S3a T5 mechanical rename):
//   rx_req_valid_i/rx_req_flit_i : router drives req flit toward Nsu (ingress).
//   rx_req_ready_o               : Nsu's readiness, returned to the router.
//     Tied constant true — the c_model's ingress queue is unbounded
//     (Depacketize always drains what's injected); see nsu_wrap.hpp.
//   tx_rsp_valid_o/tx_rsp_flit_o : Nsu drives rsp flit toward the router (egress).
//   tx_rsp_ready_i               : router's readiness for tx_rsp (input).
//   tx_dat_valid_o/tx_dat_flit_o : Nsu drives DAT (R) flit toward the router.
//   tx_dat_crdvalid_i            : credit pulse/VC from the router for sent DAT flits.
//   rx_dat_valid_i/rx_dat_flit_i : router drives DAT (AW/W) flit toward Nsu.
//   rx_dat_crdvalid_o            : credit pulse/VC Nsu returns for consumed DAT flits.

`timescale 1ns/1ps

`ifndef NSU_WRAP_SV
`define NSU_WRAP_SV

module nsu_wrap #(
    parameter int unsigned ID_WIDTH       = ni_params_pkg::NSU_AXI_ID_WIDTH,
    parameter int unsigned ADDR_WIDTH     = ni_params_pkg::AXI_ADDR_WIDTH,
    parameter int unsigned DATA_WIDTH     = ni_params_pkg::AXI_DATA_WIDTH,
    parameter int unsigned NUM_DAT_VC     = ni_params_pkg::NUM_DAT_VC,
    parameter int unsigned REQ_FLIT_WIDTH = ni_params_pkg::NOC_REQ_FLIT_WIDTH,
    parameter int unsigned RSP_FLIT_WIDTH = ni_params_pkg::NOC_RSP_FLIT_WIDTH,
    parameter int unsigned DAT_FLIT_WIDTH = ni_params_pkg::NOC_DAT_FLIT_WIDTH
) (
    input  logic              clk_i,
    input  logic              rst_n_i,
    input  longint unsigned            ctx_i,

    // REQ face (ingress, ready/valid).
    input  logic                      rx_req_valid_i,
    input  logic [REQ_FLIT_WIDTH-1:0] rx_req_flit_i,
    output logic                      rx_req_ready_o,

    // RSP face (egress, ready/valid).
    output logic                      tx_rsp_valid_o,
    output logic [RSP_FLIT_WIDTH-1:0] tx_rsp_flit_o,
    input  logic                      tx_rsp_ready_i,

    // DAT face (both directions, credit).
    output logic                  tx_dat_valid_o,
    output logic [DAT_FLIT_WIDTH-1:0] tx_dat_flit_o,
    input  logic [NUM_DAT_VC-1:0]     tx_dat_crdvalid_i,
    input  logic                      rx_dat_valid_i,
    input  logic [DAT_FLIT_WIDTH-1:0] rx_dat_flit_i,
    output logic [NUM_DAT_VC-1:0]     rx_dat_crdvalid_o,

    output ni_signals_pkg::axi_req_t   axi_req_o,
    input  ni_signals_pkg::axi_rsp_t   axi_rsp_i
);

    // -------------------------------------------------------------------------
    // DPI imports — 3-step pattern (set_inputs/tick/get_outputs)
    // -------------------------------------------------------------------------

    import "DPI-C" context function void cmodel_nsu_set_inputs(
        input  longint unsigned                ctx,
        input  bit                    rx_req_valid,
        input  bit [REQ_FLIT_WIDTH-1:0] rx_req_flit,
        input  bit                    tx_rsp_ready,
        input  bit                    rx_dat_valid,
        input  bit [DAT_FLIT_WIDTH-1:0] rx_dat_flit,
        input  bit [NUM_DAT_VC-1:0]   tx_dat_crdvalid,
        input  bit                    awready,
        input  bit                    wready,
        input  bit                    bvalid,
        input  bit [ID_WIDTH-1:0]     bid,
        input  bit [1:0]              bresp,
        input  bit                    arready,
        input  bit                    rvalid,
        input  bit [ID_WIDTH-1:0]     rid,
        input  bit [DATA_WIDTH-1:0]   rdata,
        input  bit [1:0]              rresp,
        input  bit                    rlast
    );

    import "DPI-C" context function void cmodel_nsu_tick(
        input  longint unsigned                ctx
    );

    import "DPI-C" context function void cmodel_nsu_get_outputs(
        input  longint unsigned                ctx,
        output bit                    rx_req_ready,
        output bit                    tx_rsp_valid,
        output bit [RSP_FLIT_WIDTH-1:0] tx_rsp_flit,
        output bit                    tx_dat_valid,
        output bit [DAT_FLIT_WIDTH-1:0] tx_dat_flit,
        output bit [NUM_DAT_VC-1:0]   rx_dat_crdvalid,
        output bit                    awvalid,
        output bit [ID_WIDTH-1:0]     awid,
        output bit [ADDR_WIDTH-1:0]   awaddr,
        output bit [7:0]              awlen,
        output bit [2:0]              awsize,
        output bit [1:0]              awburst,
        output bit                    awlock,
        output bit [3:0]              awcache,
        output bit [2:0]              awprot,
        output bit [3:0]              awqos,
        output bit                    wvalid,
        output bit [DATA_WIDTH-1:0]   wdata,
        output bit [DATA_WIDTH/8-1:0] wstrb,
        output bit                    wlast,
        output bit                    bready,
        output bit                    arvalid,
        output bit [ID_WIDTH-1:0]     arid,
        output bit [ADDR_WIDTH-1:0]   araddr,
        output bit [7:0]              arlen,
        output bit [2:0]              arsize,
        output bit [1:0]              arburst,
        output bit                    arlock,
        output bit [3:0]              arcache,
        output bit [2:0]              arprot,
        output bit [3:0]              arqos,
        output bit                    rready
    );

    // Lifecycle / error polling lives in tb_top.sv.

    // -------------------------------------------------------------------------
    // Output registers (registered one cycle behind DPI sample)
    // -------------------------------------------------------------------------

    bit                        rx_req_ready_q;
    bit                        tx_rsp_valid_q;
    bit   [RSP_FLIT_WIDTH-1:0] tx_rsp_flit_q;
    logic                      tx_rsp_model_ready;
    bit                        tx_dat_valid_q;
    bit   [DAT_FLIT_WIDTH-1:0] tx_dat_flit_q;
    bit       [NUM_DAT_VC-1:0] rx_dat_crdvalid_q;

    // AXI master side outputs (Nsu drives toward slave)
    bit                  awvalid_q;
    bit   [ID_WIDTH-1:0] awid_q;
    bit [ADDR_WIDTH-1:0] awaddr_q;
    bit            [7:0] awlen_q;
    bit            [2:0] awsize_q;
    bit            [1:0] awburst_q;
    bit                  awlock_q;
    bit            [3:0] awcache_q;
    bit            [2:0] awprot_q;
    bit            [3:0] awqos_q;

    bit                    wvalid_q;
    bit   [DATA_WIDTH-1:0] wdata_q;
    bit [DATA_WIDTH/8-1:0] wstrb_q;
    bit                    wlast_q;

    bit bready_q;

    bit                  arvalid_q;
    bit   [ID_WIDTH-1:0] arid_q;
    bit [ADDR_WIDTH-1:0] araddr_q;
    bit            [7:0] arlen_q;
    bit            [2:0] arsize_q;
    bit            [1:0] arburst_q;
    bit                  arlock_q;
    bit            [3:0] arcache_q;
    bit            [2:0] arprot_q;
    bit            [3:0] arqos_q;

    bit rready_q;

    // -------------------------------------------------------------------------
    // always: async-reset outputs, 3-step DPI call, registered outputs, error check
    // -------------------------------------------------------------------------

    always @(posedge clk_i or negedge rst_n_i) begin
        if (~rst_n_i) begin
            rx_req_ready_q    <= '0;
            tx_rsp_valid_q    <= '0;
            tx_rsp_flit_q     <= '0;
            tx_dat_valid_q    <= '0;
            tx_dat_flit_q     <= '0;
            rx_dat_crdvalid_q <= '0;
            awvalid_q         <= '0;
            awid_q            <= '0;
            awaddr_q          <= '0;
            awlen_q           <= '0;
            awsize_q          <= '0;
            awburst_q         <= '0;
            awlock_q          <= '0;
            awcache_q         <= '0;
            awprot_q          <= '0;
            awqos_q           <= '0;
            wvalid_q          <= '0;
            wdata_q           <= '0;
            wstrb_q           <= '0;
            wlast_q           <= '0;
            bready_q          <= '0;
            arvalid_q         <= '0;
            arid_q            <= '0;
            araddr_q          <= '0;
            arlen_q           <= '0;
            arsize_q          <= '0;
            arburst_q         <= '0;
            arlock_q          <= '0;
            arcache_q         <= '0;
            arprot_q          <= '0;
            arqos_q           <= '0;
            rready_q          <= '0;
        end else begin
            // Step 1: push current wire values into C++ input latch.
            cmodel_nsu_set_inputs(
                ctx_i,
                // REQ ingress, RSP egress ready, DAT both directions
                rx_req_valid_i,
                rx_req_flit_i,
                tx_rsp_model_ready,
                rx_dat_valid_i,
                rx_dat_flit_i,
                tx_dat_crdvalid_i,
                // AXI master side — slave drives ready + B/R
                axi_rsp_i.awready,
                axi_rsp_i.wready,
                axi_rsp_i.bvalid,
                axi_rsp_i.bid,
                axi_rsp_i.bresp,
                axi_rsp_i.arready,
                axi_rsp_i.rvalid,
                axi_rsp_i.rid,
                axi_rsp_i.rdata,
                axi_rsp_i.rresp,
                axi_rsp_i.rlast
            );

            // Step 2: advance C++ model one cycle.
            cmodel_nsu_tick(ctx_i);

            // Step 3: pull outputs into local temporaries (blocking to locals is
            // safe; avoids BLKANDNBLK with the nonblocking reset path above).
            begin : get_outputs_blk
                bit                      t_rx_req_ready;
                bit                      t_tx_rsp_valid;
                bit [RSP_FLIT_WIDTH-1:0] t_tx_rsp_flit;
                bit                      t_tx_dat_valid;
                bit [DAT_FLIT_WIDTH-1:0] t_tx_dat_flit;
                bit     [NUM_DAT_VC-1:0] t_rx_dat_crdvalid;
                bit                      t_awvalid;
                bit       [ID_WIDTH-1:0] t_awid;
                bit     [ADDR_WIDTH-1:0] t_awaddr;
                bit                [7:0] t_awlen;
                bit                [2:0] t_awsize;
                bit                [1:0] t_awburst;
                bit                      t_awlock;
                bit                [3:0] t_awcache;
                bit                [2:0] t_awprot;
                bit                [3:0] t_awqos;
                bit                      t_wvalid;
                bit     [DATA_WIDTH-1:0] t_wdata;
                bit   [DATA_WIDTH/8-1:0] t_wstrb;
                bit                      t_wlast;
                bit                      t_bready;
                bit                      t_arvalid;
                bit       [ID_WIDTH-1:0] t_arid;
                bit     [ADDR_WIDTH-1:0] t_araddr;
                bit                [7:0] t_arlen;
                bit                [2:0] t_arsize;
                bit                [1:0] t_arburst;
                bit                      t_arlock;
                bit                [3:0] t_arcache;
                bit                [2:0] t_arprot;
                bit                [3:0] t_arqos;
                bit                      t_rready;
                cmodel_nsu_get_outputs(
                    ctx_i,
                    t_rx_req_ready,
                    t_tx_rsp_valid, t_tx_rsp_flit,
                    t_tx_dat_valid, t_tx_dat_flit,
                    t_rx_dat_crdvalid,
                    t_awvalid, t_awid, t_awaddr, t_awlen, t_awsize, t_awburst,
                    t_awlock, t_awcache, t_awprot, t_awqos,
                    t_wvalid, t_wdata, t_wstrb, t_wlast,
                    t_bready,
                    t_arvalid, t_arid, t_araddr, t_arlen, t_arsize, t_arburst,
                    t_arlock, t_arcache, t_arprot, t_arqos,
                    t_rready
                );
                rx_req_ready_q <= t_rx_req_ready;
                // RSP egress hold register: the strobe loads it, the wire
                // handshake frees it; a strobe may land on the freeing edge
                // (load wins, the old flit was consumed at that edge). See
                // router_wrap.sv's identical staging.
                if (t_tx_rsp_valid) begin
                    tx_rsp_valid_q <= 1'b1;
                    tx_rsp_flit_q  <= t_tx_rsp_flit;
                end else if (tx_rsp_ready_i) begin
                    tx_rsp_valid_q <= 1'b0;
                end
                tx_dat_valid_q    <= t_tx_dat_valid;
                tx_dat_flit_q     <= t_tx_dat_flit;
                rx_dat_crdvalid_q <= t_rx_dat_crdvalid;
                awvalid_q         <= t_awvalid;
                awid_q            <= t_awid;
                awaddr_q          <= t_awaddr;
                awlen_q           <= t_awlen;
                awsize_q          <= t_awsize;
                awburst_q         <= t_awburst;
                awlock_q          <= t_awlock;
                awcache_q         <= t_awcache;
                awprot_q          <= t_awprot;
                awqos_q           <= t_awqos;
                wvalid_q          <= t_wvalid;
                wdata_q           <= t_wdata;
                wstrb_q           <= t_wstrb;
                wlast_q           <= t_wlast;
                bready_q          <= t_bready;
                arvalid_q         <= t_arvalid;
                arid_q            <= t_arid;
                araddr_q          <= t_araddr;
                arlen_q           <= t_arlen;
                arsize_q          <= t_arsize;
                arburst_q         <= t_arburst;
                arlock_q          <= t_arlock;
                arcache_q         <= t_arcache;
                arprot_q          <= t_arprot;
                arqos_q           <= t_arqos;
                rready_q          <= t_rready;
            end
        end
    end

    // -------------------------------------------------------------------------
    // Drive interface outputs from registered state
    // -------------------------------------------------------------------------

    assign rx_req_ready_o = rx_req_ready_q;
    // The C++ model emits a one-cycle RSP strobe after sampling ready; the
    // hold register above owns the RTL-facing held-valid contract, and the
    // model may pop when it is empty or its flit's handshake completes this
    // cycle (full rate, single stage).
    assign tx_rsp_model_ready = !tx_rsp_valid_q || tx_rsp_ready_i;
    assign tx_rsp_valid_o     = tx_rsp_valid_q;
    assign tx_rsp_flit_o      = tx_rsp_flit_q;

    // Egress-hold checker, explicit sampled-history form (SVA $stable in a
    // |=> consequent false-fires under Verilator on the first backpressured
    // cycle — see router_wrap.sv).
    logic                      chk_rsp_v_q, chk_rsp_r_q;
    logic [RSP_FLIT_WIDTH-1:0] chk_rsp_flit_q;
    always @(posedge clk_i) begin
        chk_rsp_v_q    <= rst_n_i && tx_rsp_valid_o;
        chk_rsp_r_q    <= tx_rsp_ready_i;
        chk_rsp_flit_q <= tx_rsp_flit_o;
        if (rst_n_i && chk_rsp_v_q && !chk_rsp_r_q &&
            (!tx_rsp_valid_o || tx_rsp_flit_o !== chk_rsp_flit_q))
            $error("nsu_wrap: RSP changed before valid/ready handshake");
    end

    assign tx_dat_valid_o    = tx_dat_valid_q;
    assign tx_dat_flit_o     = tx_dat_flit_q;
    assign rx_dat_crdvalid_o = rx_dat_crdvalid_q;

    // AXI master side — Nsu drives request channels toward slave
    assign axi_req_o.awvalid = awvalid_q;
    assign axi_req_o.awid    = awid_q;
    assign axi_req_o.awaddr  = awaddr_q;
    assign axi_req_o.awlen   = awlen_q;
    assign axi_req_o.awsize  = awsize_q;
    assign axi_req_o.awburst = awburst_q;
    assign axi_req_o.awlock  = awlock_q;
    assign axi_req_o.awcache = awcache_q;
    assign axi_req_o.awprot  = awprot_q;
    assign axi_req_o.awqos   = awqos_q;
    // awregion/arregion are carried-but-unused (not marshalled by DPI); the
    // Nsu never drives them — tie to '0 so the field is not undriven.
    assign axi_req_o.awregion = '0;

    assign axi_req_o.wvalid = wvalid_q;
    assign axi_req_o.wdata  = wdata_q;
    assign axi_req_o.wstrb  = wstrb_q;
    assign axi_req_o.wlast  = wlast_q;

    assign axi_req_o.bready = bready_q;

    assign axi_req_o.arvalid  = arvalid_q;
    assign axi_req_o.arid     = arid_q;
    assign axi_req_o.araddr   = araddr_q;
    assign axi_req_o.arlen    = arlen_q;
    assign axi_req_o.arsize   = arsize_q;
    assign axi_req_o.arburst  = arburst_q;
    assign axi_req_o.arlock   = arlock_q;
    assign axi_req_o.arcache  = arcache_q;
    assign axi_req_o.arprot   = arprot_q;
    assign axi_req_o.arqos    = arqos_q;
    assign axi_req_o.arregion = '0;

    assign axi_req_o.rready = rready_q;

endmodule

`endif  // NSU_WRAP_SV
