==============================================================
File generated on Tue Apr 02 17:09:44 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.551 ; gain = 18.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.551 ; gain = 18.820
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'CNN' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 02 17:11:36 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from source/CNN.cpp:1:
source/CNN.cpp:164:5: error: no matching function for call to 'CONV'
    CONV(buff_input_img,kernel+(j*3*3)+(i*8*3*3),bias[i*8 +j],1,buff_output_img);
    ^~~~
source/CNN.cpp:9:6: note: candidate function not viable: no known conversion from 'const char *' to 'const int8 *' for 2nd argument; 
void CONV(
     ^
source/CNN.cpp:176:5: error: no matching function for call to 'CONV'
    CONV(buff_input_img,kernel+(j*3*3)+(i*8*3*3),bias[i*8 +j],1,buff_output_img);
    ^~~~
source/CNN.cpp:9:6: note: candidate function not viable: no known conversion from 'const char *' to 'const int8 *' for 2nd argument; 
void CONV(
     ^
2 errors generated.
==============================================================
File generated on Tue Apr 02 17:19:46 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.609 ; gain = 18.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.609 ; gain = 18.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 109.535 ; gain = 23.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:178) automatically.
ERROR: [SYNCHK 200-71] source/CNN.cpp:68: function 'relu(int)' has no function body.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Apr 02 17:20:23 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.609 ; gain = 18.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.609 ; gain = 18.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 109.492 ; gain = 23.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 112.230 ; gain = 26.434
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:30) to (source/CNN.cpp:52:24) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 137.199 ; gain = 51.402
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:158:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:157:30) in function 'CNN'.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 36 on port 'img_port' (source/CNN.cpp:173:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'img_port' (source/CNN.cpp:162:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 64 on port 'img_port' (source/CNN.cpp:171:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 36 on port 'img_port' (source/CNN.cpp:166:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 36 on port 'img_port' (source/CNN.cpp:180:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 139.738 ; gain = 53.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.461 seconds; current allocated memory: 97.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 98.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 99.214 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 99.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 101.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 103.403 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 160.988 ; gain = 75.191
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 11.1 seconds; peak allocated memory: 103.403 MB.
==============================================================
File generated on Tue Apr 02 17:22:02 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.656 ; gain = 18.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.656 ; gain = 18.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 111.270 ; gain = 25.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 128.148 ; gain = 42.102
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:31) to (source/CNN.cpp:52:25) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 146.711 ; gain = 60.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:158:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:157:30) in function 'CNN'.
WARNING: [XFORM 203-561] 'Loop-4' (source/CNN.cpp:131:18) in function 'CNN' is an infinite loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:173:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:162:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:171:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:166:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 153.313 ; gain = 67.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.817 seconds; current allocated memory: 108.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 109.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 109.637 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 110.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 111.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_13ns_4ns_15ns_16_1_1' to 'CNN_mac_muladd_13bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_13ns_15ns_16_1_1' to 'CNN_mac_muladd_4ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_13bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 113.802 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 174.125 ; gain = 88.078
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 89.541 seconds; peak allocated memory: 113.802 MB.
==============================================================
File generated on Tue Apr 02 17:24:27 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.598 ; gain = 18.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.598 ; gain = 18.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 109.223 ; gain = 23.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CONV' into 'CNN' (source/CNN.cpp:164) automatically.
WARNING: [SYNCHK 200-77] The top function 'CONV' (source/CNN.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 111.758 ; gain = 25.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 135.016 ; gain = 48.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 135.281 ; gain = 49.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.579 seconds; current allocated memory: 84.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.019 seconds; current allocated memory: 84.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 84.635 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 135.281 ; gain = 49.254
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 9.409 seconds; peak allocated memory: 84.635 MB.
==============================================================
File generated on Tue Apr 02 17:25:06 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.703 ; gain = 18.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.703 ; gain = 18.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 109.270 ; gain = 23.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CONV' into 'CNN' (source/CNN.cpp:164) automatically.
WARNING: [SYNCHK 200-77] The top function 'CONV' (source/CNN.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 111.832 ; gain = 25.926
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 135.238 ; gain = 49.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 135.762 ; gain = 49.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.454 seconds; current allocated memory: 84.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.023 seconds; current allocated memory: 84.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 84.635 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 135.762 ; gain = 49.855
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 9.106 seconds; peak allocated memory: 84.635 MB.
==============================================================
File generated on Tue Apr 02 17:25:33 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.652 ; gain = 18.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.652 ; gain = 18.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 109.285 ; gain = 23.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'CONV' into 'CNN' (source/CNN.cpp:164) automatically.
WARNING: [SYNCHK 200-77] The top function 'CONV' (source/CNN.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 111.871 ; gain = 25.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 135.063 ; gain = 48.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 135.590 ; gain = 49.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.717 seconds; current allocated memory: 84.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 84.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/m_axi_img_port_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/m_axi_img_port_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/kernel_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/kernel_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d0' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'CNN/bias_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_address1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_we1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'CNN/bias_d1' to 0.
WARNING: [RTGEN 206-101] Port 'CNN/bias_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 84.635 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 135.590 ; gain = 49.363
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 8.608 seconds; peak allocated memory: 84.635 MB.
==============================================================
File generated on Tue Apr 02 17:26:03 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.602 ; gain = 18.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.602 ; gain = 18.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 111.316 ; gain = 25.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 128.434 ; gain = 42.309
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:31) to (source/CNN.cpp:52:25) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 146.805 ; gain = 60.680
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:158:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:157:30) in function 'CNN'.
WARNING: [XFORM 203-561] 'Loop-4' (source/CNN.cpp:131:18) in function 'CNN' is an infinite loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:173:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:162:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:171:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:166:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 153.246 ; gain = 67.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.509 seconds; current allocated memory: 108.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 109.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 109.637 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 110.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 111.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_13ns_4ns_15ns_16_1_1' to 'CNN_mac_muladd_13bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_13ns_15ns_16_1_1' to 'CNN_mac_muladd_4ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_13bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 113.802 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 173.336 ; gain = 87.211
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 87.189 seconds; peak allocated memory: 113.802 MB.
==============================================================
File generated on Tue Apr 02 17:40:56 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.180 ; gain = 18.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.180 ; gain = 18.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 111.160 ; gain = 25.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:181) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 128.121 ; gain = 42.238
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:31) to (source/CNN.cpp:52:25) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 146.375 ; gain = 60.492
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:161:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:160:30) in function 'CNN'.
WARNING: [XFORM 203-561] 'Loop-4' (source/CNN.cpp:131:18) in function 'CNN' is an infinite loop.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_input_img' (source/CNN.cpp:150): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_output_img' (source/CNN.cpp:152): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_result_img' (source/CNN.cpp:154): cannot find another array to be merged with.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:176:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:165:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'img_port' (source/CNN.cpp:174:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 3844 on port 'img_port' (source/CNN.cpp:169:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 152.621 ; gain = 66.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.447 seconds; current allocated memory: 108.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 109.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 109.676 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 110.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 111.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_13ns_4ns_15ns_16_1_1' to 'CNN_mac_muladd_13bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_13ns_15ns_16_1_1' to 'CNN_mac_muladd_4ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_13bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 113.810 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 172.648 ; gain = 86.766
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 87.013 seconds; peak allocated memory: 113.810 MB.
==============================================================
File generated on Tue Apr 02 17:52:08 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.367 ; gain = 17.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.367 ; gain = 17.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 114.574 ; gain = 28.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:181) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 161.313 ; gain = 74.848
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:31) to (source/CNN.cpp:52:25) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 168.098 ; gain = 81.633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:161:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:160:30) in function 'CNN'.
WARNING: [XFORM 203-561] 'Loop-4' (source/CNN.cpp:131:18) in function 'CNN' is an infinite loop.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_input_img' (source/CNN.cpp:150): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_output_img' (source/CNN.cpp:152): cannot find another array to be merged with.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'buff_result_img' (source/CNN.cpp:154): cannot find another array to be merged with.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10000 on port 'img_port' (source/CNN.cpp:165:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10000 on port 'img_port' (source/CNN.cpp:174:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9604 on port 'img_port' (source/CNN.cpp:176:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9604 on port 'img_port' (source/CNN.cpp:169:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 168.098 ; gain = 81.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.094 seconds; current allocated memory: 119.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 120.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 120.797 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 121.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_7ns_8ns_7ns_14_1_1' to 'CNN_mac_muladd_7nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_7nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 122.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_15ns_4ns_16ns_17_1_1' to 'CNN_mac_muladd_15cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_15ns_16ns_17_1_1' to 'CNN_mac_muladd_4ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_15cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 124.995 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 185.980 ; gain = 99.516
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 185.735 seconds; peak allocated memory: 124.995 MB.
==============================================================
File generated on Tue Apr 02 18:02:31 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&buff_input_img block dim=1' is not a valid pragma.
==============================================================
File generated on Tue Apr 02 18:03:02 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' reshaping, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&buff_input_img block dim=0' is not a valid pragma.
==============================================================
File generated on Tue Apr 02 18:04:52 +0430 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'source/CNN.cpp' ... 
WARNING: [HLS 200-40] In file included from source/CNN.cpp:1:
In file included from source/CONV.h:5:
D:/Vivado/2018.3/common/technology/autopilot\ap_cint.h:59:2: warning: This header file cannot be used in a C++ design. C-synthesis will fail.  [-W#warnings]
#warning This header file cannot be used in a C++ design. C-synthesis will fail. 
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.570 ; gain = 18.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.570 ; gain = 18.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'CONV' (source/CNN.cpp:68).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 114.703 ; gain = 28.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' (source/CNN.cpp:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 161.512 ; gain = 75.531
INFO: [XFORM 203-602] Inlining function 'acc' into 'CNN' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (source/CNN.cpp:52:31) to (source/CNN.cpp:52:25) in function 'CONV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:03:14 . Memory (MB): peak = 168.488 ; gain = 82.508
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (source/CNN.cpp:28:6) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (source/CNN.cpp:37:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1.1' (source/CNN.cpp:51:9) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (source/CNN.cpp:50:7) in function 'CONV'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (source/CNN.cpp:49:6) in function 'CONV'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'CNN_label1' (source/CNN.cpp:159:32) in function 'CNN' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CNN_label0' (source/CNN.cpp:158:30) in function 'CNN'.
WARNING: [XFORM 203-561] 'Loop-4' (source/CNN.cpp:131:18) in function 'CNN' is an infinite loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10000 on port 'img_port' (source/CNN.cpp:163:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 10000 on port 'img_port' (source/CNN.cpp:172:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9604 on port 'img_port' (source/CNN.cpp:174:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9604 on port 'img_port' (source/CNN.cpp:167:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:03:16 . Memory (MB): peak = 168.488 ; gain = 82.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 196.41 seconds; current allocated memory: 119.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 120.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.img_port.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..img_port'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 120.832 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buff_input_img' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 121.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_7ns_8ns_7ns_14_1_1' to 'CNN_mac_muladd_7nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_7nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONV'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 122.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/img_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_15ns_4ns_16ns_17_1_1' to 'CNN_mac_muladd_15cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_15ns_16ns_17_1_1' to 'CNN_mac_muladd_4ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_15cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 125.040 MB.
INFO: [RTMG 210-278] Implementing memory 'CONV_IBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_OBRAM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CONV_WBRAM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_input_img_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_buff_output_img_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 186.414 ; gain = 100.434
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 200.201 seconds; peak allocated memory: 125.040 MB.
