
ProjektMikro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f4c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  080060f0  080060f0  000160f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006360  08006360  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006360  08006360  00016360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006368  08006368  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006368  08006368  00016368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800636c  0800636c  0001636c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016d68  20000078  080063e4  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20016de0  080063e4  00026de0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091bc  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000188f  00000000  00000000  00029260  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000800  00000000  00000000  0002aaf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000738  00000000  00000000  0002b2f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016363  00000000  00000000  0002ba28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007013  00000000  00000000  00041d8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ad8f  00000000  00000000  00048d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d3b2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026f4  00000000  00000000  000d3ba8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060d4 	.word	0x080060d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080060d4 	.word	0x080060d4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b972 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9e08      	ldr	r6, [sp, #32]
 8000be2:	4604      	mov	r4, r0
 8000be4:	4688      	mov	r8, r1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d14b      	bne.n	8000c82 <__udivmoddi4+0xa6>
 8000bea:	428a      	cmp	r2, r1
 8000bec:	4615      	mov	r5, r2
 8000bee:	d967      	bls.n	8000cc0 <__udivmoddi4+0xe4>
 8000bf0:	fab2 f282 	clz	r2, r2
 8000bf4:	b14a      	cbz	r2, 8000c0a <__udivmoddi4+0x2e>
 8000bf6:	f1c2 0720 	rsb	r7, r2, #32
 8000bfa:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfe:	fa20 f707 	lsr.w	r7, r0, r7
 8000c02:	4095      	lsls	r5, r2
 8000c04:	ea47 0803 	orr.w	r8, r7, r3
 8000c08:	4094      	lsls	r4, r2
 8000c0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0e:	0c23      	lsrs	r3, r4, #16
 8000c10:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c14:	fa1f fc85 	uxth.w	ip, r5
 8000c18:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c1c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c20:	fb07 f10c 	mul.w	r1, r7, ip
 8000c24:	4299      	cmp	r1, r3
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x60>
 8000c28:	18eb      	adds	r3, r5, r3
 8000c2a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2e:	f080 811b 	bcs.w	8000e68 <__udivmoddi4+0x28c>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 8118 	bls.w	8000e68 <__udivmoddi4+0x28c>
 8000c38:	3f02      	subs	r7, #2
 8000c3a:	442b      	add	r3, r5
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c44:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c50:	45a4      	cmp	ip, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x8c>
 8000c54:	192c      	adds	r4, r5, r4
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x290>
 8000c5e:	45a4      	cmp	ip, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x290>
 8000c64:	3802      	subs	r0, #2
 8000c66:	442c      	add	r4, r5
 8000c68:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c6c:	eba4 040c 	sub.w	r4, r4, ip
 8000c70:	2700      	movs	r7, #0
 8000c72:	b11e      	cbz	r6, 8000c7c <__udivmoddi4+0xa0>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7c:	4639      	mov	r1, r7
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xbe>
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	f000 80eb 	beq.w	8000e62 <__udivmoddi4+0x286>
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c92:	4638      	mov	r0, r7
 8000c94:	4639      	mov	r1, r7
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f783 	clz	r7, r3
 8000c9e:	2f00      	cmp	r7, #0
 8000ca0:	d147      	bne.n	8000d32 <__udivmoddi4+0x156>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd0>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2c4>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	4698      	mov	r8, r3
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa0>
 8000cba:	e9c6 4800 	strd	r4, r8, [r6]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa0>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xe8>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 808f 	bne.w	8000dec <__udivmoddi4+0x210>
 8000cce:	1b49      	subs	r1, r1, r5
 8000cd0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd4:	fa1f f885 	uxth.w	r8, r5
 8000cd8:	2701      	movs	r7, #1
 8000cda:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cde:	0c23      	lsrs	r3, r4, #16
 8000ce0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cec:	4299      	cmp	r1, r3
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0x124>
 8000cf0:	18eb      	adds	r3, r5, r3
 8000cf2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x122>
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	f200 80cd 	bhi.w	8000e98 <__udivmoddi4+0x2bc>
 8000cfe:	4684      	mov	ip, r0
 8000d00:	1a59      	subs	r1, r3, r1
 8000d02:	b2a3      	uxth	r3, r4
 8000d04:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d08:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d0c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d10:	fb08 f800 	mul.w	r8, r8, r0
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	d907      	bls.n	8000d28 <__udivmoddi4+0x14c>
 8000d18:	192c      	adds	r4, r5, r4
 8000d1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1e:	d202      	bcs.n	8000d26 <__udivmoddi4+0x14a>
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	f200 80b6 	bhi.w	8000e92 <__udivmoddi4+0x2b6>
 8000d26:	4618      	mov	r0, r3
 8000d28:	eba4 0408 	sub.w	r4, r4, r8
 8000d2c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d30:	e79f      	b.n	8000c72 <__udivmoddi4+0x96>
 8000d32:	f1c7 0c20 	rsb	ip, r7, #32
 8000d36:	40bb      	lsls	r3, r7
 8000d38:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d3c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d40:	fa01 f407 	lsl.w	r4, r1, r7
 8000d44:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d48:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d4c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d50:	4325      	orrs	r5, r4
 8000d52:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d56:	0c2c      	lsrs	r4, r5, #16
 8000d58:	fb08 3319 	mls	r3, r8, r9, r3
 8000d5c:	fa1f fa8e 	uxth.w	sl, lr
 8000d60:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d64:	fb09 f40a 	mul.w	r4, r9, sl
 8000d68:	429c      	cmp	r4, r3
 8000d6a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d72:	d90b      	bls.n	8000d8c <__udivmoddi4+0x1b0>
 8000d74:	eb1e 0303 	adds.w	r3, lr, r3
 8000d78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d7c:	f080 8087 	bcs.w	8000e8e <__udivmoddi4+0x2b2>
 8000d80:	429c      	cmp	r4, r3
 8000d82:	f240 8084 	bls.w	8000e8e <__udivmoddi4+0x2b2>
 8000d86:	f1a9 0902 	sub.w	r9, r9, #2
 8000d8a:	4473      	add	r3, lr
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	b2ad      	uxth	r5, r5
 8000d90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d94:	fb08 3310 	mls	r3, r8, r0, r3
 8000d98:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d9c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000da0:	45a2      	cmp	sl, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1da>
 8000da4:	eb1e 0404 	adds.w	r4, lr, r4
 8000da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dac:	d26b      	bcs.n	8000e86 <__udivmoddi4+0x2aa>
 8000dae:	45a2      	cmp	sl, r4
 8000db0:	d969      	bls.n	8000e86 <__udivmoddi4+0x2aa>
 8000db2:	3802      	subs	r0, #2
 8000db4:	4474      	add	r4, lr
 8000db6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dba:	fba0 8902 	umull	r8, r9, r0, r2
 8000dbe:	eba4 040a 	sub.w	r4, r4, sl
 8000dc2:	454c      	cmp	r4, r9
 8000dc4:	46c2      	mov	sl, r8
 8000dc6:	464b      	mov	r3, r9
 8000dc8:	d354      	bcc.n	8000e74 <__udivmoddi4+0x298>
 8000dca:	d051      	beq.n	8000e70 <__udivmoddi4+0x294>
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	d069      	beq.n	8000ea4 <__udivmoddi4+0x2c8>
 8000dd0:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd4:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ddc:	40fd      	lsrs	r5, r7
 8000dde:	40fc      	lsrs	r4, r7
 8000de0:	ea4c 0505 	orr.w	r5, ip, r5
 8000de4:	e9c6 5400 	strd	r5, r4, [r6]
 8000de8:	2700      	movs	r7, #0
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0xa0>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f703 	lsr.w	r7, r0, r3
 8000df4:	4095      	lsls	r5, r2
 8000df6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfa:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e02:	4338      	orrs	r0, r7
 8000e04:	0c01      	lsrs	r1, r0, #16
 8000e06:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e0a:	fa1f f885 	uxth.w	r8, r5
 8000e0e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e16:	fb07 f308 	mul.w	r3, r7, r8
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x256>
 8000e22:	1869      	adds	r1, r5, r1
 8000e24:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e28:	d22f      	bcs.n	8000e8a <__udivmoddi4+0x2ae>
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	d92d      	bls.n	8000e8a <__udivmoddi4+0x2ae>
 8000e2e:	3f02      	subs	r7, #2
 8000e30:	4429      	add	r1, r5
 8000e32:	1acb      	subs	r3, r1, r3
 8000e34:	b281      	uxth	r1, r0
 8000e36:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb00 f308 	mul.w	r3, r0, r8
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x27e>
 8000e4a:	1869      	adds	r1, r5, r1
 8000e4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e50:	d217      	bcs.n	8000e82 <__udivmoddi4+0x2a6>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d915      	bls.n	8000e82 <__udivmoddi4+0x2a6>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4429      	add	r1, r5
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e60:	e73b      	b.n	8000cda <__udivmoddi4+0xfe>
 8000e62:	4637      	mov	r7, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e709      	b.n	8000c7c <__udivmoddi4+0xa0>
 8000e68:	4607      	mov	r7, r0
 8000e6a:	e6e7      	b.n	8000c3c <__udivmoddi4+0x60>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x8c>
 8000e70:	4541      	cmp	r1, r8
 8000e72:	d2ab      	bcs.n	8000dcc <__udivmoddi4+0x1f0>
 8000e74:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e78:	eb69 020e 	sbc.w	r2, r9, lr
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	4613      	mov	r3, r2
 8000e80:	e7a4      	b.n	8000dcc <__udivmoddi4+0x1f0>
 8000e82:	4660      	mov	r0, ip
 8000e84:	e7e9      	b.n	8000e5a <__udivmoddi4+0x27e>
 8000e86:	4618      	mov	r0, r3
 8000e88:	e795      	b.n	8000db6 <__udivmoddi4+0x1da>
 8000e8a:	4667      	mov	r7, ip
 8000e8c:	e7d1      	b.n	8000e32 <__udivmoddi4+0x256>
 8000e8e:	4681      	mov	r9, r0
 8000e90:	e77c      	b.n	8000d8c <__udivmoddi4+0x1b0>
 8000e92:	3802      	subs	r0, #2
 8000e94:	442c      	add	r4, r5
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0x14c>
 8000e98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e9c:	442b      	add	r3, r5
 8000e9e:	e72f      	b.n	8000d00 <__udivmoddi4+0x124>
 8000ea0:	4638      	mov	r0, r7
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xda>
 8000ea4:	4637      	mov	r7, r6
 8000ea6:	e6e9      	b.n	8000c7c <__udivmoddi4+0xa0>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <MySysTick>:
static void MX_GPIO_Init(void);
static void MX_DMA_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
/* USER CODE BEGIN PFP */
void MySysTick(int arg){
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]

	static uint16_t ms=0;
	ms++;
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <MySysTick+0x38>)
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <MySysTick+0x38>)
 8000ebe:	801a      	strh	r2, [r3, #0]
	if(ms>arg)
 8000ec0:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <MySysTick+0x38>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	da05      	bge.n	8000ed8 <MySysTick+0x2c>
	{
		ms=0;
 8000ecc:	4b05      	ldr	r3, [pc, #20]	; (8000ee4 <MySysTick+0x38>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	801a      	strh	r2, [r3, #0]
		ms_set=1;
 8000ed2:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <MySysTick+0x3c>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
	}

}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	200000ac 	.word	0x200000ac
 8000ee8:	20000094 	.word	0x20000094

08000eec <USART_RX_IsEmpty>:

uint8_t USART_RX_IsEmpty(){
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
	if(USART_RX_Busy == USART_RX_Empty)
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <USART_RX_IsEmpty+0x20>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <USART_RX_IsEmpty+0x24>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d101      	bne.n	8000f00 <USART_RX_IsEmpty+0x14>
	{
		return 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	e000      	b.n	8000f02 <USART_RX_IsEmpty+0x16>
	}else{
		return 1;
 8000f00:	2301      	movs	r3, #1
	}
}//Funkcja sprawdzajacy czy bufor odbiorczy jest pusty
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	200000a4 	.word	0x200000a4
 8000f10:	200000a0 	.word	0x200000a0

08000f14 <USART_GC>:

uint8_t USART_GC(){
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
	uint8_t tmp;
	if(USART_RX_Empty!=USART_RX_Busy)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <USART_GC+0x48>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <USART_GC+0x4c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	d013      	beq.n	8000f4e <USART_GC+0x3a>
	{
		tmp = USART_RxBuf[USART_RX_Busy];
 8000f26:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <USART_GC+0x4c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <USART_GC+0x50>)
 8000f2c:	5cd3      	ldrb	r3, [r2, r3]
 8000f2e:	71fb      	strb	r3, [r7, #7]
		USART_RX_Busy++;
 8000f30:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <USART_GC+0x4c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	3301      	adds	r3, #1
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <USART_GC+0x4c>)
 8000f38:	6013      	str	r3, [r2, #0]
		if(USART_RX_Busy >= USART_RXBUF_LEN) USART_RX_Busy =0;
 8000f3a:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <USART_GC+0x4c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000f42:	db02      	blt.n	8000f4a <USART_GC+0x36>
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <USART_GC+0x4c>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
		return tmp;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	e000      	b.n	8000f50 <USART_GC+0x3c>
	}else
	{
		return 0;
 8000f4e:	2300      	movs	r3, #0
	}
} //Funkcja zwracajca znak
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	200000a0 	.word	0x200000a0
 8000f60:	200000a4 	.word	0x200000a4
 8000f64:	20002c34 	.word	0x20002c34

08000f68 <USART_GD>:

uint8_t USART_GD(char *buf){
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	static uint8_t bf[500];
	static uint8_t index=0;
	int i;
	uint8_t len_com;
	while(USART_RX_IsEmpty())
 8000f70:	e031      	b.n	8000fd6 <USART_GD+0x6e>
	{
		bf[index] = USART_GC();
 8000f72:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <USART_GD+0x84>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	461c      	mov	r4, r3
 8000f78:	f7ff ffcc 	bl	8000f14 <USART_GC>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <USART_GD+0x88>)
 8000f82:	551a      	strb	r2, [r3, r4]
		if((bf[index] == 59))
 8000f84:	4b19      	ldr	r3, [pc, #100]	; (8000fec <USART_GD+0x84>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <USART_GD+0x88>)
 8000f8c:	5c9b      	ldrb	r3, [r3, r2]
 8000f8e:	2b3b      	cmp	r3, #59	; 0x3b
 8000f90:	d11b      	bne.n	8000fca <USART_GD+0x62>
		{
			for(i=0 ; i<=index ; i++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	e00a      	b.n	8000fae <USART_GD+0x46>
			{
				buf[i]=bf[i];
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	687a      	ldr	r2, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4914      	ldr	r1, [pc, #80]	; (8000ff0 <USART_GD+0x88>)
 8000fa0:	68fa      	ldr	r2, [r7, #12]
 8000fa2:	440a      	add	r2, r1
 8000fa4:	7812      	ldrb	r2, [r2, #0]
 8000fa6:	701a      	strb	r2, [r3, #0]
			for(i=0 ; i<=index ; i++)
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	3301      	adds	r3, #1
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <USART_GD+0x84>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	ddee      	ble.n	8000f98 <USART_GD+0x30>
			}
			len_com=index;
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <USART_GD+0x84>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	72fb      	strb	r3, [r7, #11]
			index=0;
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <USART_GD+0x84>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
			return len_com;
 8000fc6:	7afb      	ldrb	r3, [r7, #11]
 8000fc8:	e00b      	b.n	8000fe2 <USART_GD+0x7a>
		}else
		{
			index++;
 8000fca:	4b08      	ldr	r3, [pc, #32]	; (8000fec <USART_GD+0x84>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <USART_GD+0x84>)
 8000fd4:	701a      	strb	r2, [r3, #0]
	while(USART_RX_IsEmpty())
 8000fd6:	f7ff ff89 	bl	8000eec <USART_RX_IsEmpty>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1c8      	bne.n	8000f72 <USART_GD+0xa>
			if(index>=500) index=0;
		}
	}
	return 0;
 8000fe0:	2300      	movs	r3, #0
}//Funkcja odbierajca dane
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd90      	pop	{r4, r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200000ae 	.word	0x200000ae
 8000ff0:	200000b0 	.word	0x200000b0

08000ff4 <USART_send>:

void USART_send(char* format,...){
 8000ff4:	b40f      	push	{r0, r1, r2, r3}
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8000ffc:	af00      	add	r7, sp, #0
	char tmp_s[512];
	int i;
	__IO int index;
	va_list arglist;
	va_start(arglist,format);
 8000ffe:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_s,format,arglist);
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	f107 000c 	add.w	r0, r7, #12
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	f8d7 1218 	ldr.w	r1, [r7, #536]	; 0x218
 8001012:	f003 fc65 	bl	80048e0 <vsiprintf>
	va_end(arglist);
	index=USART_TX_Empty;
 8001016:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <USART_send+0x100>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	601a      	str	r2, [r3, #0]
	for(i=0;i<strlen(tmp_s);i++){
 8001020:	2300      	movs	r3, #0
 8001022:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8001026:	e020      	b.n	800106a <USART_send+0x76>
		USART_TxBuf[index] = tmp_s[i];
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f107 010c 	add.w	r1, r7, #12
 8001032:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 8001036:	440a      	add	r2, r1
 8001038:	7811      	ldrb	r1, [r2, #0]
 800103a:	4a2f      	ldr	r2, [pc, #188]	; (80010f8 <USART_send+0x104>)
 800103c:	54d1      	strb	r1, [r2, r3]
		index++;
 800103e:	f107 0308 	add.w	r3, r7, #8
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	1c5a      	adds	r2, r3, #1
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	601a      	str	r2, [r3, #0]
		if(index >= USART_TXBUF_LEN) index=0;
 800104c:	f107 0308 	add.w	r3, r7, #8
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001056:	db03      	blt.n	8001060 <USART_send+0x6c>
 8001058:	f107 0308 	add.w	r3, r7, #8
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
	for(i=0;i<strlen(tmp_s);i++){
 8001060:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8001064:	3301      	adds	r3, #1
 8001066:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f8c0 	bl	80001f4 <strlen>
 8001074:	4602      	mov	r2, r0
 8001076:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800107a:	429a      	cmp	r2, r3
 800107c:	d8d4      	bhi.n	8001028 <USART_send+0x34>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107e:	b672      	cpsid	i
	}

	__disable_irq();
	if((USART_TX_Empty == USART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==SET)){ //2 parametr sprawdza bufor nadajnika
 8001080:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <USART_send+0x100>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b1d      	ldr	r3, [pc, #116]	; (80010fc <USART_send+0x108>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	429a      	cmp	r2, r3
 800108a:	d125      	bne.n	80010d8 <USART_send+0xe4>
 800108c:	4b1c      	ldr	r3, [pc, #112]	; (8001100 <USART_send+0x10c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	d11e      	bne.n	80010d8 <USART_send+0xe4>
		USART_TX_Empty = index;
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <USART_send+0x100>)
 80010a2:	6013      	str	r3, [r2, #0]
		uint8_t tmp=USART_TxBuf[USART_TX_Busy];
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <USART_send+0x108>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a13      	ldr	r2, [pc, #76]	; (80010f8 <USART_send+0x104>)
 80010aa:	5cd2      	ldrb	r2, [r2, r3]
 80010ac:	1cfb      	adds	r3, r7, #3
 80010ae:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <USART_send+0x108>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3301      	adds	r3, #1
 80010b6:	4a11      	ldr	r2, [pc, #68]	; (80010fc <USART_send+0x108>)
 80010b8:	6013      	str	r3, [r2, #0]
		if(USART_TX_Busy >= USART_TXBUF_LEN) USART_TX_Busy = 0;
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <USART_send+0x108>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80010c2:	db02      	blt.n	80010ca <USART_send+0xd6>
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <USART_send+0x108>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2,&tmp,1);
 80010ca:	1cfb      	adds	r3, r7, #3
 80010cc:	2201      	movs	r2, #1
 80010ce:	4619      	mov	r1, r3
 80010d0:	480b      	ldr	r0, [pc, #44]	; (8001100 <USART_send+0x10c>)
 80010d2:	f002 fd6e 	bl	8003bb2 <HAL_UART_Transmit_IT>
	if((USART_TX_Empty == USART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==SET)){ //2 parametr sprawdza bufor nadajnika
 80010d6:	e004      	b.n	80010e2 <USART_send+0xee>
	}else{
		USART_TX_Empty = index;
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a05      	ldr	r2, [pc, #20]	; (80010f4 <USART_send+0x100>)
 80010e0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80010e2:	b662      	cpsie	i
	}
	__enable_irq();
}//Funkcja wysyajca dane
 80010e4:	bf00      	nop
 80010e6:	f507 7704 	add.w	r7, r7, #528	; 0x210
 80010ea:	46bd      	mov	sp, r7
 80010ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010f0:	b004      	add	sp, #16
 80010f2:	4770      	bx	lr
 80010f4:	20000098 	.word	0x20000098
 80010f8:	20002464 	.word	0x20002464
 80010fc:	2000009c 	.word	0x2000009c
 8001100:	20016d90 	.word	0x20016d90

08001104 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2){
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a13      	ldr	r2, [pc, #76]	; (800115c <HAL_UART_TxCpltCallback+0x58>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d11e      	bne.n	8001152 <HAL_UART_TxCpltCallback+0x4e>
		if(USART_TX_Empty != USART_TX_Busy){
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <HAL_UART_TxCpltCallback+0x5c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b12      	ldr	r3, [pc, #72]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d018      	beq.n	8001152 <HAL_UART_TxCpltCallback+0x4e>
			uint8_t tmp= USART_TxBuf[USART_TX_Busy];
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a10      	ldr	r2, [pc, #64]	; (8001168 <HAL_UART_TxCpltCallback+0x64>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
 8001128:	73fb      	strb	r3, [r7, #15]
			USART_TX_Busy++;
 800112a:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 8001132:	6013      	str	r3, [r2, #0]
			if(USART_TX_Busy >= USART_TXBUF_LEN) USART_TX_Busy =0;
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800113c:	db02      	blt.n	8001144 <HAL_UART_TxCpltCallback+0x40>
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <HAL_UART_TxCpltCallback+0x60>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, &tmp , 1);
 8001144:	f107 030f 	add.w	r3, r7, #15
 8001148:	2201      	movs	r2, #1
 800114a:	4619      	mov	r1, r3
 800114c:	4803      	ldr	r0, [pc, #12]	; (800115c <HAL_UART_TxCpltCallback+0x58>)
 800114e:	f002 fd30 	bl	8003bb2 <HAL_UART_Transmit_IT>
		}
	}
}
 8001152:	bf00      	nop
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20016d90 	.word	0x20016d90
 8001160:	20000098 	.word	0x20000098
 8001164:	2000009c 	.word	0x2000009c
 8001168:	20002464 	.word	0x20002464

0800116c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	if(huart == &huart2){
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a0e      	ldr	r2, [pc, #56]	; (80011b0 <HAL_UART_RxCpltCallback+0x44>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d115      	bne.n	80011a8 <HAL_UART_RxCpltCallback+0x3c>
		USART_RX_Empty++;
 800117c:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_UART_RxCpltCallback+0x48>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	3301      	adds	r3, #1
 8001182:	4a0c      	ldr	r2, [pc, #48]	; (80011b4 <HAL_UART_RxCpltCallback+0x48>)
 8001184:	6013      	str	r3, [r2, #0]
		if(USART_RX_Empty >= USART_RXBUF_LEN) USART_RX_Empty=0;
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <HAL_UART_RxCpltCallback+0x48>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800118e:	db02      	blt.n	8001196 <HAL_UART_RxCpltCallback+0x2a>
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <HAL_UART_RxCpltCallback+0x48>)
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &USART_RxBuf[USART_RX_Empty], 1);
 8001196:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <HAL_UART_RxCpltCallback+0x48>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a07      	ldr	r2, [pc, #28]	; (80011b8 <HAL_UART_RxCpltCallback+0x4c>)
 800119c:	4413      	add	r3, r2
 800119e:	2201      	movs	r2, #1
 80011a0:	4619      	mov	r1, r3
 80011a2:	4803      	ldr	r0, [pc, #12]	; (80011b0 <HAL_UART_RxCpltCallback+0x44>)
 80011a4:	f002 fd4a 	bl	8003c3c <HAL_UART_Receive_IT>
	}
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20016d90 	.word	0x20016d90
 80011b4:	200000a0 	.word	0x200000a0
 80011b8:	20002c34 	.word	0x20002c34

080011bc <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	int i;
	suma_dma=0;
 80011c4:	4b16      	ldr	r3, [pc, #88]	; (8001220 <HAL_ADC_ConvCpltCallback+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
	for(i= 2048 ; i<4096 ; i++){
 80011ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	e00c      	b.n	80011ec <HAL_ADC_ConvCpltCallback+0x30>
		suma_dma += dma_buff[i];
 80011d2:	4a14      	ldr	r2, [pc, #80]	; (8001224 <HAL_ADC_ConvCpltCallback+0x68>)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011da:	461a      	mov	r2, r3
 80011dc:	4b10      	ldr	r3, [pc, #64]	; (8001220 <HAL_ADC_ConvCpltCallback+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a0f      	ldr	r2, [pc, #60]	; (8001220 <HAL_ADC_ConvCpltCallback+0x64>)
 80011e4:	6013      	str	r3, [r2, #0]
	for(i= 2048 ; i<4096 ; i++){
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3301      	adds	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011f2:	dbee      	blt.n	80011d2 <HAL_ADC_ConvCpltCallback+0x16>
	}
	temp = (((suma_dma/2048)*100)/4095);
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <HAL_ADC_ConvCpltCallback+0x64>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	0adb      	lsrs	r3, r3, #11
 80011fa:	2264      	movs	r2, #100	; 0x64
 80011fc:	fb02 f203 	mul.w	r2, r2, r3
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <HAL_ADC_ConvCpltCallback+0x6c>)
 8001202:	fba3 1302 	umull	r1, r3, r3, r2
 8001206:	1ad2      	subs	r2, r2, r3
 8001208:	0852      	lsrs	r2, r2, #1
 800120a:	4413      	add	r3, r2
 800120c:	0adb      	lsrs	r3, r3, #11
 800120e:	4a07      	ldr	r2, [pc, #28]	; (800122c <HAL_ADC_ConvCpltCallback+0x70>)
 8001210:	6013      	str	r3, [r2, #0]
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	20016dd0 	.word	0x20016dd0
 8001224:	200003b8 	.word	0x200003b8
 8001228:	00100101 	.word	0x00100101
 800122c:	200003b4 	.word	0x200003b4

08001230 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	int i;
	suma_dma=0;
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
	for(i= 0 ; i<2048 ; i++){
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e00c      	b.n	800125e <HAL_ADC_ConvHalfCpltCallback+0x2e>
		suma_dma += dma_buff[i];
 8001244:	4a13      	ldr	r2, [pc, #76]	; (8001294 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800124c:	461a      	mov	r2, r3
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4413      	add	r3, r2
 8001254:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 8001256:	6013      	str	r3, [r2, #0]
	for(i= 0 ; i<2048 ; i++){
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	3301      	adds	r3, #1
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001264:	dbee      	blt.n	8001244 <HAL_ADC_ConvHalfCpltCallback+0x14>
	}
	temp = (((suma_dma/2048)*100)/4095);
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	0adb      	lsrs	r3, r3, #11
 800126c:	2264      	movs	r2, #100	; 0x64
 800126e:	fb02 f203 	mul.w	r2, r2, r3
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8001274:	fba3 1302 	umull	r1, r3, r3, r2
 8001278:	1ad2      	subs	r2, r2, r3
 800127a:	0852      	lsrs	r2, r2, #1
 800127c:	4413      	add	r3, r2
 800127e:	0adb      	lsrs	r3, r3, #11
 8001280:	4a06      	ldr	r2, [pc, #24]	; (800129c <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 8001282:	6013      	str	r3, [r2, #0]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	20016dd0 	.word	0x20016dd0
 8001294:	200003b8 	.word	0x200003b8
 8001298:	00100101 	.word	0x00100101
 800129c:	200003b4 	.word	0x200003b4

080012a0 <generacja_sinusa>:


void generacja_sinusa(double  *tablica_wartosci ) {
 80012a0:	b5b0      	push	{r4, r5, r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]

	int n,f=1; // n = ilo prbek na jeden okres sygnau
 80012a8:	2301      	movs	r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
	double faza_sygnalu;
	uint16_t i = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	83fb      	strh	r3, [r7, #30]
	n = fs / f; //obliczenie iloci prbek w momencie zmiany f
 80012b0:	4b31      	ldr	r3, [pc, #196]	; (8001378 <generacja_sinusa+0xd8>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80012bc:	617b      	str	r3, [r7, #20]

	while (i < n) {
 80012be:	e04a      	b.n	8001356 <generacja_sinusa+0xb6>
		faza_sygnalu = ((i * 2 * PI * f) / fs);
 80012c0:	8bfb      	ldrh	r3, [r7, #30]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff f945 	bl	8000554 <__aeabi_i2d>
 80012ca:	a429      	add	r4, pc, #164	; (adr r4, 8001370 <generacja_sinusa+0xd0>)
 80012cc:	e9d4 3400 	ldrd	r3, r4, [r4]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4623      	mov	r3, r4
 80012d4:	f7ff f9a8 	bl	8000628 <__aeabi_dmul>
 80012d8:	4603      	mov	r3, r0
 80012da:	460c      	mov	r4, r1
 80012dc:	4625      	mov	r5, r4
 80012de:	461c      	mov	r4, r3
 80012e0:	69b8      	ldr	r0, [r7, #24]
 80012e2:	f7ff f937 	bl	8000554 <__aeabi_i2d>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4620      	mov	r0, r4
 80012ec:	4629      	mov	r1, r5
 80012ee:	f7ff f99b 	bl	8000628 <__aeabi_dmul>
 80012f2:	4603      	mov	r3, r0
 80012f4:	460c      	mov	r4, r1
 80012f6:	4625      	mov	r5, r4
 80012f8:	461c      	mov	r4, r3
 80012fa:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <generacja_sinusa+0xd8>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f928 	bl	8000554 <__aeabi_i2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4620      	mov	r0, r4
 800130a:	4629      	mov	r1, r5
 800130c:	f7ff fab6 	bl	800087c <__aeabi_ddiv>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	e9c7 3402 	strd	r3, r4, [r7, #8]
		*(tablica_wartosci+i) = 2048 + (sin(faza_sygnalu) * 2048);
 8001318:	ed97 0b02 	vldr	d0, [r7, #8]
 800131c:	f003 fec8 	bl	80050b0 <sin>
 8001320:	ec51 0b10 	vmov	r0, r1, d0
 8001324:	f04f 0200 	mov.w	r2, #0
 8001328:	4b14      	ldr	r3, [pc, #80]	; (800137c <generacja_sinusa+0xdc>)
 800132a:	f7ff f97d 	bl	8000628 <__aeabi_dmul>
 800132e:	4603      	mov	r3, r0
 8001330:	460c      	mov	r4, r1
 8001332:	4618      	mov	r0, r3
 8001334:	4621      	mov	r1, r4
 8001336:	8bfb      	ldrh	r3, [r7, #30]
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	18d5      	adds	r5, r2, r3
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <generacja_sinusa+0xdc>)
 8001344:	f7fe ffba 	bl	80002bc <__adddf3>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	e9c5 3400 	strd	r3, r4, [r5]
		i = i + 1;
 8001350:	8bfb      	ldrh	r3, [r7, #30]
 8001352:	3301      	adds	r3, #1
 8001354:	83fb      	strh	r3, [r7, #30]
	while (i < n) {
 8001356:	8bfb      	ldrh	r3, [r7, #30]
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	429a      	cmp	r2, r3
 800135c:	dcb0      	bgt.n	80012c0 <generacja_sinusa+0x20>
	}
	i = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	83fb      	strh	r3, [r7, #30]
}// Funkcja generujca sinusa
 8001362:	bf00      	nop
 8001364:	3720      	adds	r7, #32
 8001366:	46bd      	mov	sp, r7
 8001368:	bdb0      	pop	{r4, r5, r7, pc}
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
 8001370:	51eb851f 	.word	0x51eb851f
 8001374:	40091eb8 	.word	0x40091eb8
 8001378:	20000000 	.word	0x20000000
 800137c:	40a00000 	.word	0x40a00000

08001380 <clean_frame>:


void clean_frame(char * tab ,int len){
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]

	for(int i = 0 ; i<=len ; i++)
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	e007      	b.n	80013a0 <clean_frame+0x20>
	{
		*(tab+i) = '\0';
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
	for(int i = 0 ; i<=len ; i++)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	3301      	adds	r3, #1
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	ddf3      	ble.n	8001390 <clean_frame+0x10>
	}
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <clean_after_all>:


void clean_after_all(int len){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]

	fr_busy = 0;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <clean_after_all+0x3c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
	clean_frame(frame, len);
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	480b      	ldr	r0, [pc, #44]	; (80013f4 <clean_after_all+0x40>)
 80013c6:	f7ff ffdb 	bl	8001380 <clean_frame>
	clean_frame(command, (len - 6));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3b06      	subs	r3, #6
 80013ce:	4619      	mov	r1, r3
 80013d0:	4809      	ldr	r0, [pc, #36]	; (80013f8 <clean_after_all+0x44>)
 80013d2:	f7ff ffd5 	bl	8001380 <clean_frame>
	clean_frame(sender_name, 3);
 80013d6:	2103      	movs	r1, #3
 80013d8:	4808      	ldr	r0, [pc, #32]	; (80013fc <clean_after_all+0x48>)
 80013da:	f7ff ffd1 	bl	8001380 <clean_frame>
	clean_frame(receiver_name, 3);
 80013de:	2103      	movs	r1, #3
 80013e0:	4807      	ldr	r0, [pc, #28]	; (8001400 <clean_after_all+0x4c>)
 80013e2:	f7ff ffcd 	bl	8001380 <clean_frame>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200000a8 	.word	0x200000a8
 80013f4:	20003404 	.word	0x20003404
 80013f8:	200002b4 	.word	0x200002b4
 80013fc:	200002b0 	.word	0x200002b0
 8001400:	20002400 	.word	0x20002400

08001404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140c:	f000 fc7e 	bl	8001d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001410:	f000 f94e 	bl	80016b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001414:	f000 fa52 	bl	80018bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001418:	f000 fa30 	bl	800187c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800141c:	f000 fa04 	bl	8001828 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001420:	f000 f9b0 	bl	8001784 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart2, &USART_RxBuf[0], 1);
 8001424:	2201      	movs	r2, #1
 8001426:	4991      	ldr	r1, [pc, #580]	; (800166c <main+0x268>)
 8001428:	4891      	ldr	r0, [pc, #580]	; (8001670 <main+0x26c>)
 800142a:	f002 fc07 	bl	8003c3c <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc1, dma_buff , 4096); // Start ADC z DMA
 800142e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001432:	4990      	ldr	r1, [pc, #576]	; (8001674 <main+0x270>)
 8001434:	4890      	ldr	r0, [pc, #576]	; (8001678 <main+0x274>)
 8001436:	f000 fd41 	bl	8001ebc <HAL_ADC_Start_DMA>
  HAL_Delay(50);
 800143a:	2032      	movs	r0, #50	; 0x32
 800143c:	f000 fcd8 	bl	8001df0 <HAL_Delay>

  int len=0;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
  char bx[500];
  generacja_sinusa(tablica_wartosci);
 8001446:	488d      	ldr	r0, [pc, #564]	; (800167c <main+0x278>)
 8001448:	f7ff ff2a 	bl	80012a0 <generacja_sinusa>
  clean_frame(frame, len);
 800144c:	f8d7 11fc 	ldr.w	r1, [r7, #508]	; 0x1fc
 8001450:	488b      	ldr	r0, [pc, #556]	; (8001680 <main+0x27c>)
 8001452:	f7ff ff95 	bl	8001380 <clean_frame>
  while (1)
  {

		len = USART_GD(bx);
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fd85 	bl	8000f68 <USART_GD>
 800145e:	4603      	mov	r3, r0
 8001460:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
		int y=0,i=0;
 8001464:	2300      	movs	r3, #0
 8001466:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200

		if (len > 0) {
 8001470:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001474:	2b00      	cmp	r3, #0
 8001476:	ddee      	ble.n	8001456 <main+0x52>
			while(i<=len)
 8001478:	e0ee      	b.n	8001658 <main+0x254>
			{
				if(len<7){break;}
 800147a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800147e:	2b06      	cmp	r3, #6
 8001480:	f340 80f2 	ble.w	8001668 <main+0x264>
				else{
					char singlefrchar = bx[i];
 8001484:	1d3a      	adds	r2, r7, #4
 8001486:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800148a:	4413      	add	r3, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	f887 31fb 	strb.w	r3, [r7, #507]	; 0x1fb
					if(bx[i] == FRSTART && fr_busy == 1)
 8001492:	1d3a      	adds	r2, r7, #4
 8001494:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001498:	4413      	add	r3, r2
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b3a      	cmp	r3, #58	; 0x3a
 800149e:	d10f      	bne.n	80014c0 <main+0xbc>
 80014a0:	4b78      	ldr	r3, [pc, #480]	; (8001684 <main+0x280>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d10b      	bne.n	80014c0 <main+0xbc>
					{
						clean_frame(frame, y);
 80014a8:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 80014ac:	4874      	ldr	r0, [pc, #464]	; (8001680 <main+0x27c>)
 80014ae:	f7ff ff67 	bl	8001380 <clean_frame>
						y=0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
						fr_busy = 0;
 80014b8:	4b72      	ldr	r3, [pc, #456]	; (8001684 <main+0x280>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e0cb      	b.n	8001658 <main+0x254>
					}else{
						if(singlefrchar == FRSTART){fr_busy = 1;++i;}
 80014c0:	f897 31fb 	ldrb.w	r3, [r7, #507]	; 0x1fb
 80014c4:	2b3a      	cmp	r3, #58	; 0x3a
 80014c6:	d107      	bne.n	80014d8 <main+0xd4>
 80014c8:	4b6e      	ldr	r3, [pc, #440]	; (8001684 <main+0x280>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014d2:	3301      	adds	r3, #1
 80014d4:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
						if(fr_busy){
 80014d8:	4b6a      	ldr	r3, [pc, #424]	; (8001684 <main+0x280>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 80a6 	beq.w	800162e <main+0x22a>
							switch(singlefrchar){
 80014e2:	f897 31fb 	ldrb.w	r3, [r7, #507]	; 0x1fb
 80014e6:	2b3b      	cmp	r3, #59	; 0x3b
 80014e8:	d042      	beq.n	8001570 <main+0x16c>
 80014ea:	2b5c      	cmp	r3, #92	; 0x5c
 80014ec:	f040 8093 	bne.w	8001616 <main+0x212>
								case FRCOD:
								{
									if(bx[i+1] == FRCODS){frame[y] = FRSTART;i++;}
 80014f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014f4:	3301      	adds	r3, #1
 80014f6:	1d3a      	adds	r2, r7, #4
 80014f8:	5cd3      	ldrb	r3, [r2, r3]
 80014fa:	2b61      	cmp	r3, #97	; 0x61
 80014fc:	d10b      	bne.n	8001516 <main+0x112>
 80014fe:	4a60      	ldr	r2, [pc, #384]	; (8001680 <main+0x27c>)
 8001500:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001504:	4413      	add	r3, r2
 8001506:	223a      	movs	r2, #58	; 0x3a
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800150e:	3301      	adds	r3, #1
 8001510:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
									else if(bx[i+1] == FRCODE){frame[y] = FREND;i++;}
									else if(bx[i+1] == FRCOD){frame[y] = FRCOD; i++;}
									else{frame[y] = FRCOD;}
									break;
 8001514:	e08c      	b.n	8001630 <main+0x22c>
									else if(bx[i+1] == FRCODE){frame[y] = FREND;i++;}
 8001516:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800151a:	3301      	adds	r3, #1
 800151c:	1d3a      	adds	r2, r7, #4
 800151e:	5cd3      	ldrb	r3, [r2, r3]
 8001520:	2b62      	cmp	r3, #98	; 0x62
 8001522:	d10b      	bne.n	800153c <main+0x138>
 8001524:	4a56      	ldr	r2, [pc, #344]	; (8001680 <main+0x27c>)
 8001526:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800152a:	4413      	add	r3, r2
 800152c:	223b      	movs	r2, #59	; 0x3b
 800152e:	701a      	strb	r2, [r3, #0]
 8001530:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001534:	3301      	adds	r3, #1
 8001536:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
									break;
 800153a:	e079      	b.n	8001630 <main+0x22c>
									else if(bx[i+1] == FRCOD){frame[y] = FRCOD; i++;}
 800153c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001540:	3301      	adds	r3, #1
 8001542:	1d3a      	adds	r2, r7, #4
 8001544:	5cd3      	ldrb	r3, [r2, r3]
 8001546:	2b5c      	cmp	r3, #92	; 0x5c
 8001548:	d10b      	bne.n	8001562 <main+0x15e>
 800154a:	4a4d      	ldr	r2, [pc, #308]	; (8001680 <main+0x27c>)
 800154c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001550:	4413      	add	r3, r2
 8001552:	225c      	movs	r2, #92	; 0x5c
 8001554:	701a      	strb	r2, [r3, #0]
 8001556:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800155a:	3301      	adds	r3, #1
 800155c:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
									break;
 8001560:	e066      	b.n	8001630 <main+0x22c>
									else{frame[y] = FRCOD;}
 8001562:	4a47      	ldr	r2, [pc, #284]	; (8001680 <main+0x27c>)
 8001564:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001568:	4413      	add	r3, r2
 800156a:	225c      	movs	r2, #92	; 0x5c
 800156c:	701a      	strb	r2, [r3, #0]
									break;
 800156e:	e05f      	b.n	8001630 <main+0x22c>
								}
								case FREND:
								{
//									funkcja wykonujca komende tutaj prolly
									memcpy(sender_name , &frame[0], 3);
 8001570:	4b45      	ldr	r3, [pc, #276]	; (8001688 <main+0x284>)
 8001572:	4a43      	ldr	r2, [pc, #268]	; (8001680 <main+0x27c>)
 8001574:	8811      	ldrh	r1, [r2, #0]
 8001576:	7892      	ldrb	r2, [r2, #2]
 8001578:	8019      	strh	r1, [r3, #0]
 800157a:	709a      	strb	r2, [r3, #2]
									memcpy(receiver_name , &frame[3], 3);
 800157c:	4a43      	ldr	r2, [pc, #268]	; (800168c <main+0x288>)
 800157e:	4b40      	ldr	r3, [pc, #256]	; (8001680 <main+0x27c>)
 8001580:	3303      	adds	r3, #3
 8001582:	8819      	ldrh	r1, [r3, #0]
 8001584:	789b      	ldrb	r3, [r3, #2]
 8001586:	8011      	strh	r1, [r2, #0]
 8001588:	7093      	strb	r3, [r2, #2]
									memcpy(command , &frame[6], (y-6));
 800158a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800158e:	3b06      	subs	r3, #6
 8001590:	461a      	mov	r2, r3
 8001592:	493f      	ldr	r1, [pc, #252]	; (8001690 <main+0x28c>)
 8001594:	483f      	ldr	r0, [pc, #252]	; (8001694 <main+0x290>)
 8001596:	f003 f979 	bl	800488c <memcpy>
//									wykonywanie komendy
									if(strcmp("STM",receiver_name) == 0 && strcmp("STM", sender_name) != 0){
 800159a:	493c      	ldr	r1, [pc, #240]	; (800168c <main+0x288>)
 800159c:	483e      	ldr	r0, [pc, #248]	; (8001698 <main+0x294>)
 800159e:	f7fe fe1f 	bl	80001e0 <strcmp>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d130      	bne.n	800160a <main+0x206>
 80015a8:	4937      	ldr	r1, [pc, #220]	; (8001688 <main+0x284>)
 80015aa:	483b      	ldr	r0, [pc, #236]	; (8001698 <main+0x294>)
 80015ac:	f7fe fe18 	bl	80001e0 <strcmp>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d029      	beq.n	800160a <main+0x206>
										if(command[0] == 0){
 80015b6:	4b37      	ldr	r3, [pc, #220]	; (8001694 <main+0x290>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d108      	bne.n	80015d0 <main+0x1cc>
											USART_send(":STM%sFREMPTY;\r\n" , sender_name);
 80015be:	4932      	ldr	r1, [pc, #200]	; (8001688 <main+0x284>)
 80015c0:	4836      	ldr	r0, [pc, #216]	; (800169c <main+0x298>)
 80015c2:	f7ff fd17 	bl	8000ff4 <USART_send>
											clean_after_all(y);
 80015c6:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 80015ca:	f7ff fef3 	bl	80013b4 <clean_after_all>
										if(command[0] == 0){
 80015ce:	e021      	b.n	8001614 <main+0x210>
										}else{
											if(strcmp("temp",command)==0){
 80015d0:	4930      	ldr	r1, [pc, #192]	; (8001694 <main+0x290>)
 80015d2:	4833      	ldr	r0, [pc, #204]	; (80016a0 <main+0x29c>)
 80015d4:	f7fe fe04 	bl	80001e0 <strcmp>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d10b      	bne.n	80015f6 <main+0x1f2>
												USART_send(":STM%stemp,%i;\r\n", sender_name,temp);
 80015de:	4b31      	ldr	r3, [pc, #196]	; (80016a4 <main+0x2a0>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	461a      	mov	r2, r3
 80015e4:	4928      	ldr	r1, [pc, #160]	; (8001688 <main+0x284>)
 80015e6:	4830      	ldr	r0, [pc, #192]	; (80016a8 <main+0x2a4>)
 80015e8:	f7ff fd04 	bl	8000ff4 <USART_send>
												clean_after_all(y);
 80015ec:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 80015f0:	f7ff fee0 	bl	80013b4 <clean_after_all>
										if(command[0] == 0){
 80015f4:	e00e      	b.n	8001614 <main+0x210>
											}else{
												USART_send(":STM%s%s;\r\n",sender_name , command);
 80015f6:	4a27      	ldr	r2, [pc, #156]	; (8001694 <main+0x290>)
 80015f8:	4923      	ldr	r1, [pc, #140]	; (8001688 <main+0x284>)
 80015fa:	482c      	ldr	r0, [pc, #176]	; (80016ac <main+0x2a8>)
 80015fc:	f7ff fcfa 	bl	8000ff4 <USART_send>
												clean_after_all(y);
 8001600:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 8001604:	f7ff fed6 	bl	80013b4 <clean_after_all>
										if(command[0] == 0){
 8001608:	e004      	b.n	8001614 <main+0x210>
											}
										}
									}else{
										clean_after_all(y);
 800160a:	f8d7 0204 	ldr.w	r0, [r7, #516]	; 0x204
 800160e:	f7ff fed1 	bl	80013b4 <clean_after_all>
									}
									break;
 8001612:	e00d      	b.n	8001630 <main+0x22c>
 8001614:	e00c      	b.n	8001630 <main+0x22c>
								}
								default :
								{
									frame[y] = bx[i];
 8001616:	1d3a      	adds	r2, r7, #4
 8001618:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800161c:	4413      	add	r3, r2
 800161e:	7819      	ldrb	r1, [r3, #0]
 8001620:	4a17      	ldr	r2, [pc, #92]	; (8001680 <main+0x27c>)
 8001622:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001626:	4413      	add	r3, r2
 8001628:	460a      	mov	r2, r1
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	e000      	b.n	8001630 <main+0x22c>
								}
							}
						}
 800162e:	bf00      	nop
						y++;
 8001630:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001634:	3301      	adds	r3, #1
 8001636:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
						if(y > 263)
 800163a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800163e:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
 8001642:	db04      	blt.n	800164e <main+0x24a>
						{
							clean_after_all(len);
 8001644:	f8d7 01fc 	ldr.w	r0, [r7, #508]	; 0x1fc
 8001648:	f7ff feb4 	bl	80013b4 <clean_after_all>
							break;
 800164c:	e00d      	b.n	800166a <main+0x266>
						}
						i++;
 800164e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001652:	3301      	adds	r3, #1
 8001654:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
			while(i<=len)
 8001658:	f8d7 2200 	ldr.w	r2, [r7, #512]	; 0x200
 800165c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001660:	429a      	cmp	r2, r3
 8001662:	f77f af0a 	ble.w	800147a <main+0x76>
 8001666:	e6f6      	b.n	8001456 <main+0x52>
				if(len<7){break;}
 8001668:	bf00      	nop
  {
 800166a:	e6f4      	b.n	8001456 <main+0x52>
 800166c:	20002c34 	.word	0x20002c34
 8001670:	20016d90 	.word	0x20016d90
 8001674:	200003b8 	.word	0x200003b8
 8001678:	200023b8 	.word	0x200023b8
 800167c:	20003510 	.word	0x20003510
 8001680:	20003404 	.word	0x20003404
 8001684:	200000a8 	.word	0x200000a8
 8001688:	200002b0 	.word	0x200002b0
 800168c:	20002400 	.word	0x20002400
 8001690:	2000340a 	.word	0x2000340a
 8001694:	200002b4 	.word	0x200002b4
 8001698:	080060f0 	.word	0x080060f0
 800169c:	080060f4 	.word	0x080060f4
 80016a0:	08006108 	.word	0x08006108
 80016a4:	200003b4 	.word	0x200003b4
 80016a8:	08006110 	.word	0x08006110
 80016ac:	08006124 	.word	0x08006124

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b094      	sub	sp, #80	; 0x50
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0320 	add.w	r3, r7, #32
 80016ba:	2230      	movs	r2, #48	; 0x30
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f003 f8ef 	bl	80048a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <SystemClock_Config+0xcc>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	4a27      	ldr	r2, [pc, #156]	; (800177c <SystemClock_Config+0xcc>)
 80016de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e2:	6413      	str	r3, [r2, #64]	; 0x40
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <SystemClock_Config+0xcc>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	4b22      	ldr	r3, [pc, #136]	; (8001780 <SystemClock_Config+0xd0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a21      	ldr	r2, [pc, #132]	; (8001780 <SystemClock_Config+0xd0>)
 80016fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <SystemClock_Config+0xd0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800170c:	2302      	movs	r3, #2
 800170e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001710:	2301      	movs	r3, #1
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001714:	2310      	movs	r3, #16
 8001716:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001718:	2302      	movs	r3, #2
 800171a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800171c:	2300      	movs	r3, #0
 800171e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001720:	2310      	movs	r3, #16
 8001722:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001724:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001728:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800172a:	2304      	movs	r3, #4
 800172c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800172e:	2304      	movs	r3, #4
 8001730:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001732:	f107 0320 	add.w	r3, r7, #32
 8001736:	4618      	mov	r0, r3
 8001738:	f001 fd8c 	bl	8003254 <HAL_RCC_OscConfig>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001742:	f000 f92b 	bl	800199c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001746:	230f      	movs	r3, #15
 8001748:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174a:	2302      	movs	r3, #2
 800174c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001756:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001758:	2300      	movs	r3, #0
 800175a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800175c:	f107 030c 	add.w	r3, r7, #12
 8001760:	2102      	movs	r1, #2
 8001762:	4618      	mov	r0, r3
 8001764:	f001 ffe6 	bl	8003734 <HAL_RCC_ClockConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800176e:	f000 f915 	bl	800199c <Error_Handler>
  }
}
 8001772:	bf00      	nop
 8001774:	3750      	adds	r7, #80	; 0x50
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40007000 	.word	0x40007000

08001784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800178a:	463b      	mov	r3, r7
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001796:	4b21      	ldr	r3, [pc, #132]	; (800181c <MX_ADC1_Init+0x98>)
 8001798:	4a21      	ldr	r2, [pc, #132]	; (8001820 <MX_ADC1_Init+0x9c>)
 800179a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800179c:	4b1f      	ldr	r3, [pc, #124]	; (800181c <MX_ADC1_Init+0x98>)
 800179e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <MX_ADC1_Init+0x98>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80017aa:	4b1c      	ldr	r3, [pc, #112]	; (800181c <MX_ADC1_Init+0x98>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <MX_ADC1_Init+0x98>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <MX_ADC1_Init+0x98>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <MX_ADC1_Init+0x98>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017c4:	4b15      	ldr	r3, [pc, #84]	; (800181c <MX_ADC1_Init+0x98>)
 80017c6:	4a17      	ldr	r2, [pc, #92]	; (8001824 <MX_ADC1_Init+0xa0>)
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <MX_ADC1_Init+0x98>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017d0:	4b12      	ldr	r3, [pc, #72]	; (800181c <MX_ADC1_Init+0x98>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <MX_ADC1_Init+0x98>)
 80017d8:	2201      	movs	r2, #1
 80017da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017de:	4b0f      	ldr	r3, [pc, #60]	; (800181c <MX_ADC1_Init+0x98>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017e4:	480d      	ldr	r0, [pc, #52]	; (800181c <MX_ADC1_Init+0x98>)
 80017e6:	f000 fb25 	bl	8001e34 <HAL_ADC_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017f0:	f000 f8d4 	bl	800199c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017f8:	2301      	movs	r3, #1
 80017fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80017fc:	2307      	movs	r3, #7
 80017fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001800:	463b      	mov	r3, r7
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_ADC1_Init+0x98>)
 8001806:	f000 fc37 	bl	8002078 <HAL_ADC_ConfigChannel>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001810:	f000 f8c4 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	200023b8 	.word	0x200023b8
 8001820:	40012000 	.word	0x40012000
 8001824:	0f000001 	.word	0x0f000001

08001828 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 800182e:	4a12      	ldr	r2, [pc, #72]	; (8001878 <MX_USART2_UART_Init+0x50>)
 8001830:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <MX_USART2_UART_Init+0x4c>)
 8001860:	f002 f95a 	bl	8003b18 <HAL_UART_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800186a:	f000 f897 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20016d90 	.word	0x20016d90
 8001878:	40004400 	.word	0x40004400

0800187c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_DMA_Init+0x3c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a0b      	ldr	r2, [pc, #44]	; (80018b8 <MX_DMA_Init+0x3c>)
 800188c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_DMA_Init+0x3c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	2038      	movs	r0, #56	; 0x38
 80018a4:	f000 ff73 	bl	800278e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018a8:	2038      	movs	r0, #56	; 0x38
 80018aa:	f000 ff8c 	bl	80027c6 <HAL_NVIC_EnableIRQ>

}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800

080018bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08a      	sub	sp, #40	; 0x28
 80018c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	4b2d      	ldr	r3, [pc, #180]	; (800198c <MX_GPIO_Init+0xd0>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a2c      	ldr	r2, [pc, #176]	; (800198c <MX_GPIO_Init+0xd0>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b2a      	ldr	r3, [pc, #168]	; (800198c <MX_GPIO_Init+0xd0>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	4b26      	ldr	r3, [pc, #152]	; (800198c <MX_GPIO_Init+0xd0>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a25      	ldr	r2, [pc, #148]	; (800198c <MX_GPIO_Init+0xd0>)
 80018f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b23      	ldr	r3, [pc, #140]	; (800198c <MX_GPIO_Init+0xd0>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	60bb      	str	r3, [r7, #8]
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <MX_GPIO_Init+0xd0>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a1e      	ldr	r2, [pc, #120]	; (800198c <MX_GPIO_Init+0xd0>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b1c      	ldr	r3, [pc, #112]	; (800198c <MX_GPIO_Init+0xd0>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <MX_GPIO_Init+0xd0>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a17      	ldr	r2, [pc, #92]	; (800198c <MX_GPIO_Init+0xd0>)
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <MX_GPIO_Init+0xd0>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2120      	movs	r1, #32
 8001946:	4812      	ldr	r0, [pc, #72]	; (8001990 <MX_GPIO_Init+0xd4>)
 8001948:	f001 fc6a 	bl	8003220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SW_BLUE_Pin */
  GPIO_InitStruct.Pin = SW_BLUE_Pin;
 800194c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001950:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <MX_GPIO_Init+0xd8>)
 8001954:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_BLUE_GPIO_Port, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	480d      	ldr	r0, [pc, #52]	; (8001998 <MX_GPIO_Init+0xdc>)
 8001962:	f001 fadb 	bl	8002f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001966:	2320      	movs	r3, #32
 8001968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4804      	ldr	r0, [pc, #16]	; (8001990 <MX_GPIO_Init+0xd4>)
 800197e:	f001 facd 	bl	8002f1c <HAL_GPIO_Init>

}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	; 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	40020000 	.word	0x40020000
 8001994:	10210000 	.word	0x10210000
 8001998:	40020800 	.word	0x40020800

0800199c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <HAL_MspInit+0x4c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	4a0f      	ldr	r2, [pc, #60]	; (80019f8 <HAL_MspInit+0x4c>)
 80019bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c0:	6453      	str	r3, [r2, #68]	; 0x44
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <HAL_MspInit+0x4c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_MspInit+0x4c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	4a08      	ldr	r2, [pc, #32]	; (80019f8 <HAL_MspInit+0x4c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	; 0x40
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_MspInit+0x4c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019ea:	2007      	movs	r0, #7
 80019ec:	f000 fec4 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	; 0x28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a2f      	ldr	r2, [pc, #188]	; (8001ad8 <HAL_ADC_MspInit+0xdc>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d157      	bne.n	8001ace <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	4a2d      	ldr	r2, [pc, #180]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2e:	4b2b      	ldr	r3, [pc, #172]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b27      	ldr	r3, [pc, #156]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a26      	ldr	r2, [pc, #152]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b24      	ldr	r3, [pc, #144]	; (8001adc <HAL_ADC_MspInit+0xe0>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a56:	2301      	movs	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4619      	mov	r1, r3
 8001a68:	481d      	ldr	r0, [pc, #116]	; (8001ae0 <HAL_ADC_MspInit+0xe4>)
 8001a6a:	f001 fa57 	bl	8002f1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a70:	4a1d      	ldr	r2, [pc, #116]	; (8001ae8 <HAL_ADC_MspInit+0xec>)
 8001a72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a80:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a86:	4b17      	ldr	r3, [pc, #92]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a8c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a94:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a96:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001a98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a9c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001aa0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aa4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001aac:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ab2:	480c      	ldr	r0, [pc, #48]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001ab4:	f000 fea2 	bl	80027fc <HAL_DMA_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001abe:	f7ff ff6d 	bl	800199c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a07      	ldr	r2, [pc, #28]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001ac6:	639a      	str	r2, [r3, #56]	; 0x38
 8001ac8:	4a06      	ldr	r2, [pc, #24]	; (8001ae4 <HAL_ADC_MspInit+0xe8>)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	; 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40012000 	.word	0x40012000
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020000 	.word	0x40020000
 8001ae4:	20002404 	.word	0x20002404
 8001ae8:	40026410 	.word	0x40026410

08001aec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	; 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <HAL_UART_MspInit+0x94>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d133      	bne.n	8001b76 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	4a1b      	ldr	r2, [pc, #108]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b1e:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <HAL_UART_MspInit+0x98>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b46:	230c      	movs	r3, #12
 8001b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b52:	2303      	movs	r3, #3
 8001b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b56:	2307      	movs	r3, #7
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4809      	ldr	r0, [pc, #36]	; (8001b88 <HAL_UART_MspInit+0x9c>)
 8001b62:	f001 f9db 	bl	8002f1c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	2026      	movs	r0, #38	; 0x26
 8001b6c:	f000 fe0f 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b70:	2026      	movs	r0, #38	; 0x26
 8001b72:	f000 fe28 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b76:	bf00      	nop
 8001b78:	3728      	adds	r7, #40	; 0x28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40004400 	.word	0x40004400
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40020000 	.word	0x40020000

08001b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <HardFault_Handler+0x4>

08001ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba4:	e7fe      	b.n	8001ba4 <MemManage_Handler+0x4>

08001ba6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001baa:	e7fe      	b.n	8001baa <BusFault_Handler+0x4>

08001bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb0:	e7fe      	b.n	8001bb0 <UsageFault_Handler+0x4>

08001bb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	MySysTick(arg);
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <SysTick_Handler+0x18>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff f961 	bl	8000eac <MySysTick>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bea:	f000 f8e1 	bl	8001db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20016dd4 	.word	0x20016dd4

08001bf8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bfc:	4802      	ldr	r0, [pc, #8]	; (8001c08 <USART2_IRQHandler+0x10>)
 8001bfe:	f002 f873 	bl	8003ce8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20016d90 	.word	0x20016d90

08001c0c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <DMA2_Stream0_IRQHandler+0x10>)
 8001c12:	f000 ff1b 	bl	8002a4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20002404 	.word	0x20002404

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	; (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	; (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f002 fdf2 	bl	8004838 <__errno>
 8001c54:	4602      	mov	r2, r0
 8001c56:	230c      	movs	r3, #12
 8001c58:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	; (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20020000 	.word	0x20020000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	200002a4 	.word	0x200002a4
 8001c88:	20016de0 	.word	0x20016de0

08001c8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <SystemInit+0x28>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <SystemInit+0x28>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ca0:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <SystemInit+0x28>)
 8001ca2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ca6:	609a      	str	r2, [r3, #8]
#endif
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cf0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001cbc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cbe:	e003      	b.n	8001cc8 <LoopCopyDataInit>

08001cc0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001cc2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cc4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cc6:	3104      	adds	r1, #4

08001cc8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ccc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001cce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001cd0:	d3f6      	bcc.n	8001cc0 <CopyDataInit>
  ldr  r2, =_sbss
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001cd4:	e002      	b.n	8001cdc <LoopFillZerobss>

08001cd6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001cd6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001cd8:	f842 3b04 	str.w	r3, [r2], #4

08001cdc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001cde:	429a      	cmp	r2, r3

  bcc  FillZerobss
 8001ce0:	d3f9      	bcc.n	8001cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ce2:	f7ff ffd3 	bl	8001c8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f002 fdad 	bl	8004844 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cea:	f7ff fb8b 	bl	8001404 <main>
  bx  lr    
 8001cee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cf0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001cf4:	08006370 	.word	0x08006370
  ldr  r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001cfc:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001d00:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001d04:	20016de0 	.word	0x20016de0

08001d08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <ADC_IRQHandler>
	...

08001d0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d10:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <HAL_Init+0x40>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a0d      	ldr	r2, [pc, #52]	; (8001d4c <HAL_Init+0x40>)
 8001d16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_Init+0x40>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <HAL_Init+0x40>)
 8001d22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <HAL_Init+0x40>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <HAL_Init+0x40>)
 8001d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d34:	2003      	movs	r0, #3
 8001d36:	f000 fd1f 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f000 f808 	bl	8001d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d40:	f7ff fe34 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023c00 	.word	0x40023c00

08001d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_InitTick+0x54>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_InitTick+0x58>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4619      	mov	r1, r3
 8001d62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 fd37 	bl	80027e2 <HAL_SYSTICK_Config>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00e      	b.n	8001d9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b0f      	cmp	r3, #15
 8001d82:	d80a      	bhi.n	8001d9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d84:	2200      	movs	r2, #0
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	f04f 30ff 	mov.w	r0, #4294967295
 8001d8c:	f000 fcff 	bl	800278e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d90:	4a06      	ldr	r2, [pc, #24]	; (8001dac <HAL_InitTick+0x5c>)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	e000      	b.n	8001d9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000004 	.word	0x20000004
 8001da8:	2000000c 	.word	0x2000000c
 8001dac:	20000008 	.word	0x20000008

08001db0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db4:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_IncTick+0x20>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_IncTick+0x24>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	4a04      	ldr	r2, [pc, #16]	; (8001dd4 <HAL_IncTick+0x24>)
 8001dc2:	6013      	str	r3, [r2, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	2000000c 	.word	0x2000000c
 8001dd4:	20016dd8 	.word	0x20016dd8

08001dd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return uwTick;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_GetTick+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20016dd8 	.word	0x20016dd8

08001df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df8:	f7ff ffee 	bl	8001dd8 <HAL_GetTick>
 8001dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e08:	d005      	beq.n	8001e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0a:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <HAL_Delay+0x40>)
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	4413      	add	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e16:	bf00      	nop
 8001e18:	f7ff ffde 	bl	8001dd8 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d8f7      	bhi.n	8001e18 <HAL_Delay+0x28>
  {
  }
}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000000c 	.word	0x2000000c

08001e34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e033      	b.n	8001eb2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff fdd2 	bl	80019fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	f003 0310 	and.w	r3, r3, #16
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d118      	bne.n	8001ea4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e7a:	f023 0302 	bic.w	r3, r3, #2
 8001e7e:	f043 0202 	orr.w	r2, r3, #2
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 fa28 	bl	80022dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f023 0303 	bic.w	r3, r3, #3
 8001e9a:	f043 0201 	orr.w	r2, r3, #1
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ea2:	e001      	b.n	8001ea8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_ADC_Start_DMA+0x1e>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e0b1      	b.n	800203e <HAL_ADC_Start_DMA+0x182>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2201      	movs	r2, #1
 8001ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d018      	beq.n	8001f22 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f00:	4b51      	ldr	r3, [pc, #324]	; (8002048 <HAL_ADC_Start_DMA+0x18c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a51      	ldr	r2, [pc, #324]	; (800204c <HAL_ADC_Start_DMA+0x190>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	0c9a      	lsrs	r2, r3, #18
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4413      	add	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f14:	e002      	b.n	8001f1c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f9      	bne.n	8001f16 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	f040 8085 	bne.w	800203c <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d007      	beq.n	8001f64 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f5c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f70:	d106      	bne.n	8001f80 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	f023 0206 	bic.w	r2, r3, #6
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	645a      	str	r2, [r3, #68]	; 0x44
 8001f7e:	e002      	b.n	8001f86 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f8e:	4b30      	ldr	r3, [pc, #192]	; (8002050 <HAL_ADC_Start_DMA+0x194>)
 8001f90:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f96:	4a2f      	ldr	r2, [pc, #188]	; (8002054 <HAL_ADC_Start_DMA+0x198>)
 8001f98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f9e:	4a2e      	ldr	r2, [pc, #184]	; (8002058 <HAL_ADC_Start_DMA+0x19c>)
 8001fa0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa6:	4a2d      	ldr	r2, [pc, #180]	; (800205c <HAL_ADC_Start_DMA+0x1a0>)
 8001fa8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001fb2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001fc2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fd2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	334c      	adds	r3, #76	; 0x4c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	68ba      	ldr	r2, [r7, #8]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f000 fcb8 	bl	8002958 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 031f 	and.w	r3, r3, #31
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d10f      	bne.n	8002014 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d11c      	bne.n	800203c <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	e013      	b.n	800203c <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a11      	ldr	r2, [pc, #68]	; (8002060 <HAL_ADC_Start_DMA+0x1a4>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d10e      	bne.n	800203c <HAL_ADC_Start_DMA+0x180>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d107      	bne.n	800203c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800203a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000004 	.word	0x20000004
 800204c:	431bde83 	.word	0x431bde83
 8002050:	40012300 	.word	0x40012300
 8002054:	080024d5 	.word	0x080024d5
 8002058:	0800258f 	.word	0x0800258f
 800205c:	080025ab 	.word	0x080025ab
 8002060:	40012000 	.word	0x40012000

08002064 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x1c>
 8002090:	2302      	movs	r3, #2
 8002092:	e113      	b.n	80022bc <HAL_ADC_ConfigChannel+0x244>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b09      	cmp	r3, #9
 80020a2:	d925      	bls.n	80020f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68d9      	ldr	r1, [r3, #12]
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	461a      	mov	r2, r3
 80020b2:	4613      	mov	r3, r2
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	4413      	add	r3, r2
 80020b8:	3b1e      	subs	r3, #30
 80020ba:	2207      	movs	r2, #7
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43da      	mvns	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	400a      	ands	r2, r1
 80020c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68d9      	ldr	r1, [r3, #12]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	4618      	mov	r0, r3
 80020dc:	4603      	mov	r3, r0
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4403      	add	r3, r0
 80020e2:	3b1e      	subs	r3, #30
 80020e4:	409a      	lsls	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	e022      	b.n	8002136 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6919      	ldr	r1, [r3, #16]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	461a      	mov	r2, r3
 80020fe:	4613      	mov	r3, r2
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4413      	add	r3, r2
 8002104:	2207      	movs	r2, #7
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	400a      	ands	r2, r1
 8002112:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6919      	ldr	r1, [r3, #16]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	b29b      	uxth	r3, r3
 8002124:	4618      	mov	r0, r3
 8002126:	4603      	mov	r3, r0
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	4403      	add	r3, r0
 800212c:	409a      	lsls	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b06      	cmp	r3, #6
 800213c:	d824      	bhi.n	8002188 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	4613      	mov	r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	3b05      	subs	r3, #5
 8002150:	221f      	movs	r2, #31
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43da      	mvns	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	400a      	ands	r2, r1
 800215e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	b29b      	uxth	r3, r3
 800216c:	4618      	mov	r0, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	3b05      	subs	r3, #5
 800217a:	fa00 f203 	lsl.w	r2, r0, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	635a      	str	r2, [r3, #52]	; 0x34
 8002186:	e04c      	b.n	8002222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b0c      	cmp	r3, #12
 800218e:	d824      	bhi.n	80021da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	3b23      	subs	r3, #35	; 0x23
 80021a2:	221f      	movs	r2, #31
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43da      	mvns	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	400a      	ands	r2, r1
 80021b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	4618      	mov	r0, r3
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	3b23      	subs	r3, #35	; 0x23
 80021cc:	fa00 f203 	lsl.w	r2, r0, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
 80021d8:	e023      	b.n	8002222 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3b41      	subs	r3, #65	; 0x41
 80021ec:	221f      	movs	r2, #31
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43da      	mvns	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	400a      	ands	r2, r1
 80021fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	b29b      	uxth	r3, r3
 8002208:	4618      	mov	r0, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	3b41      	subs	r3, #65	; 0x41
 8002216:	fa00 f203 	lsl.w	r2, r0, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	430a      	orrs	r2, r1
 8002220:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002222:	4b29      	ldr	r3, [pc, #164]	; (80022c8 <HAL_ADC_ConfigChannel+0x250>)
 8002224:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a28      	ldr	r2, [pc, #160]	; (80022cc <HAL_ADC_ConfigChannel+0x254>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d10f      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x1d8>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b12      	cmp	r3, #18
 8002236:	d10b      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a1d      	ldr	r2, [pc, #116]	; (80022cc <HAL_ADC_ConfigChannel+0x254>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d12b      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x23a>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <HAL_ADC_ConfigChannel+0x258>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d003      	beq.n	800226c <HAL_ADC_ConfigChannel+0x1f4>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b11      	cmp	r3, #17
 800226a:	d122      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <HAL_ADC_ConfigChannel+0x258>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d111      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800228e:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <HAL_ADC_ConfigChannel+0x25c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a11      	ldr	r2, [pc, #68]	; (80022d8 <HAL_ADC_ConfigChannel+0x260>)
 8002294:	fba2 2303 	umull	r2, r3, r2, r3
 8002298:	0c9a      	lsrs	r2, r3, #18
 800229a:	4613      	mov	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4413      	add	r3, r2
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022a4:	e002      	b.n	80022ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	3b01      	subs	r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f9      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	40012300 	.word	0x40012300
 80022cc:	40012000 	.word	0x40012000
 80022d0:	10000012 	.word	0x10000012
 80022d4:	20000004 	.word	0x20000004
 80022d8:	431bde83 	.word	0x431bde83

080022dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022e4:	4b79      	ldr	r3, [pc, #484]	; (80024cc <ADC_Init+0x1f0>)
 80022e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	431a      	orrs	r2, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002310:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6859      	ldr	r1, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	021a      	lsls	r2, r3, #8
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	430a      	orrs	r2, r1
 8002324:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002334:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	430a      	orrs	r2, r1
 8002346:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689a      	ldr	r2, [r3, #8]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002356:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236e:	4a58      	ldr	r2, [pc, #352]	; (80024d0 <ADC_Init+0x1f4>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d022      	beq.n	80023ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002382:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6899      	ldr	r1, [r3, #8]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6899      	ldr	r1, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	e00f      	b.n	80023da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 0202 	bic.w	r2, r2, #2
 80023e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6899      	ldr	r1, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7e1b      	ldrb	r3, [r3, #24]
 80023f4:	005a      	lsls	r2, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01b      	beq.n	8002440 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002416:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002426:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002432:	3b01      	subs	r3, #1
 8002434:	035a      	lsls	r2, r3, #13
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	e007      	b.n	8002450 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800244e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800245e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	3b01      	subs	r3, #1
 800246c:	051a      	lsls	r2, r3, #20
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002484:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6899      	ldr	r1, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002492:	025a      	lsls	r2, r3, #9
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6899      	ldr	r1, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	029a      	lsls	r2, r3, #10
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	609a      	str	r2, [r3, #8]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	40012300 	.word	0x40012300
 80024d0:	0f000001 	.word	0x0f000001

080024d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d13c      	bne.n	8002568 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d12b      	bne.n	8002560 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800250c:	2b00      	cmp	r3, #0
 800250e:	d127      	bne.n	8002560 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002516:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800251a:	2b00      	cmp	r3, #0
 800251c:	d006      	beq.n	800252c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002528:	2b00      	cmp	r3, #0
 800252a:	d119      	bne.n	8002560 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0220 	bic.w	r2, r2, #32
 800253a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f043 0201 	orr.w	r2, r3, #1
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f7fe fe2b 	bl	80011bc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002566:	e00e      	b.n	8002586 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	f003 0310 	and.w	r3, r3, #16
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f7ff fd75 	bl	8002064 <HAL_ADC_ErrorCallback>
}
 800257a:	e004      	b.n	8002586 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	4798      	blx	r3
}
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b084      	sub	sp, #16
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800259a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800259c:	68f8      	ldr	r0, [r7, #12]
 800259e:	f7fe fe47 	bl	8001230 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2240      	movs	r2, #64	; 0x40
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	f043 0204 	orr.w	r2, r3, #4
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f7ff fd4a 	bl	8002064 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025d0:	bf00      	nop
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <__NVIC_SetPriorityGrouping+0x44>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025f4:	4013      	ands	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260a:	4a04      	ldr	r2, [pc, #16]	; (800261c <__NVIC_SetPriorityGrouping+0x44>)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	60d3      	str	r3, [r2, #12]
}
 8002610:	bf00      	nop
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <__NVIC_GetPriorityGrouping+0x18>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0307 	and.w	r3, r3, #7
}
 800262e:	4618      	mov	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	2b00      	cmp	r3, #0
 800264c:	db0b      	blt.n	8002666 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	f003 021f 	and.w	r2, r3, #31
 8002654:	4907      	ldr	r1, [pc, #28]	; (8002674 <__NVIC_EnableIRQ+0x38>)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2001      	movs	r0, #1
 800265e:	fa00 f202 	lsl.w	r2, r0, r2
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100

08002678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	db0a      	blt.n	80026a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	490c      	ldr	r1, [pc, #48]	; (80026c4 <__NVIC_SetPriority+0x4c>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	440b      	add	r3, r1
 800269c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a0:	e00a      	b.n	80026b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4908      	ldr	r1, [pc, #32]	; (80026c8 <__NVIC_SetPriority+0x50>)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	3b04      	subs	r3, #4
 80026b0:	0112      	lsls	r2, r2, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	440b      	add	r3, r1
 80026b6:	761a      	strb	r2, [r3, #24]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000e100 	.word	0xe000e100
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	; 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f1c3 0307 	rsb	r3, r3, #7
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf28      	it	cs
 80026ea:	2304      	movcs	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d902      	bls.n	80026fc <NVIC_EncodePriority+0x30>
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3b03      	subs	r3, #3
 80026fa:	e000      	b.n	80026fe <NVIC_EncodePriority+0x32>
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 32ff 	mov.w	r2, #4294967295
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002714:	f04f 31ff 	mov.w	r1, #4294967295
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	43d9      	mvns	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002724:	4313      	orrs	r3, r2
         );
}
 8002726:	4618      	mov	r0, r3
 8002728:	3724      	adds	r7, #36	; 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295
 8002758:	f7ff ff8e 	bl	8002678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	; (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff29 	bl	80025d8 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff3e 	bl	8002620 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff8e 	bl	80026cc <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff5d 	bl	8002678 <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff31 	bl	800263c <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ffa2 	bl	8002734 <SysTick_Config>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002808:	f7ff fae6 	bl	8001dd8 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e099      	b.n	800294c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0201 	bic.w	r2, r2, #1
 8002836:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002838:	e00f      	b.n	800285a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800283a:	f7ff facd 	bl	8001dd8 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b05      	cmp	r3, #5
 8002846:	d908      	bls.n	800285a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2220      	movs	r2, #32
 800284c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2203      	movs	r2, #3
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e078      	b.n	800294c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1e8      	bne.n	800283a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	4b38      	ldr	r3, [pc, #224]	; (8002954 <HAL_DMA_Init+0x158>)
 8002874:	4013      	ands	r3, r2
 8002876:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002886:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d107      	bne.n	80028c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028bc:	4313      	orrs	r3, r2
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f023 0307 	bic.w	r3, r3, #7
 80028da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d117      	bne.n	800291e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00e      	beq.n	800291e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fa91 	bl	8002e28 <DMA_CheckFifoParam>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2240      	movs	r2, #64	; 0x40
 8002910:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800291a:	2301      	movs	r3, #1
 800291c:	e016      	b.n	800294c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fa48 	bl	8002dbc <DMA_CalcBaseAndBitshift>
 800292c:	4603      	mov	r3, r0
 800292e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002934:	223f      	movs	r2, #63	; 0x3f
 8002936:	409a      	lsls	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	f010803f 	.word	0xf010803f

08002958 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
 8002964:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800296e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002976:	2b01      	cmp	r3, #1
 8002978:	d101      	bne.n	800297e <HAL_DMA_Start_IT+0x26>
 800297a:	2302      	movs	r3, #2
 800297c:	e040      	b.n	8002a00 <HAL_DMA_Start_IT+0xa8>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b01      	cmp	r3, #1
 8002990:	d12f      	bne.n	80029f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2202      	movs	r2, #2
 8002996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f9da 	bl	8002d60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b0:	223f      	movs	r2, #63	; 0x3f
 80029b2:	409a      	lsls	r2, r3
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0216 	orr.w	r2, r2, #22
 80029c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 0208 	orr.w	r2, r2, #8
 80029de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	e005      	b.n	80029fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029fa:	2302      	movs	r3, #2
 80029fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d004      	beq.n	8002a26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e00c      	b.n	8002a40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2205      	movs	r2, #5
 8002a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0201 	bic.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a54:	2300      	movs	r3, #0
 8002a56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a58:	4b92      	ldr	r3, [pc, #584]	; (8002ca4 <HAL_DMA_IRQHandler+0x258>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a92      	ldr	r2, [pc, #584]	; (8002ca8 <HAL_DMA_IRQHandler+0x25c>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	0a9b      	lsrs	r3, r3, #10
 8002a64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a76:	2208      	movs	r2, #8
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d01a      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d013      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0204 	bic.w	r2, r2, #4
 8002a9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa4:	2208      	movs	r2, #8
 8002aa6:	409a      	lsls	r2, r3
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab0:	f043 0201 	orr.w	r2, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002abc:	2201      	movs	r2, #1
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d012      	beq.n	8002aee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00b      	beq.n	8002aee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ada:	2201      	movs	r2, #1
 8002adc:	409a      	lsls	r2, r3
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae6:	f043 0202 	orr.w	r2, r3, #2
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2204      	movs	r2, #4
 8002af4:	409a      	lsls	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d012      	beq.n	8002b24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00b      	beq.n	8002b24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b10:	2204      	movs	r2, #4
 8002b12:	409a      	lsls	r2, r3
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b1c:	f043 0204 	orr.w	r2, r3, #4
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b28:	2210      	movs	r2, #16
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d043      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0308 	and.w	r3, r3, #8
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d03c      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b46:	2210      	movs	r2, #16
 8002b48:	409a      	lsls	r2, r3
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d018      	beq.n	8002b8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d108      	bne.n	8002b7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d024      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	4798      	blx	r3
 8002b7a:	e01f      	b.n	8002bbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d01b      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	4798      	blx	r3
 8002b8c:	e016      	b.n	8002bbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d107      	bne.n	8002bac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0208 	bic.w	r2, r2, #8
 8002baa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 808e 	beq.w	8002cea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 8086 	beq.w	8002cea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be2:	2220      	movs	r2, #32
 8002be4:	409a      	lsls	r2, r3
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b05      	cmp	r3, #5
 8002bf4:	d136      	bne.n	8002c64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0216 	bic.w	r2, r2, #22
 8002c04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <HAL_DMA_IRQHandler+0x1da>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 0208 	bic.w	r2, r2, #8
 8002c34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3a:	223f      	movs	r2, #63	; 0x3f
 8002c3c:	409a      	lsls	r2, r3
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d07d      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	4798      	blx	r3
        }
        return;
 8002c62:	e078      	b.n	8002d56 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d01c      	beq.n	8002cac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d108      	bne.n	8002c92 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d030      	beq.n	8002cea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
 8002c90:	e02b      	b.n	8002cea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d027      	beq.n	8002cea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4798      	blx	r3
 8002ca2:	e022      	b.n	8002cea <HAL_DMA_IRQHandler+0x29e>
 8002ca4:	20000004 	.word	0x20000004
 8002ca8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10f      	bne.n	8002cda <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0210 	bic.w	r2, r2, #16
 8002cc8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d032      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d022      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2205      	movs	r2, #5
 8002d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0201 	bic.w	r2, r2, #1
 8002d14:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d307      	bcc.n	8002d32 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f2      	bne.n	8002d16 <HAL_DMA_IRQHandler+0x2ca>
 8002d30:	e000      	b.n	8002d34 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002d32:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	4798      	blx	r3
 8002d54:	e000      	b.n	8002d58 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002d56:	bf00      	nop
    }
  }
}
 8002d58:	3718      	adds	r7, #24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop

08002d60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2b40      	cmp	r3, #64	; 0x40
 8002d8c:	d108      	bne.n	8002da0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d9e:	e007      	b.n	8002db0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68ba      	ldr	r2, [r7, #8]
 8002da6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	60da      	str	r2, [r3, #12]
}
 8002db0:	bf00      	nop
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	3b10      	subs	r3, #16
 8002dcc:	4a14      	ldr	r2, [pc, #80]	; (8002e20 <DMA_CalcBaseAndBitshift+0x64>)
 8002dce:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd2:	091b      	lsrs	r3, r3, #4
 8002dd4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dd6:	4a13      	ldr	r2, [pc, #76]	; (8002e24 <DMA_CalcBaseAndBitshift+0x68>)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	d909      	bls.n	8002dfe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002df2:	f023 0303 	bic.w	r3, r3, #3
 8002df6:	1d1a      	adds	r2, r3, #4
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	659a      	str	r2, [r3, #88]	; 0x58
 8002dfc:	e007      	b.n	8002e0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e06:	f023 0303 	bic.w	r3, r3, #3
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	aaaaaaab 	.word	0xaaaaaaab
 8002e24:	08006148 	.word	0x08006148

08002e28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d11f      	bne.n	8002e82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d855      	bhi.n	8002ef4 <DMA_CheckFifoParam+0xcc>
 8002e48:	a201      	add	r2, pc, #4	; (adr r2, 8002e50 <DMA_CheckFifoParam+0x28>)
 8002e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4e:	bf00      	nop
 8002e50:	08002e61 	.word	0x08002e61
 8002e54:	08002e73 	.word	0x08002e73
 8002e58:	08002e61 	.word	0x08002e61
 8002e5c:	08002ef5 	.word	0x08002ef5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d045      	beq.n	8002ef8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e70:	e042      	b.n	8002ef8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e7a:	d13f      	bne.n	8002efc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e80:	e03c      	b.n	8002efc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e8a:	d121      	bne.n	8002ed0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d836      	bhi.n	8002f00 <DMA_CheckFifoParam+0xd8>
 8002e92:	a201      	add	r2, pc, #4	; (adr r2, 8002e98 <DMA_CheckFifoParam+0x70>)
 8002e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e98:	08002ea9 	.word	0x08002ea9
 8002e9c:	08002eaf 	.word	0x08002eaf
 8002ea0:	08002ea9 	.word	0x08002ea9
 8002ea4:	08002ec1 	.word	0x08002ec1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002eac:	e02f      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d024      	beq.n	8002f04 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ebe:	e021      	b.n	8002f04 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ec8:	d11e      	bne.n	8002f08 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ece:	e01b      	b.n	8002f08 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d902      	bls.n	8002edc <DMA_CheckFifoParam+0xb4>
 8002ed6:	2b03      	cmp	r3, #3
 8002ed8:	d003      	beq.n	8002ee2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002eda:	e018      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee0:	e015      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00e      	beq.n	8002f0c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ef2:	e00b      	b.n	8002f0c <DMA_CheckFifoParam+0xe4>
      break;
 8002ef4:	bf00      	nop
 8002ef6:	e00a      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;
 8002ef8:	bf00      	nop
 8002efa:	e008      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;
 8002efc:	bf00      	nop
 8002efe:	e006      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;
 8002f00:	bf00      	nop
 8002f02:	e004      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;
 8002f04:	bf00      	nop
 8002f06:	e002      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;   
 8002f08:	bf00      	nop
 8002f0a:	e000      	b.n	8002f0e <DMA_CheckFifoParam+0xe6>
      break;
 8002f0c:	bf00      	nop
    }
  } 
  
  return status; 
 8002f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b089      	sub	sp, #36	; 0x24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
 8002f36:	e159      	b.n	80031ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f38:	2201      	movs	r2, #1
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	f040 8148 	bne.w	80031e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d00b      	beq.n	8002f76 <HAL_GPIO_Init+0x5a>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d007      	beq.n	8002f76 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f6a:	2b11      	cmp	r3, #17
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b12      	cmp	r3, #18
 8002f74:	d130      	bne.n	8002fd8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	2203      	movs	r2, #3
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fac:	2201      	movs	r2, #1
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 0201 	and.w	r2, r3, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0xfc>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b12      	cmp	r3, #18
 8003016:	d123      	bne.n	8003060 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	08da      	lsrs	r2, r3, #3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3208      	adds	r2, #8
 8003020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003024:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	220f      	movs	r2, #15
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	691a      	ldr	r2, [r3, #16]
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	08da      	lsrs	r2, r3, #3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3208      	adds	r2, #8
 800305a:	69b9      	ldr	r1, [r7, #24]
 800305c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2203      	movs	r2, #3
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0203 	and.w	r2, r3, #3
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 80a2 	beq.w	80031e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	4b56      	ldr	r3, [pc, #344]	; (8003200 <HAL_GPIO_Init+0x2e4>)
 80030a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030aa:	4a55      	ldr	r2, [pc, #340]	; (8003200 <HAL_GPIO_Init+0x2e4>)
 80030ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030b0:	6453      	str	r3, [r2, #68]	; 0x44
 80030b2:	4b53      	ldr	r3, [pc, #332]	; (8003200 <HAL_GPIO_Init+0x2e4>)
 80030b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030be:	4a51      	ldr	r2, [pc, #324]	; (8003204 <HAL_GPIO_Init+0x2e8>)
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	089b      	lsrs	r3, r3, #2
 80030c4:	3302      	adds	r3, #2
 80030c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	220f      	movs	r2, #15
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43db      	mvns	r3, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4013      	ands	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a48      	ldr	r2, [pc, #288]	; (8003208 <HAL_GPIO_Init+0x2ec>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d019      	beq.n	800311e <HAL_GPIO_Init+0x202>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a47      	ldr	r2, [pc, #284]	; (800320c <HAL_GPIO_Init+0x2f0>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d013      	beq.n	800311a <HAL_GPIO_Init+0x1fe>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a46      	ldr	r2, [pc, #280]	; (8003210 <HAL_GPIO_Init+0x2f4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d00d      	beq.n	8003116 <HAL_GPIO_Init+0x1fa>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a45      	ldr	r2, [pc, #276]	; (8003214 <HAL_GPIO_Init+0x2f8>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d007      	beq.n	8003112 <HAL_GPIO_Init+0x1f6>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a44      	ldr	r2, [pc, #272]	; (8003218 <HAL_GPIO_Init+0x2fc>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d101      	bne.n	800310e <HAL_GPIO_Init+0x1f2>
 800310a:	2304      	movs	r3, #4
 800310c:	e008      	b.n	8003120 <HAL_GPIO_Init+0x204>
 800310e:	2307      	movs	r3, #7
 8003110:	e006      	b.n	8003120 <HAL_GPIO_Init+0x204>
 8003112:	2303      	movs	r3, #3
 8003114:	e004      	b.n	8003120 <HAL_GPIO_Init+0x204>
 8003116:	2302      	movs	r3, #2
 8003118:	e002      	b.n	8003120 <HAL_GPIO_Init+0x204>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_GPIO_Init+0x204>
 800311e:	2300      	movs	r3, #0
 8003120:	69fa      	ldr	r2, [r7, #28]
 8003122:	f002 0203 	and.w	r2, r2, #3
 8003126:	0092      	lsls	r2, r2, #2
 8003128:	4093      	lsls	r3, r2
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003130:	4934      	ldr	r1, [pc, #208]	; (8003204 <HAL_GPIO_Init+0x2e8>)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	3302      	adds	r3, #2
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800313e:	4b37      	ldr	r3, [pc, #220]	; (800321c <HAL_GPIO_Init+0x300>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	43db      	mvns	r3, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4013      	ands	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003162:	4a2e      	ldr	r2, [pc, #184]	; (800321c <HAL_GPIO_Init+0x300>)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003168:	4b2c      	ldr	r3, [pc, #176]	; (800321c <HAL_GPIO_Init+0x300>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	43db      	mvns	r3, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4013      	ands	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800318c:	4a23      	ldr	r2, [pc, #140]	; (800321c <HAL_GPIO_Init+0x300>)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003192:	4b22      	ldr	r3, [pc, #136]	; (800321c <HAL_GPIO_Init+0x300>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031b6:	4a19      	ldr	r2, [pc, #100]	; (800321c <HAL_GPIO_Init+0x300>)
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031bc:	4b17      	ldr	r3, [pc, #92]	; (800321c <HAL_GPIO_Init+0x300>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031e0:	4a0e      	ldr	r2, [pc, #56]	; (800321c <HAL_GPIO_Init+0x300>)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	3301      	adds	r3, #1
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	2b0f      	cmp	r3, #15
 80031f0:	f67f aea2 	bls.w	8002f38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f4:	bf00      	nop
 80031f6:	3724      	adds	r7, #36	; 0x24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	40023800 	.word	0x40023800
 8003204:	40013800 	.word	0x40013800
 8003208:	40020000 	.word	0x40020000
 800320c:	40020400 	.word	0x40020400
 8003210:	40020800 	.word	0x40020800
 8003214:	40020c00 	.word	0x40020c00
 8003218:	40021000 	.word	0x40021000
 800321c:	40013c00 	.word	0x40013c00

08003220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	460b      	mov	r3, r1
 800322a:	807b      	strh	r3, [r7, #2]
 800322c:	4613      	mov	r3, r2
 800322e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003230:	787b      	ldrb	r3, [r7, #1]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003236:	887a      	ldrh	r2, [r7, #2]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800323c:	e003      	b.n	8003246 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800323e:	887b      	ldrh	r3, [r7, #2]
 8003240:	041a      	lsls	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	619a      	str	r2, [r3, #24]
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e25b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d075      	beq.n	800335e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003272:	4ba3      	ldr	r3, [pc, #652]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b04      	cmp	r3, #4
 800327c:	d00c      	beq.n	8003298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800327e:	4ba0      	ldr	r3, [pc, #640]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003286:	2b08      	cmp	r3, #8
 8003288:	d112      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328a:	4b9d      	ldr	r3, [pc, #628]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003296:	d10b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	4b99      	ldr	r3, [pc, #612]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d05b      	beq.n	800335c <HAL_RCC_OscConfig+0x108>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d157      	bne.n	800335c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e236      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x74>
 80032ba:	4b91      	ldr	r3, [pc, #580]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a90      	ldr	r2, [pc, #576]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	e01d      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0x98>
 80032d2:	4b8b      	ldr	r3, [pc, #556]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a8a      	ldr	r2, [pc, #552]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b88      	ldr	r3, [pc, #544]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a87      	ldr	r2, [pc, #540]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e00b      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032ec:	4b84      	ldr	r3, [pc, #528]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a83      	ldr	r2, [pc, #524]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b81      	ldr	r3, [pc, #516]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a80      	ldr	r2, [pc, #512]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80032fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d013      	beq.n	8003334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fe fd64 	bl	8001dd8 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003314:	f7fe fd60 	bl	8001dd8 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e1fb      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	4b76      	ldr	r3, [pc, #472]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0xc0>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fd50 	bl	8001dd8 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800333c:	f7fe fd4c 	bl	8001dd8 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	; 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e1e7      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	4b6c      	ldr	r3, [pc, #432]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0xe8>
 800335a:	e000      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d063      	beq.n	8003432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800336a:	4b65      	ldr	r3, [pc, #404]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003376:	4b62      	ldr	r3, [pc, #392]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800337e:	2b08      	cmp	r3, #8
 8003380:	d11c      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003382:	4b5f      	ldr	r3, [pc, #380]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d116      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338e:	4b5c      	ldr	r3, [pc, #368]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1bb      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	4b56      	ldr	r3, [pc, #344]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4952      	ldr	r1, [pc, #328]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	e03a      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c4:	4b4f      	ldr	r3, [pc, #316]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7fe fd05 	bl	8001dd8 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d2:	f7fe fd01 	bl	8001dd8 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e19c      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	4b46      	ldr	r3, [pc, #280]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b43      	ldr	r3, [pc, #268]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4940      	ldr	r1, [pc, #256]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]
 8003404:	e015      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b3f      	ldr	r3, [pc, #252]	; (8003504 <HAL_RCC_OscConfig+0x2b0>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe fce4 	bl	8001dd8 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe fce0 	bl	8001dd8 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e17b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	4b36      	ldr	r3, [pc, #216]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d030      	beq.n	80034a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003446:	4b30      	ldr	r3, [pc, #192]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7fe fcc4 	bl	8001dd8 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003454:	f7fe fcc0 	bl	8001dd8 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e15b      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	4b26      	ldr	r3, [pc, #152]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x200>
 8003472:	e015      	b.n	80034a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003474:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCC_OscConfig+0x2b4>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347a:	f7fe fcad 	bl	8001dd8 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003482:	f7fe fca9 	bl	8001dd8 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e144      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 8003496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f0      	bne.n	8003482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80a0 	beq.w	80035ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ae:	2300      	movs	r3, #0
 80034b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b2:	4b13      	ldr	r3, [pc, #76]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10f      	bne.n	80034de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
 80034c2:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	4a0e      	ldr	r2, [pc, #56]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034cc:	6413      	str	r3, [r2, #64]	; 0x40
 80034ce:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034da:	2301      	movs	r3, #1
 80034dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034de:	4b0b      	ldr	r3, [pc, #44]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d121      	bne.n	800352e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a07      	ldr	r2, [pc, #28]	; (800350c <HAL_RCC_OscConfig+0x2b8>)
 80034f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f6:	f7fe fc6f 	bl	8001dd8 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fc:	e011      	b.n	8003522 <HAL_RCC_OscConfig+0x2ce>
 80034fe:	bf00      	nop
 8003500:	40023800 	.word	0x40023800
 8003504:	42470000 	.word	0x42470000
 8003508:	42470e80 	.word	0x42470e80
 800350c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003510:	f7fe fc62 	bl	8001dd8 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e0fd      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003522:	4b81      	ldr	r3, [pc, #516]	; (8003728 <HAL_RCC_OscConfig+0x4d4>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d106      	bne.n	8003544 <HAL_RCC_OscConfig+0x2f0>
 8003536:	4b7d      	ldr	r3, [pc, #500]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	4a7c      	ldr	r2, [pc, #496]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6713      	str	r3, [r2, #112]	; 0x70
 8003542:	e01c      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	2b05      	cmp	r3, #5
 800354a:	d10c      	bne.n	8003566 <HAL_RCC_OscConfig+0x312>
 800354c:	4b77      	ldr	r3, [pc, #476]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003550:	4a76      	ldr	r2, [pc, #472]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003552:	f043 0304 	orr.w	r3, r3, #4
 8003556:	6713      	str	r3, [r2, #112]	; 0x70
 8003558:	4b74      	ldr	r3, [pc, #464]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355c:	4a73      	ldr	r2, [pc, #460]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6713      	str	r3, [r2, #112]	; 0x70
 8003564:	e00b      	b.n	800357e <HAL_RCC_OscConfig+0x32a>
 8003566:	4b71      	ldr	r3, [pc, #452]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356a:	4a70      	ldr	r2, [pc, #448]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6713      	str	r3, [r2, #112]	; 0x70
 8003572:	4b6e      	ldr	r3, [pc, #440]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003576:	4a6d      	ldr	r2, [pc, #436]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003578:	f023 0304 	bic.w	r3, r3, #4
 800357c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d015      	beq.n	80035b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003586:	f7fe fc27 	bl	8001dd8 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	e00a      	b.n	80035a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800358e:	f7fe fc23 	bl	8001dd8 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	; 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e0bc      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a4:	4b61      	ldr	r3, [pc, #388]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0ee      	beq.n	800358e <HAL_RCC_OscConfig+0x33a>
 80035b0:	e014      	b.n	80035dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035b2:	f7fe fc11 	bl	8001dd8 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7fe fc0d 	bl	8001dd8 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e0a6      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d0:	4b56      	ldr	r3, [pc, #344]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1ee      	bne.n	80035ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035dc:	7dfb      	ldrb	r3, [r7, #23]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e2:	4b52      	ldr	r3, [pc, #328]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	4a51      	ldr	r2, [pc, #324]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8092 	beq.w	800371c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035f8:	4b4c      	ldr	r3, [pc, #304]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b08      	cmp	r3, #8
 8003602:	d05c      	beq.n	80036be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d141      	bne.n	8003690 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360c:	4b48      	ldr	r3, [pc, #288]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003612:	f7fe fbe1 	bl	8001dd8 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361a:	f7fe fbdd 	bl	8001dd8 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e078      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362c:	4b3f      	ldr	r3, [pc, #252]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f0      	bne.n	800361a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	019b      	lsls	r3, r3, #6
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	085b      	lsrs	r3, r3, #1
 8003650:	3b01      	subs	r3, #1
 8003652:	041b      	lsls	r3, r3, #16
 8003654:	431a      	orrs	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	061b      	lsls	r3, r3, #24
 800365c:	4933      	ldr	r1, [pc, #204]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003662:	4b33      	ldr	r3, [pc, #204]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 8003664:	2201      	movs	r2, #1
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fe fbb6 	bl	8001dd8 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003670:	f7fe fbb2 	bl	8001dd8 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e04d      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003682:	4b2a      	ldr	r3, [pc, #168]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x41c>
 800368e:	e045      	b.n	800371c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003690:	4b27      	ldr	r3, [pc, #156]	; (8003730 <HAL_RCC_OscConfig+0x4dc>)
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003696:	f7fe fb9f 	bl	8001dd8 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800369e:	f7fe fb9b 	bl	8001dd8 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e036      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b0:	4b1e      	ldr	r3, [pc, #120]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f0      	bne.n	800369e <HAL_RCC_OscConfig+0x44a>
 80036bc:	e02e      	b.n	800371c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e029      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036ca:	4b18      	ldr	r3, [pc, #96]	; (800372c <HAL_RCC_OscConfig+0x4d8>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d11c      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d115      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036f2:	4013      	ands	r3, r2
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d10d      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d106      	bne.n	8003718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003714:	429a      	cmp	r2, r3
 8003716:	d001      	beq.n	800371c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3718      	adds	r7, #24
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40007000 	.word	0x40007000
 800372c:	40023800 	.word	0x40023800
 8003730:	42470060 	.word	0x42470060

08003734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0cc      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003748:	4b68      	ldr	r3, [pc, #416]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 030f 	and.w	r3, r3, #15
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d90c      	bls.n	8003770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003756:	4b65      	ldr	r3, [pc, #404]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	b2d2      	uxtb	r2, r2
 800375c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800375e:	4b63      	ldr	r3, [pc, #396]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	429a      	cmp	r2, r3
 800376a:	d001      	beq.n	8003770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0b8      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d020      	beq.n	80037be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003788:	4b59      	ldr	r3, [pc, #356]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	4a58      	ldr	r2, [pc, #352]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003792:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0308 	and.w	r3, r3, #8
 800379c:	2b00      	cmp	r3, #0
 800379e:	d005      	beq.n	80037ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037a0:	4b53      	ldr	r3, [pc, #332]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	4a52      	ldr	r2, [pc, #328]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037ac:	4b50      	ldr	r3, [pc, #320]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	494d      	ldr	r1, [pc, #308]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d044      	beq.n	8003854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d107      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	4b47      	ldr	r3, [pc, #284]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d119      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e07f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d003      	beq.n	80037f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ee:	2b03      	cmp	r3, #3
 80037f0:	d107      	bne.n	8003802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f2:	4b3f      	ldr	r3, [pc, #252]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e06f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003802:	4b3b      	ldr	r3, [pc, #236]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e067      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003812:	4b37      	ldr	r3, [pc, #220]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f023 0203 	bic.w	r2, r3, #3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	4934      	ldr	r1, [pc, #208]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	4313      	orrs	r3, r2
 8003822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003824:	f7fe fad8 	bl	8001dd8 <HAL_GetTick>
 8003828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382a:	e00a      	b.n	8003842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800382c:	f7fe fad4 	bl	8001dd8 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	; 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e04f      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003842:	4b2b      	ldr	r3, [pc, #172]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f003 020c 	and.w	r2, r3, #12
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	429a      	cmp	r2, r3
 8003852:	d1eb      	bne.n	800382c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b25      	ldr	r3, [pc, #148]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d20c      	bcs.n	800387c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b22      	ldr	r3, [pc, #136]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800386a:	4b20      	ldr	r3, [pc, #128]	; (80038ec <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	429a      	cmp	r2, r3
 8003876:	d001      	beq.n	800387c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e032      	b.n	80038e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003888:	4b19      	ldr	r3, [pc, #100]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4916      	ldr	r1, [pc, #88]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	4313      	orrs	r3, r2
 8003898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d009      	beq.n	80038ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038a6:	4b12      	ldr	r3, [pc, #72]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	00db      	lsls	r3, r3, #3
 80038b4:	490e      	ldr	r1, [pc, #56]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038ba:	f000 f821 	bl	8003900 <HAL_RCC_GetSysClockFreq>
 80038be:	4601      	mov	r1, r0
 80038c0:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	091b      	lsrs	r3, r3, #4
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	4a0a      	ldr	r2, [pc, #40]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 80038cc:	5cd3      	ldrb	r3, [r2, r3]
 80038ce:	fa21 f303 	lsr.w	r3, r1, r3
 80038d2:	4a09      	ldr	r2, [pc, #36]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038d6:	4b09      	ldr	r3, [pc, #36]	; (80038fc <HAL_RCC_ClockConfig+0x1c8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fe fa38 	bl	8001d50 <HAL_InitTick>

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40023c00 	.word	0x40023c00
 80038f0:	40023800 	.word	0x40023800
 80038f4:	08006130 	.word	0x08006130
 80038f8:	20000004 	.word	0x20000004
 80038fc:	20000008 	.word	0x20000008

08003900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	607b      	str	r3, [r7, #4]
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]
 800390e:	2300      	movs	r3, #0
 8003910:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003916:	4b63      	ldr	r3, [pc, #396]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	2b04      	cmp	r3, #4
 8003920:	d007      	beq.n	8003932 <HAL_RCC_GetSysClockFreq+0x32>
 8003922:	2b08      	cmp	r3, #8
 8003924:	d008      	beq.n	8003938 <HAL_RCC_GetSysClockFreq+0x38>
 8003926:	2b00      	cmp	r3, #0
 8003928:	f040 80b4 	bne.w	8003a94 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800392c:	4b5e      	ldr	r3, [pc, #376]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800392e:	60bb      	str	r3, [r7, #8]
       break;
 8003930:	e0b3      	b.n	8003a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003932:	4b5e      	ldr	r3, [pc, #376]	; (8003aac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003934:	60bb      	str	r3, [r7, #8]
      break;
 8003936:	e0b0      	b.n	8003a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003938:	4b5a      	ldr	r3, [pc, #360]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003940:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003942:	4b58      	ldr	r3, [pc, #352]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d04a      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800394e:	4b55      	ldr	r3, [pc, #340]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	099b      	lsrs	r3, r3, #6
 8003954:	f04f 0400 	mov.w	r4, #0
 8003958:	f240 11ff 	movw	r1, #511	; 0x1ff
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	ea03 0501 	and.w	r5, r3, r1
 8003964:	ea04 0602 	and.w	r6, r4, r2
 8003968:	4629      	mov	r1, r5
 800396a:	4632      	mov	r2, r6
 800396c:	f04f 0300 	mov.w	r3, #0
 8003970:	f04f 0400 	mov.w	r4, #0
 8003974:	0154      	lsls	r4, r2, #5
 8003976:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800397a:	014b      	lsls	r3, r1, #5
 800397c:	4619      	mov	r1, r3
 800397e:	4622      	mov	r2, r4
 8003980:	1b49      	subs	r1, r1, r5
 8003982:	eb62 0206 	sbc.w	r2, r2, r6
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	f04f 0400 	mov.w	r4, #0
 800398e:	0194      	lsls	r4, r2, #6
 8003990:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003994:	018b      	lsls	r3, r1, #6
 8003996:	1a5b      	subs	r3, r3, r1
 8003998:	eb64 0402 	sbc.w	r4, r4, r2
 800399c:	f04f 0100 	mov.w	r1, #0
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	00e2      	lsls	r2, r4, #3
 80039a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80039aa:	00d9      	lsls	r1, r3, #3
 80039ac:	460b      	mov	r3, r1
 80039ae:	4614      	mov	r4, r2
 80039b0:	195b      	adds	r3, r3, r5
 80039b2:	eb44 0406 	adc.w	r4, r4, r6
 80039b6:	f04f 0100 	mov.w	r1, #0
 80039ba:	f04f 0200 	mov.w	r2, #0
 80039be:	0262      	lsls	r2, r4, #9
 80039c0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80039c4:	0259      	lsls	r1, r3, #9
 80039c6:	460b      	mov	r3, r1
 80039c8:	4614      	mov	r4, r2
 80039ca:	4618      	mov	r0, r3
 80039cc:	4621      	mov	r1, r4
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f04f 0400 	mov.w	r4, #0
 80039d4:	461a      	mov	r2, r3
 80039d6:	4623      	mov	r3, r4
 80039d8:	f7fd f8e8 	bl	8000bac <__aeabi_uldivmod>
 80039dc:	4603      	mov	r3, r0
 80039de:	460c      	mov	r4, r1
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	e049      	b.n	8003a78 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e4:	4b2f      	ldr	r3, [pc, #188]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	099b      	lsrs	r3, r3, #6
 80039ea:	f04f 0400 	mov.w	r4, #0
 80039ee:	f240 11ff 	movw	r1, #511	; 0x1ff
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	ea03 0501 	and.w	r5, r3, r1
 80039fa:	ea04 0602 	and.w	r6, r4, r2
 80039fe:	4629      	mov	r1, r5
 8003a00:	4632      	mov	r2, r6
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	f04f 0400 	mov.w	r4, #0
 8003a0a:	0154      	lsls	r4, r2, #5
 8003a0c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003a10:	014b      	lsls	r3, r1, #5
 8003a12:	4619      	mov	r1, r3
 8003a14:	4622      	mov	r2, r4
 8003a16:	1b49      	subs	r1, r1, r5
 8003a18:	eb62 0206 	sbc.w	r2, r2, r6
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	f04f 0400 	mov.w	r4, #0
 8003a24:	0194      	lsls	r4, r2, #6
 8003a26:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003a2a:	018b      	lsls	r3, r1, #6
 8003a2c:	1a5b      	subs	r3, r3, r1
 8003a2e:	eb64 0402 	sbc.w	r4, r4, r2
 8003a32:	f04f 0100 	mov.w	r1, #0
 8003a36:	f04f 0200 	mov.w	r2, #0
 8003a3a:	00e2      	lsls	r2, r4, #3
 8003a3c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003a40:	00d9      	lsls	r1, r3, #3
 8003a42:	460b      	mov	r3, r1
 8003a44:	4614      	mov	r4, r2
 8003a46:	195b      	adds	r3, r3, r5
 8003a48:	eb44 0406 	adc.w	r4, r4, r6
 8003a4c:	f04f 0100 	mov.w	r1, #0
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	02a2      	lsls	r2, r4, #10
 8003a56:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003a5a:	0299      	lsls	r1, r3, #10
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4614      	mov	r4, r2
 8003a60:	4618      	mov	r0, r3
 8003a62:	4621      	mov	r1, r4
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f04f 0400 	mov.w	r4, #0
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	4623      	mov	r3, r4
 8003a6e:	f7fd f89d 	bl	8000bac <__aeabi_uldivmod>
 8003a72:	4603      	mov	r3, r0
 8003a74:	460c      	mov	r4, r1
 8003a76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a78:	4b0a      	ldr	r3, [pc, #40]	; (8003aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	0c1b      	lsrs	r3, r3, #16
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	3301      	adds	r3, #1
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a90:	60bb      	str	r3, [r7, #8]
      break;
 8003a92:	e002      	b.n	8003a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a94:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003a96:	60bb      	str	r3, [r7, #8]
      break;
 8003a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a9a:	68bb      	ldr	r3, [r7, #8]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	00f42400 	.word	0x00f42400
 8003aac:	007a1200 	.word	0x007a1200

08003ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000004 	.word	0x20000004

08003ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003acc:	f7ff fff0 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003ad0:	4601      	mov	r1, r0
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	0a9b      	lsrs	r3, r3, #10
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	4a03      	ldr	r2, [pc, #12]	; (8003aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ade:	5cd3      	ldrb	r3, [r2, r3]
 8003ae0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	08006140 	.word	0x08006140

08003af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003af4:	f7ff ffdc 	bl	8003ab0 <HAL_RCC_GetHCLKFreq>
 8003af8:	4601      	mov	r1, r0
 8003afa:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	0b5b      	lsrs	r3, r3, #13
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	4a03      	ldr	r2, [pc, #12]	; (8003b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b06:	5cd3      	ldrb	r3, [r2, r3]
 8003b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40023800 	.word	0x40023800
 8003b14:	08006140 	.word	0x08006140

08003b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e03f      	b.n	8003baa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d106      	bne.n	8003b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7fd ffd4 	bl	8001aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2224      	movs	r2, #36	; 0x24
 8003b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 faef 	bl	8004140 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	691a      	ldr	r2, [r3, #16]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695a      	ldr	r2, [r3, #20]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68da      	ldr	r2, [r3, #12]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2220      	movs	r2, #32
 8003b9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b085      	sub	sp, #20
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	60f8      	str	r0, [r7, #12]
 8003bba:	60b9      	str	r1, [r7, #8]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	d130      	bne.n	8003c2e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d002      	beq.n	8003bd8 <HAL_UART_Transmit_IT+0x26>
 8003bd2:	88fb      	ldrh	r3, [r7, #6]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e029      	b.n	8003c30 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_UART_Transmit_IT+0x38>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e022      	b.n	8003c30 <HAL_UART_Transmit_IT+0x7e>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	88fa      	ldrh	r2, [r7, #6]
 8003c02:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2221      	movs	r2, #33	; 0x21
 8003c0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c28:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	e000      	b.n	8003c30 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003c2e:	2302      	movs	r3, #2
  }
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	4613      	mov	r3, r2
 8003c48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d140      	bne.n	8003cd8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <HAL_UART_Receive_IT+0x26>
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e039      	b.n	8003cda <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_UART_Receive_IT+0x38>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e032      	b.n	8003cda <HAL_UART_Receive_IT+0x9e>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	88fa      	ldrh	r2, [r7, #6]
 8003c86:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	88fa      	ldrh	r2, [r7, #6]
 8003c8c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2222      	movs	r2, #34	; 0x22
 8003c98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cb2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0220 	orr.w	r2, r2, #32
 8003cd2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	e000      	b.n	8003cda <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003cd8:	2302      	movs	r3, #2
  }
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b088      	sub	sp, #32
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
 8003d06:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10d      	bne.n	8003d3a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_UART_IRQHandler+0x52>
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f982 	bl	800403c <UART_Receive_IT>
      return;
 8003d38:	e0d1      	b.n	8003ede <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 80b0 	beq.w	8003ea2 <HAL_UART_IRQHandler+0x1ba>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d105      	bne.n	8003d58 <HAL_UART_IRQHandler+0x70>
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 80a5 	beq.w	8003ea2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_UART_IRQHandler+0x90>
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d70:	f043 0201 	orr.w	r2, r3, #1
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_UART_IRQHandler+0xb0>
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	f043 0202 	orr.w	r2, r3, #2
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_UART_IRQHandler+0xd0>
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d005      	beq.n	8003db8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003db0:	f043 0204 	orr.w	r2, r3, #4
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00f      	beq.n	8003de2 <HAL_UART_IRQHandler+0xfa>
 8003dc2:	69bb      	ldr	r3, [r7, #24]
 8003dc4:	f003 0320 	and.w	r3, r3, #32
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <HAL_UART_IRQHandler+0xee>
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d005      	beq.n	8003de2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dda:	f043 0208 	orr.w	r2, r3, #8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d078      	beq.n	8003edc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	f003 0320 	and.w	r3, r3, #32
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <HAL_UART_IRQHandler+0x11c>
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	f003 0320 	and.w	r3, r3, #32
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f91c 	bl	800403c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0e:	2b40      	cmp	r3, #64	; 0x40
 8003e10:	bf0c      	ite	eq
 8003e12:	2301      	moveq	r3, #1
 8003e14:	2300      	movne	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e1e:	f003 0308 	and.w	r3, r3, #8
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d102      	bne.n	8003e2c <HAL_UART_IRQHandler+0x144>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d031      	beq.n	8003e90 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f865 	bl	8003efc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3c:	2b40      	cmp	r3, #64	; 0x40
 8003e3e:	d123      	bne.n	8003e88 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e4e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d013      	beq.n	8003e80 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5c:	4a21      	ldr	r2, [pc, #132]	; (8003ee4 <HAL_UART_IRQHandler+0x1fc>)
 8003e5e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fdcf 	bl	8002a08 <HAL_DMA_Abort_IT>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d016      	beq.n	8003e9e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e7e:	e00e      	b.n	8003e9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f831 	bl	8003ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e86:	e00a      	b.n	8003e9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f82d 	bl	8003ee8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e8e:	e006      	b.n	8003e9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f829 	bl	8003ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003e9c:	e01e      	b.n	8003edc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e9e:	bf00      	nop
    return;
 8003ea0:	e01c      	b.n	8003edc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_UART_IRQHandler+0x1d6>
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d003      	beq.n	8003ebe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f852 	bl	8003f60 <UART_Transmit_IT>
    return;
 8003ebc:	e00f      	b.n	8003ede <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_UART_IRQHandler+0x1f6>
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d005      	beq.n	8003ede <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 f89a 	bl	800400c <UART_EndTransmit_IT>
    return;
 8003ed8:	bf00      	nop
 8003eda:	e000      	b.n	8003ede <HAL_UART_IRQHandler+0x1f6>
    return;
 8003edc:	bf00      	nop
  }
}
 8003ede:	3720      	adds	r7, #32
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	08003f39 	.word	0x08003f39

08003ee8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f12:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695a      	ldr	r2, [r3, #20]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0201 	bic.w	r2, r2, #1
 8003f22:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f7ff ffc8 	bl	8003ee8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f58:	bf00      	nop
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b21      	cmp	r3, #33	; 0x21
 8003f72:	d144      	bne.n	8003ffe <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7c:	d11a      	bne.n	8003fb4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	881b      	ldrh	r3, [r3, #0]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f92:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d105      	bne.n	8003fa8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	1c9a      	adds	r2, r3, #2
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	621a      	str	r2, [r3, #32]
 8003fa6:	e00e      	b.n	8003fc6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	1c5a      	adds	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	621a      	str	r2, [r3, #32]
 8003fb2:	e008      	b.n	8003fc6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	1c59      	adds	r1, r3, #1
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6211      	str	r1, [r2, #32]
 8003fbe:	781a      	ldrb	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10f      	bne.n	8003ffa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ff8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003ffe:	2302      	movs	r3, #2
  }
}
 8004000:	4618      	mov	r0, r3
 8004002:	3714      	adds	r7, #20
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004022:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7fd f869 	bl	8001104 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b22      	cmp	r3, #34	; 0x22
 800404e:	d171      	bne.n	8004134 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004058:	d123      	bne.n	80040a2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10e      	bne.n	8004086 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	b29b      	uxth	r3, r3
 8004070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407e:	1c9a      	adds	r2, r3, #2
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	629a      	str	r2, [r3, #40]	; 0x28
 8004084:	e029      	b.n	80040da <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	b29b      	uxth	r3, r3
 800408e:	b2db      	uxtb	r3, r3
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	629a      	str	r2, [r3, #40]	; 0x28
 80040a0:	e01b      	b.n	80040da <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10a      	bne.n	80040c0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6858      	ldr	r0, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b4:	1c59      	adds	r1, r3, #1
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6291      	str	r1, [r2, #40]	; 0x28
 80040ba:	b2c2      	uxtb	r2, r0
 80040bc:	701a      	strb	r2, [r3, #0]
 80040be:	e00c      	b.n	80040da <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040cc:	1c58      	adds	r0, r3, #1
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	6288      	str	r0, [r1, #40]	; 0x28
 80040d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80040d6:	b2d2      	uxtb	r2, r2
 80040d8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040de:	b29b      	uxth	r3, r3
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	4619      	mov	r1, r3
 80040e8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d120      	bne.n	8004130 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68da      	ldr	r2, [r3, #12]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0220 	bic.w	r2, r2, #32
 80040fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800410c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695a      	ldr	r2, [r3, #20]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0201 	bic.w	r2, r2, #1
 800411c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7fd f820 	bl	800116c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	e002      	b.n	8004136 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004130:	2300      	movs	r3, #0
 8004132:	e000      	b.n	8004136 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004134:	2302      	movs	r3, #2
  }
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	b085      	sub	sp, #20
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68da      	ldr	r2, [r3, #12]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	4313      	orrs	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004182:	f023 030c 	bic.w	r3, r3, #12
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	68f9      	ldr	r1, [r7, #12]
 800418c:	430b      	orrs	r3, r1
 800418e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	699a      	ldr	r2, [r3, #24]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041ae:	f040 818b 	bne.w	80044c8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4ac1      	ldr	r2, [pc, #772]	; (80044bc <UART_SetConfig+0x37c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d005      	beq.n	80041c8 <UART_SetConfig+0x88>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4abf      	ldr	r2, [pc, #764]	; (80044c0 <UART_SetConfig+0x380>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	f040 80bd 	bne.w	8004342 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80041c8:	f7ff fc92 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 80041cc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	461d      	mov	r5, r3
 80041d2:	f04f 0600 	mov.w	r6, #0
 80041d6:	46a8      	mov	r8, r5
 80041d8:	46b1      	mov	r9, r6
 80041da:	eb18 0308 	adds.w	r3, r8, r8
 80041de:	eb49 0409 	adc.w	r4, r9, r9
 80041e2:	4698      	mov	r8, r3
 80041e4:	46a1      	mov	r9, r4
 80041e6:	eb18 0805 	adds.w	r8, r8, r5
 80041ea:	eb49 0906 	adc.w	r9, r9, r6
 80041ee:	f04f 0100 	mov.w	r1, #0
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80041fa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80041fe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004202:	4688      	mov	r8, r1
 8004204:	4691      	mov	r9, r2
 8004206:	eb18 0005 	adds.w	r0, r8, r5
 800420a:	eb49 0106 	adc.w	r1, r9, r6
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	461d      	mov	r5, r3
 8004214:	f04f 0600 	mov.w	r6, #0
 8004218:	196b      	adds	r3, r5, r5
 800421a:	eb46 0406 	adc.w	r4, r6, r6
 800421e:	461a      	mov	r2, r3
 8004220:	4623      	mov	r3, r4
 8004222:	f7fc fcc3 	bl	8000bac <__aeabi_uldivmod>
 8004226:	4603      	mov	r3, r0
 8004228:	460c      	mov	r4, r1
 800422a:	461a      	mov	r2, r3
 800422c:	4ba5      	ldr	r3, [pc, #660]	; (80044c4 <UART_SetConfig+0x384>)
 800422e:	fba3 2302 	umull	r2, r3, r3, r2
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	461d      	mov	r5, r3
 800423c:	f04f 0600 	mov.w	r6, #0
 8004240:	46a9      	mov	r9, r5
 8004242:	46b2      	mov	sl, r6
 8004244:	eb19 0309 	adds.w	r3, r9, r9
 8004248:	eb4a 040a 	adc.w	r4, sl, sl
 800424c:	4699      	mov	r9, r3
 800424e:	46a2      	mov	sl, r4
 8004250:	eb19 0905 	adds.w	r9, r9, r5
 8004254:	eb4a 0a06 	adc.w	sl, sl, r6
 8004258:	f04f 0100 	mov.w	r1, #0
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004264:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004268:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800426c:	4689      	mov	r9, r1
 800426e:	4692      	mov	sl, r2
 8004270:	eb19 0005 	adds.w	r0, r9, r5
 8004274:	eb4a 0106 	adc.w	r1, sl, r6
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	461d      	mov	r5, r3
 800427e:	f04f 0600 	mov.w	r6, #0
 8004282:	196b      	adds	r3, r5, r5
 8004284:	eb46 0406 	adc.w	r4, r6, r6
 8004288:	461a      	mov	r2, r3
 800428a:	4623      	mov	r3, r4
 800428c:	f7fc fc8e 	bl	8000bac <__aeabi_uldivmod>
 8004290:	4603      	mov	r3, r0
 8004292:	460c      	mov	r4, r1
 8004294:	461a      	mov	r2, r3
 8004296:	4b8b      	ldr	r3, [pc, #556]	; (80044c4 <UART_SetConfig+0x384>)
 8004298:	fba3 1302 	umull	r1, r3, r3, r2
 800429c:	095b      	lsrs	r3, r3, #5
 800429e:	2164      	movs	r1, #100	; 0x64
 80042a0:	fb01 f303 	mul.w	r3, r1, r3
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	3332      	adds	r3, #50	; 0x32
 80042aa:	4a86      	ldr	r2, [pc, #536]	; (80044c4 <UART_SetConfig+0x384>)
 80042ac:	fba2 2303 	umull	r2, r3, r2, r3
 80042b0:	095b      	lsrs	r3, r3, #5
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80042b8:	4498      	add	r8, r3
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	461d      	mov	r5, r3
 80042be:	f04f 0600 	mov.w	r6, #0
 80042c2:	46a9      	mov	r9, r5
 80042c4:	46b2      	mov	sl, r6
 80042c6:	eb19 0309 	adds.w	r3, r9, r9
 80042ca:	eb4a 040a 	adc.w	r4, sl, sl
 80042ce:	4699      	mov	r9, r3
 80042d0:	46a2      	mov	sl, r4
 80042d2:	eb19 0905 	adds.w	r9, r9, r5
 80042d6:	eb4a 0a06 	adc.w	sl, sl, r6
 80042da:	f04f 0100 	mov.w	r1, #0
 80042de:	f04f 0200 	mov.w	r2, #0
 80042e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80042ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80042ee:	4689      	mov	r9, r1
 80042f0:	4692      	mov	sl, r2
 80042f2:	eb19 0005 	adds.w	r0, r9, r5
 80042f6:	eb4a 0106 	adc.w	r1, sl, r6
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	461d      	mov	r5, r3
 8004300:	f04f 0600 	mov.w	r6, #0
 8004304:	196b      	adds	r3, r5, r5
 8004306:	eb46 0406 	adc.w	r4, r6, r6
 800430a:	461a      	mov	r2, r3
 800430c:	4623      	mov	r3, r4
 800430e:	f7fc fc4d 	bl	8000bac <__aeabi_uldivmod>
 8004312:	4603      	mov	r3, r0
 8004314:	460c      	mov	r4, r1
 8004316:	461a      	mov	r2, r3
 8004318:	4b6a      	ldr	r3, [pc, #424]	; (80044c4 <UART_SetConfig+0x384>)
 800431a:	fba3 1302 	umull	r1, r3, r3, r2
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	2164      	movs	r1, #100	; 0x64
 8004322:	fb01 f303 	mul.w	r3, r1, r3
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	3332      	adds	r3, #50	; 0x32
 800432c:	4a65      	ldr	r2, [pc, #404]	; (80044c4 <UART_SetConfig+0x384>)
 800432e:	fba2 2303 	umull	r2, r3, r2, r3
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	f003 0207 	and.w	r2, r3, #7
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4442      	add	r2, r8
 800433e:	609a      	str	r2, [r3, #8]
 8004340:	e26f      	b.n	8004822 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004342:	f7ff fbc1 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 8004346:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	461d      	mov	r5, r3
 800434c:	f04f 0600 	mov.w	r6, #0
 8004350:	46a8      	mov	r8, r5
 8004352:	46b1      	mov	r9, r6
 8004354:	eb18 0308 	adds.w	r3, r8, r8
 8004358:	eb49 0409 	adc.w	r4, r9, r9
 800435c:	4698      	mov	r8, r3
 800435e:	46a1      	mov	r9, r4
 8004360:	eb18 0805 	adds.w	r8, r8, r5
 8004364:	eb49 0906 	adc.w	r9, r9, r6
 8004368:	f04f 0100 	mov.w	r1, #0
 800436c:	f04f 0200 	mov.w	r2, #0
 8004370:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004374:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004378:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800437c:	4688      	mov	r8, r1
 800437e:	4691      	mov	r9, r2
 8004380:	eb18 0005 	adds.w	r0, r8, r5
 8004384:	eb49 0106 	adc.w	r1, r9, r6
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	461d      	mov	r5, r3
 800438e:	f04f 0600 	mov.w	r6, #0
 8004392:	196b      	adds	r3, r5, r5
 8004394:	eb46 0406 	adc.w	r4, r6, r6
 8004398:	461a      	mov	r2, r3
 800439a:	4623      	mov	r3, r4
 800439c:	f7fc fc06 	bl	8000bac <__aeabi_uldivmod>
 80043a0:	4603      	mov	r3, r0
 80043a2:	460c      	mov	r4, r1
 80043a4:	461a      	mov	r2, r3
 80043a6:	4b47      	ldr	r3, [pc, #284]	; (80044c4 <UART_SetConfig+0x384>)
 80043a8:	fba3 2302 	umull	r2, r3, r3, r2
 80043ac:	095b      	lsrs	r3, r3, #5
 80043ae:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	461d      	mov	r5, r3
 80043b6:	f04f 0600 	mov.w	r6, #0
 80043ba:	46a9      	mov	r9, r5
 80043bc:	46b2      	mov	sl, r6
 80043be:	eb19 0309 	adds.w	r3, r9, r9
 80043c2:	eb4a 040a 	adc.w	r4, sl, sl
 80043c6:	4699      	mov	r9, r3
 80043c8:	46a2      	mov	sl, r4
 80043ca:	eb19 0905 	adds.w	r9, r9, r5
 80043ce:	eb4a 0a06 	adc.w	sl, sl, r6
 80043d2:	f04f 0100 	mov.w	r1, #0
 80043d6:	f04f 0200 	mov.w	r2, #0
 80043da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80043e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043e6:	4689      	mov	r9, r1
 80043e8:	4692      	mov	sl, r2
 80043ea:	eb19 0005 	adds.w	r0, r9, r5
 80043ee:	eb4a 0106 	adc.w	r1, sl, r6
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	461d      	mov	r5, r3
 80043f8:	f04f 0600 	mov.w	r6, #0
 80043fc:	196b      	adds	r3, r5, r5
 80043fe:	eb46 0406 	adc.w	r4, r6, r6
 8004402:	461a      	mov	r2, r3
 8004404:	4623      	mov	r3, r4
 8004406:	f7fc fbd1 	bl	8000bac <__aeabi_uldivmod>
 800440a:	4603      	mov	r3, r0
 800440c:	460c      	mov	r4, r1
 800440e:	461a      	mov	r2, r3
 8004410:	4b2c      	ldr	r3, [pc, #176]	; (80044c4 <UART_SetConfig+0x384>)
 8004412:	fba3 1302 	umull	r1, r3, r3, r2
 8004416:	095b      	lsrs	r3, r3, #5
 8004418:	2164      	movs	r1, #100	; 0x64
 800441a:	fb01 f303 	mul.w	r3, r1, r3
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	3332      	adds	r3, #50	; 0x32
 8004424:	4a27      	ldr	r2, [pc, #156]	; (80044c4 <UART_SetConfig+0x384>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004432:	4498      	add	r8, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	461d      	mov	r5, r3
 8004438:	f04f 0600 	mov.w	r6, #0
 800443c:	46a9      	mov	r9, r5
 800443e:	46b2      	mov	sl, r6
 8004440:	eb19 0309 	adds.w	r3, r9, r9
 8004444:	eb4a 040a 	adc.w	r4, sl, sl
 8004448:	4699      	mov	r9, r3
 800444a:	46a2      	mov	sl, r4
 800444c:	eb19 0905 	adds.w	r9, r9, r5
 8004450:	eb4a 0a06 	adc.w	sl, sl, r6
 8004454:	f04f 0100 	mov.w	r1, #0
 8004458:	f04f 0200 	mov.w	r2, #0
 800445c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004460:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004464:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004468:	4689      	mov	r9, r1
 800446a:	4692      	mov	sl, r2
 800446c:	eb19 0005 	adds.w	r0, r9, r5
 8004470:	eb4a 0106 	adc.w	r1, sl, r6
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	461d      	mov	r5, r3
 800447a:	f04f 0600 	mov.w	r6, #0
 800447e:	196b      	adds	r3, r5, r5
 8004480:	eb46 0406 	adc.w	r4, r6, r6
 8004484:	461a      	mov	r2, r3
 8004486:	4623      	mov	r3, r4
 8004488:	f7fc fb90 	bl	8000bac <__aeabi_uldivmod>
 800448c:	4603      	mov	r3, r0
 800448e:	460c      	mov	r4, r1
 8004490:	461a      	mov	r2, r3
 8004492:	4b0c      	ldr	r3, [pc, #48]	; (80044c4 <UART_SetConfig+0x384>)
 8004494:	fba3 1302 	umull	r1, r3, r3, r2
 8004498:	095b      	lsrs	r3, r3, #5
 800449a:	2164      	movs	r1, #100	; 0x64
 800449c:	fb01 f303 	mul.w	r3, r1, r3
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	3332      	adds	r3, #50	; 0x32
 80044a6:	4a07      	ldr	r2, [pc, #28]	; (80044c4 <UART_SetConfig+0x384>)
 80044a8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ac:	095b      	lsrs	r3, r3, #5
 80044ae:	f003 0207 	and.w	r2, r3, #7
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4442      	add	r2, r8
 80044b8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80044ba:	e1b2      	b.n	8004822 <UART_SetConfig+0x6e2>
 80044bc:	40011000 	.word	0x40011000
 80044c0:	40011400 	.word	0x40011400
 80044c4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4ad7      	ldr	r2, [pc, #860]	; (800482c <UART_SetConfig+0x6ec>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d005      	beq.n	80044de <UART_SetConfig+0x39e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4ad6      	ldr	r2, [pc, #856]	; (8004830 <UART_SetConfig+0x6f0>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	f040 80d1 	bne.w	8004680 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80044de:	f7ff fb07 	bl	8003af0 <HAL_RCC_GetPCLK2Freq>
 80044e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	469a      	mov	sl, r3
 80044e8:	f04f 0b00 	mov.w	fp, #0
 80044ec:	46d0      	mov	r8, sl
 80044ee:	46d9      	mov	r9, fp
 80044f0:	eb18 0308 	adds.w	r3, r8, r8
 80044f4:	eb49 0409 	adc.w	r4, r9, r9
 80044f8:	4698      	mov	r8, r3
 80044fa:	46a1      	mov	r9, r4
 80044fc:	eb18 080a 	adds.w	r8, r8, sl
 8004500:	eb49 090b 	adc.w	r9, r9, fp
 8004504:	f04f 0100 	mov.w	r1, #0
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004510:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004514:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004518:	4688      	mov	r8, r1
 800451a:	4691      	mov	r9, r2
 800451c:	eb1a 0508 	adds.w	r5, sl, r8
 8004520:	eb4b 0609 	adc.w	r6, fp, r9
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	4619      	mov	r1, r3
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	f04f 0300 	mov.w	r3, #0
 8004532:	f04f 0400 	mov.w	r4, #0
 8004536:	0094      	lsls	r4, r2, #2
 8004538:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800453c:	008b      	lsls	r3, r1, #2
 800453e:	461a      	mov	r2, r3
 8004540:	4623      	mov	r3, r4
 8004542:	4628      	mov	r0, r5
 8004544:	4631      	mov	r1, r6
 8004546:	f7fc fb31 	bl	8000bac <__aeabi_uldivmod>
 800454a:	4603      	mov	r3, r0
 800454c:	460c      	mov	r4, r1
 800454e:	461a      	mov	r2, r3
 8004550:	4bb8      	ldr	r3, [pc, #736]	; (8004834 <UART_SetConfig+0x6f4>)
 8004552:	fba3 2302 	umull	r2, r3, r3, r2
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	469b      	mov	fp, r3
 8004560:	f04f 0c00 	mov.w	ip, #0
 8004564:	46d9      	mov	r9, fp
 8004566:	46e2      	mov	sl, ip
 8004568:	eb19 0309 	adds.w	r3, r9, r9
 800456c:	eb4a 040a 	adc.w	r4, sl, sl
 8004570:	4699      	mov	r9, r3
 8004572:	46a2      	mov	sl, r4
 8004574:	eb19 090b 	adds.w	r9, r9, fp
 8004578:	eb4a 0a0c 	adc.w	sl, sl, ip
 800457c:	f04f 0100 	mov.w	r1, #0
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004588:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800458c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004590:	4689      	mov	r9, r1
 8004592:	4692      	mov	sl, r2
 8004594:	eb1b 0509 	adds.w	r5, fp, r9
 8004598:	eb4c 060a 	adc.w	r6, ip, sl
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4619      	mov	r1, r3
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	f04f 0300 	mov.w	r3, #0
 80045aa:	f04f 0400 	mov.w	r4, #0
 80045ae:	0094      	lsls	r4, r2, #2
 80045b0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80045b4:	008b      	lsls	r3, r1, #2
 80045b6:	461a      	mov	r2, r3
 80045b8:	4623      	mov	r3, r4
 80045ba:	4628      	mov	r0, r5
 80045bc:	4631      	mov	r1, r6
 80045be:	f7fc faf5 	bl	8000bac <__aeabi_uldivmod>
 80045c2:	4603      	mov	r3, r0
 80045c4:	460c      	mov	r4, r1
 80045c6:	461a      	mov	r2, r3
 80045c8:	4b9a      	ldr	r3, [pc, #616]	; (8004834 <UART_SetConfig+0x6f4>)
 80045ca:	fba3 1302 	umull	r1, r3, r3, r2
 80045ce:	095b      	lsrs	r3, r3, #5
 80045d0:	2164      	movs	r1, #100	; 0x64
 80045d2:	fb01 f303 	mul.w	r3, r1, r3
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	3332      	adds	r3, #50	; 0x32
 80045dc:	4a95      	ldr	r2, [pc, #596]	; (8004834 <UART_SetConfig+0x6f4>)
 80045de:	fba2 2303 	umull	r2, r3, r2, r3
 80045e2:	095b      	lsrs	r3, r3, #5
 80045e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045e8:	4498      	add	r8, r3
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	469b      	mov	fp, r3
 80045ee:	f04f 0c00 	mov.w	ip, #0
 80045f2:	46d9      	mov	r9, fp
 80045f4:	46e2      	mov	sl, ip
 80045f6:	eb19 0309 	adds.w	r3, r9, r9
 80045fa:	eb4a 040a 	adc.w	r4, sl, sl
 80045fe:	4699      	mov	r9, r3
 8004600:	46a2      	mov	sl, r4
 8004602:	eb19 090b 	adds.w	r9, r9, fp
 8004606:	eb4a 0a0c 	adc.w	sl, sl, ip
 800460a:	f04f 0100 	mov.w	r1, #0
 800460e:	f04f 0200 	mov.w	r2, #0
 8004612:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004616:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800461a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800461e:	4689      	mov	r9, r1
 8004620:	4692      	mov	sl, r2
 8004622:	eb1b 0509 	adds.w	r5, fp, r9
 8004626:	eb4c 060a 	adc.w	r6, ip, sl
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	4619      	mov	r1, r3
 8004630:	f04f 0200 	mov.w	r2, #0
 8004634:	f04f 0300 	mov.w	r3, #0
 8004638:	f04f 0400 	mov.w	r4, #0
 800463c:	0094      	lsls	r4, r2, #2
 800463e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004642:	008b      	lsls	r3, r1, #2
 8004644:	461a      	mov	r2, r3
 8004646:	4623      	mov	r3, r4
 8004648:	4628      	mov	r0, r5
 800464a:	4631      	mov	r1, r6
 800464c:	f7fc faae 	bl	8000bac <__aeabi_uldivmod>
 8004650:	4603      	mov	r3, r0
 8004652:	460c      	mov	r4, r1
 8004654:	461a      	mov	r2, r3
 8004656:	4b77      	ldr	r3, [pc, #476]	; (8004834 <UART_SetConfig+0x6f4>)
 8004658:	fba3 1302 	umull	r1, r3, r3, r2
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	2164      	movs	r1, #100	; 0x64
 8004660:	fb01 f303 	mul.w	r3, r1, r3
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	3332      	adds	r3, #50	; 0x32
 800466a:	4a72      	ldr	r2, [pc, #456]	; (8004834 <UART_SetConfig+0x6f4>)
 800466c:	fba2 2303 	umull	r2, r3, r2, r3
 8004670:	095b      	lsrs	r3, r3, #5
 8004672:	f003 020f 	and.w	r2, r3, #15
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4442      	add	r2, r8
 800467c:	609a      	str	r2, [r3, #8]
 800467e:	e0d0      	b.n	8004822 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004680:	f7ff fa22 	bl	8003ac8 <HAL_RCC_GetPCLK1Freq>
 8004684:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	469a      	mov	sl, r3
 800468a:	f04f 0b00 	mov.w	fp, #0
 800468e:	46d0      	mov	r8, sl
 8004690:	46d9      	mov	r9, fp
 8004692:	eb18 0308 	adds.w	r3, r8, r8
 8004696:	eb49 0409 	adc.w	r4, r9, r9
 800469a:	4698      	mov	r8, r3
 800469c:	46a1      	mov	r9, r4
 800469e:	eb18 080a 	adds.w	r8, r8, sl
 80046a2:	eb49 090b 	adc.w	r9, r9, fp
 80046a6:	f04f 0100 	mov.w	r1, #0
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80046b2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80046b6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80046ba:	4688      	mov	r8, r1
 80046bc:	4691      	mov	r9, r2
 80046be:	eb1a 0508 	adds.w	r5, sl, r8
 80046c2:	eb4b 0609 	adc.w	r6, fp, r9
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	4619      	mov	r1, r3
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	f04f 0400 	mov.w	r4, #0
 80046d8:	0094      	lsls	r4, r2, #2
 80046da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80046de:	008b      	lsls	r3, r1, #2
 80046e0:	461a      	mov	r2, r3
 80046e2:	4623      	mov	r3, r4
 80046e4:	4628      	mov	r0, r5
 80046e6:	4631      	mov	r1, r6
 80046e8:	f7fc fa60 	bl	8000bac <__aeabi_uldivmod>
 80046ec:	4603      	mov	r3, r0
 80046ee:	460c      	mov	r4, r1
 80046f0:	461a      	mov	r2, r3
 80046f2:	4b50      	ldr	r3, [pc, #320]	; (8004834 <UART_SetConfig+0x6f4>)
 80046f4:	fba3 2302 	umull	r2, r3, r3, r2
 80046f8:	095b      	lsrs	r3, r3, #5
 80046fa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	469b      	mov	fp, r3
 8004702:	f04f 0c00 	mov.w	ip, #0
 8004706:	46d9      	mov	r9, fp
 8004708:	46e2      	mov	sl, ip
 800470a:	eb19 0309 	adds.w	r3, r9, r9
 800470e:	eb4a 040a 	adc.w	r4, sl, sl
 8004712:	4699      	mov	r9, r3
 8004714:	46a2      	mov	sl, r4
 8004716:	eb19 090b 	adds.w	r9, r9, fp
 800471a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800471e:	f04f 0100 	mov.w	r1, #0
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800472a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800472e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004732:	4689      	mov	r9, r1
 8004734:	4692      	mov	sl, r2
 8004736:	eb1b 0509 	adds.w	r5, fp, r9
 800473a:	eb4c 060a 	adc.w	r6, ip, sl
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	4619      	mov	r1, r3
 8004744:	f04f 0200 	mov.w	r2, #0
 8004748:	f04f 0300 	mov.w	r3, #0
 800474c:	f04f 0400 	mov.w	r4, #0
 8004750:	0094      	lsls	r4, r2, #2
 8004752:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004756:	008b      	lsls	r3, r1, #2
 8004758:	461a      	mov	r2, r3
 800475a:	4623      	mov	r3, r4
 800475c:	4628      	mov	r0, r5
 800475e:	4631      	mov	r1, r6
 8004760:	f7fc fa24 	bl	8000bac <__aeabi_uldivmod>
 8004764:	4603      	mov	r3, r0
 8004766:	460c      	mov	r4, r1
 8004768:	461a      	mov	r2, r3
 800476a:	4b32      	ldr	r3, [pc, #200]	; (8004834 <UART_SetConfig+0x6f4>)
 800476c:	fba3 1302 	umull	r1, r3, r3, r2
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	2164      	movs	r1, #100	; 0x64
 8004774:	fb01 f303 	mul.w	r3, r1, r3
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	011b      	lsls	r3, r3, #4
 800477c:	3332      	adds	r3, #50	; 0x32
 800477e:	4a2d      	ldr	r2, [pc, #180]	; (8004834 <UART_SetConfig+0x6f4>)
 8004780:	fba2 2303 	umull	r2, r3, r2, r3
 8004784:	095b      	lsrs	r3, r3, #5
 8004786:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800478a:	4498      	add	r8, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	469b      	mov	fp, r3
 8004790:	f04f 0c00 	mov.w	ip, #0
 8004794:	46d9      	mov	r9, fp
 8004796:	46e2      	mov	sl, ip
 8004798:	eb19 0309 	adds.w	r3, r9, r9
 800479c:	eb4a 040a 	adc.w	r4, sl, sl
 80047a0:	4699      	mov	r9, r3
 80047a2:	46a2      	mov	sl, r4
 80047a4:	eb19 090b 	adds.w	r9, r9, fp
 80047a8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80047ac:	f04f 0100 	mov.w	r1, #0
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80047bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80047c0:	4689      	mov	r9, r1
 80047c2:	4692      	mov	sl, r2
 80047c4:	eb1b 0509 	adds.w	r5, fp, r9
 80047c8:	eb4c 060a 	adc.w	r6, ip, sl
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	4619      	mov	r1, r3
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	f04f 0400 	mov.w	r4, #0
 80047de:	0094      	lsls	r4, r2, #2
 80047e0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80047e4:	008b      	lsls	r3, r1, #2
 80047e6:	461a      	mov	r2, r3
 80047e8:	4623      	mov	r3, r4
 80047ea:	4628      	mov	r0, r5
 80047ec:	4631      	mov	r1, r6
 80047ee:	f7fc f9dd 	bl	8000bac <__aeabi_uldivmod>
 80047f2:	4603      	mov	r3, r0
 80047f4:	460c      	mov	r4, r1
 80047f6:	461a      	mov	r2, r3
 80047f8:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <UART_SetConfig+0x6f4>)
 80047fa:	fba3 1302 	umull	r1, r3, r3, r2
 80047fe:	095b      	lsrs	r3, r3, #5
 8004800:	2164      	movs	r1, #100	; 0x64
 8004802:	fb01 f303 	mul.w	r3, r1, r3
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	3332      	adds	r3, #50	; 0x32
 800480c:	4a09      	ldr	r2, [pc, #36]	; (8004834 <UART_SetConfig+0x6f4>)
 800480e:	fba2 2303 	umull	r2, r3, r2, r3
 8004812:	095b      	lsrs	r3, r3, #5
 8004814:	f003 020f 	and.w	r2, r3, #15
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4442      	add	r2, r8
 800481e:	609a      	str	r2, [r3, #8]
}
 8004820:	e7ff      	b.n	8004822 <UART_SetConfig+0x6e2>
 8004822:	bf00      	nop
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800482c:	40011000 	.word	0x40011000
 8004830:	40011400 	.word	0x40011400
 8004834:	51eb851f 	.word	0x51eb851f

08004838 <__errno>:
 8004838:	4b01      	ldr	r3, [pc, #4]	; (8004840 <__errno+0x8>)
 800483a:	6818      	ldr	r0, [r3, #0]
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	20000010 	.word	0x20000010

08004844 <__libc_init_array>:
 8004844:	b570      	push	{r4, r5, r6, lr}
 8004846:	4e0d      	ldr	r6, [pc, #52]	; (800487c <__libc_init_array+0x38>)
 8004848:	4c0d      	ldr	r4, [pc, #52]	; (8004880 <__libc_init_array+0x3c>)
 800484a:	1ba4      	subs	r4, r4, r6
 800484c:	10a4      	asrs	r4, r4, #2
 800484e:	2500      	movs	r5, #0
 8004850:	42a5      	cmp	r5, r4
 8004852:	d109      	bne.n	8004868 <__libc_init_array+0x24>
 8004854:	4e0b      	ldr	r6, [pc, #44]	; (8004884 <__libc_init_array+0x40>)
 8004856:	4c0c      	ldr	r4, [pc, #48]	; (8004888 <__libc_init_array+0x44>)
 8004858:	f001 fc3c 	bl	80060d4 <_init>
 800485c:	1ba4      	subs	r4, r4, r6
 800485e:	10a4      	asrs	r4, r4, #2
 8004860:	2500      	movs	r5, #0
 8004862:	42a5      	cmp	r5, r4
 8004864:	d105      	bne.n	8004872 <__libc_init_array+0x2e>
 8004866:	bd70      	pop	{r4, r5, r6, pc}
 8004868:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800486c:	4798      	blx	r3
 800486e:	3501      	adds	r5, #1
 8004870:	e7ee      	b.n	8004850 <__libc_init_array+0xc>
 8004872:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004876:	4798      	blx	r3
 8004878:	3501      	adds	r5, #1
 800487a:	e7f2      	b.n	8004862 <__libc_init_array+0x1e>
 800487c:	08006368 	.word	0x08006368
 8004880:	08006368 	.word	0x08006368
 8004884:	08006368 	.word	0x08006368
 8004888:	0800636c 	.word	0x0800636c

0800488c <memcpy>:
 800488c:	b510      	push	{r4, lr}
 800488e:	1e43      	subs	r3, r0, #1
 8004890:	440a      	add	r2, r1
 8004892:	4291      	cmp	r1, r2
 8004894:	d100      	bne.n	8004898 <memcpy+0xc>
 8004896:	bd10      	pop	{r4, pc}
 8004898:	f811 4b01 	ldrb.w	r4, [r1], #1
 800489c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048a0:	e7f7      	b.n	8004892 <memcpy+0x6>

080048a2 <memset>:
 80048a2:	4402      	add	r2, r0
 80048a4:	4603      	mov	r3, r0
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d100      	bne.n	80048ac <memset+0xa>
 80048aa:	4770      	bx	lr
 80048ac:	f803 1b01 	strb.w	r1, [r3], #1
 80048b0:	e7f9      	b.n	80048a6 <memset+0x4>
	...

080048b4 <_vsiprintf_r>:
 80048b4:	b500      	push	{lr}
 80048b6:	b09b      	sub	sp, #108	; 0x6c
 80048b8:	9100      	str	r1, [sp, #0]
 80048ba:	9104      	str	r1, [sp, #16]
 80048bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048c0:	9105      	str	r1, [sp, #20]
 80048c2:	9102      	str	r1, [sp, #8]
 80048c4:	4905      	ldr	r1, [pc, #20]	; (80048dc <_vsiprintf_r+0x28>)
 80048c6:	9103      	str	r1, [sp, #12]
 80048c8:	4669      	mov	r1, sp
 80048ca:	f000 f86d 	bl	80049a8 <_svfiprintf_r>
 80048ce:	9b00      	ldr	r3, [sp, #0]
 80048d0:	2200      	movs	r2, #0
 80048d2:	701a      	strb	r2, [r3, #0]
 80048d4:	b01b      	add	sp, #108	; 0x6c
 80048d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80048da:	bf00      	nop
 80048dc:	ffff0208 	.word	0xffff0208

080048e0 <vsiprintf>:
 80048e0:	4613      	mov	r3, r2
 80048e2:	460a      	mov	r2, r1
 80048e4:	4601      	mov	r1, r0
 80048e6:	4802      	ldr	r0, [pc, #8]	; (80048f0 <vsiprintf+0x10>)
 80048e8:	6800      	ldr	r0, [r0, #0]
 80048ea:	f7ff bfe3 	b.w	80048b4 <_vsiprintf_r>
 80048ee:	bf00      	nop
 80048f0:	20000010 	.word	0x20000010

080048f4 <__ssputs_r>:
 80048f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048f8:	688e      	ldr	r6, [r1, #8]
 80048fa:	429e      	cmp	r6, r3
 80048fc:	4682      	mov	sl, r0
 80048fe:	460c      	mov	r4, r1
 8004900:	4690      	mov	r8, r2
 8004902:	4699      	mov	r9, r3
 8004904:	d837      	bhi.n	8004976 <__ssputs_r+0x82>
 8004906:	898a      	ldrh	r2, [r1, #12]
 8004908:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800490c:	d031      	beq.n	8004972 <__ssputs_r+0x7e>
 800490e:	6825      	ldr	r5, [r4, #0]
 8004910:	6909      	ldr	r1, [r1, #16]
 8004912:	1a6f      	subs	r7, r5, r1
 8004914:	6965      	ldr	r5, [r4, #20]
 8004916:	2302      	movs	r3, #2
 8004918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800491c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004920:	f109 0301 	add.w	r3, r9, #1
 8004924:	443b      	add	r3, r7
 8004926:	429d      	cmp	r5, r3
 8004928:	bf38      	it	cc
 800492a:	461d      	movcc	r5, r3
 800492c:	0553      	lsls	r3, r2, #21
 800492e:	d530      	bpl.n	8004992 <__ssputs_r+0x9e>
 8004930:	4629      	mov	r1, r5
 8004932:	f000 fb21 	bl	8004f78 <_malloc_r>
 8004936:	4606      	mov	r6, r0
 8004938:	b950      	cbnz	r0, 8004950 <__ssputs_r+0x5c>
 800493a:	230c      	movs	r3, #12
 800493c:	f8ca 3000 	str.w	r3, [sl]
 8004940:	89a3      	ldrh	r3, [r4, #12]
 8004942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004946:	81a3      	strh	r3, [r4, #12]
 8004948:	f04f 30ff 	mov.w	r0, #4294967295
 800494c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004950:	463a      	mov	r2, r7
 8004952:	6921      	ldr	r1, [r4, #16]
 8004954:	f7ff ff9a 	bl	800488c <memcpy>
 8004958:	89a3      	ldrh	r3, [r4, #12]
 800495a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800495e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004962:	81a3      	strh	r3, [r4, #12]
 8004964:	6126      	str	r6, [r4, #16]
 8004966:	6165      	str	r5, [r4, #20]
 8004968:	443e      	add	r6, r7
 800496a:	1bed      	subs	r5, r5, r7
 800496c:	6026      	str	r6, [r4, #0]
 800496e:	60a5      	str	r5, [r4, #8]
 8004970:	464e      	mov	r6, r9
 8004972:	454e      	cmp	r6, r9
 8004974:	d900      	bls.n	8004978 <__ssputs_r+0x84>
 8004976:	464e      	mov	r6, r9
 8004978:	4632      	mov	r2, r6
 800497a:	4641      	mov	r1, r8
 800497c:	6820      	ldr	r0, [r4, #0]
 800497e:	f000 fa93 	bl	8004ea8 <memmove>
 8004982:	68a3      	ldr	r3, [r4, #8]
 8004984:	1b9b      	subs	r3, r3, r6
 8004986:	60a3      	str	r3, [r4, #8]
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	441e      	add	r6, r3
 800498c:	6026      	str	r6, [r4, #0]
 800498e:	2000      	movs	r0, #0
 8004990:	e7dc      	b.n	800494c <__ssputs_r+0x58>
 8004992:	462a      	mov	r2, r5
 8004994:	f000 fb4a 	bl	800502c <_realloc_r>
 8004998:	4606      	mov	r6, r0
 800499a:	2800      	cmp	r0, #0
 800499c:	d1e2      	bne.n	8004964 <__ssputs_r+0x70>
 800499e:	6921      	ldr	r1, [r4, #16]
 80049a0:	4650      	mov	r0, sl
 80049a2:	f000 fa9b 	bl	8004edc <_free_r>
 80049a6:	e7c8      	b.n	800493a <__ssputs_r+0x46>

080049a8 <_svfiprintf_r>:
 80049a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ac:	461d      	mov	r5, r3
 80049ae:	898b      	ldrh	r3, [r1, #12]
 80049b0:	061f      	lsls	r7, r3, #24
 80049b2:	b09d      	sub	sp, #116	; 0x74
 80049b4:	4680      	mov	r8, r0
 80049b6:	460c      	mov	r4, r1
 80049b8:	4616      	mov	r6, r2
 80049ba:	d50f      	bpl.n	80049dc <_svfiprintf_r+0x34>
 80049bc:	690b      	ldr	r3, [r1, #16]
 80049be:	b96b      	cbnz	r3, 80049dc <_svfiprintf_r+0x34>
 80049c0:	2140      	movs	r1, #64	; 0x40
 80049c2:	f000 fad9 	bl	8004f78 <_malloc_r>
 80049c6:	6020      	str	r0, [r4, #0]
 80049c8:	6120      	str	r0, [r4, #16]
 80049ca:	b928      	cbnz	r0, 80049d8 <_svfiprintf_r+0x30>
 80049cc:	230c      	movs	r3, #12
 80049ce:	f8c8 3000 	str.w	r3, [r8]
 80049d2:	f04f 30ff 	mov.w	r0, #4294967295
 80049d6:	e0c8      	b.n	8004b6a <_svfiprintf_r+0x1c2>
 80049d8:	2340      	movs	r3, #64	; 0x40
 80049da:	6163      	str	r3, [r4, #20]
 80049dc:	2300      	movs	r3, #0
 80049de:	9309      	str	r3, [sp, #36]	; 0x24
 80049e0:	2320      	movs	r3, #32
 80049e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049e6:	2330      	movs	r3, #48	; 0x30
 80049e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049ec:	9503      	str	r5, [sp, #12]
 80049ee:	f04f 0b01 	mov.w	fp, #1
 80049f2:	4637      	mov	r7, r6
 80049f4:	463d      	mov	r5, r7
 80049f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80049fa:	b10b      	cbz	r3, 8004a00 <_svfiprintf_r+0x58>
 80049fc:	2b25      	cmp	r3, #37	; 0x25
 80049fe:	d13e      	bne.n	8004a7e <_svfiprintf_r+0xd6>
 8004a00:	ebb7 0a06 	subs.w	sl, r7, r6
 8004a04:	d00b      	beq.n	8004a1e <_svfiprintf_r+0x76>
 8004a06:	4653      	mov	r3, sl
 8004a08:	4632      	mov	r2, r6
 8004a0a:	4621      	mov	r1, r4
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	f7ff ff71 	bl	80048f4 <__ssputs_r>
 8004a12:	3001      	adds	r0, #1
 8004a14:	f000 80a4 	beq.w	8004b60 <_svfiprintf_r+0x1b8>
 8004a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a1a:	4453      	add	r3, sl
 8004a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8004a1e:	783b      	ldrb	r3, [r7, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 809d 	beq.w	8004b60 <_svfiprintf_r+0x1b8>
 8004a26:	2300      	movs	r3, #0
 8004a28:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a30:	9304      	str	r3, [sp, #16]
 8004a32:	9307      	str	r3, [sp, #28]
 8004a34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a38:	931a      	str	r3, [sp, #104]	; 0x68
 8004a3a:	462f      	mov	r7, r5
 8004a3c:	2205      	movs	r2, #5
 8004a3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004a42:	4850      	ldr	r0, [pc, #320]	; (8004b84 <_svfiprintf_r+0x1dc>)
 8004a44:	f7fb fbe4 	bl	8000210 <memchr>
 8004a48:	9b04      	ldr	r3, [sp, #16]
 8004a4a:	b9d0      	cbnz	r0, 8004a82 <_svfiprintf_r+0xda>
 8004a4c:	06d9      	lsls	r1, r3, #27
 8004a4e:	bf44      	itt	mi
 8004a50:	2220      	movmi	r2, #32
 8004a52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a56:	071a      	lsls	r2, r3, #28
 8004a58:	bf44      	itt	mi
 8004a5a:	222b      	movmi	r2, #43	; 0x2b
 8004a5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a60:	782a      	ldrb	r2, [r5, #0]
 8004a62:	2a2a      	cmp	r2, #42	; 0x2a
 8004a64:	d015      	beq.n	8004a92 <_svfiprintf_r+0xea>
 8004a66:	9a07      	ldr	r2, [sp, #28]
 8004a68:	462f      	mov	r7, r5
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	250a      	movs	r5, #10
 8004a6e:	4639      	mov	r1, r7
 8004a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a74:	3b30      	subs	r3, #48	; 0x30
 8004a76:	2b09      	cmp	r3, #9
 8004a78:	d94d      	bls.n	8004b16 <_svfiprintf_r+0x16e>
 8004a7a:	b1b8      	cbz	r0, 8004aac <_svfiprintf_r+0x104>
 8004a7c:	e00f      	b.n	8004a9e <_svfiprintf_r+0xf6>
 8004a7e:	462f      	mov	r7, r5
 8004a80:	e7b8      	b.n	80049f4 <_svfiprintf_r+0x4c>
 8004a82:	4a40      	ldr	r2, [pc, #256]	; (8004b84 <_svfiprintf_r+0x1dc>)
 8004a84:	1a80      	subs	r0, r0, r2
 8004a86:	fa0b f000 	lsl.w	r0, fp, r0
 8004a8a:	4318      	orrs	r0, r3
 8004a8c:	9004      	str	r0, [sp, #16]
 8004a8e:	463d      	mov	r5, r7
 8004a90:	e7d3      	b.n	8004a3a <_svfiprintf_r+0x92>
 8004a92:	9a03      	ldr	r2, [sp, #12]
 8004a94:	1d11      	adds	r1, r2, #4
 8004a96:	6812      	ldr	r2, [r2, #0]
 8004a98:	9103      	str	r1, [sp, #12]
 8004a9a:	2a00      	cmp	r2, #0
 8004a9c:	db01      	blt.n	8004aa2 <_svfiprintf_r+0xfa>
 8004a9e:	9207      	str	r2, [sp, #28]
 8004aa0:	e004      	b.n	8004aac <_svfiprintf_r+0x104>
 8004aa2:	4252      	negs	r2, r2
 8004aa4:	f043 0302 	orr.w	r3, r3, #2
 8004aa8:	9207      	str	r2, [sp, #28]
 8004aaa:	9304      	str	r3, [sp, #16]
 8004aac:	783b      	ldrb	r3, [r7, #0]
 8004aae:	2b2e      	cmp	r3, #46	; 0x2e
 8004ab0:	d10c      	bne.n	8004acc <_svfiprintf_r+0x124>
 8004ab2:	787b      	ldrb	r3, [r7, #1]
 8004ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8004ab6:	d133      	bne.n	8004b20 <_svfiprintf_r+0x178>
 8004ab8:	9b03      	ldr	r3, [sp, #12]
 8004aba:	1d1a      	adds	r2, r3, #4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	9203      	str	r2, [sp, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	bfb8      	it	lt
 8004ac4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ac8:	3702      	adds	r7, #2
 8004aca:	9305      	str	r3, [sp, #20]
 8004acc:	4d2e      	ldr	r5, [pc, #184]	; (8004b88 <_svfiprintf_r+0x1e0>)
 8004ace:	7839      	ldrb	r1, [r7, #0]
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	f7fb fb9c 	bl	8000210 <memchr>
 8004ad8:	b138      	cbz	r0, 8004aea <_svfiprintf_r+0x142>
 8004ada:	2340      	movs	r3, #64	; 0x40
 8004adc:	1b40      	subs	r0, r0, r5
 8004ade:	fa03 f000 	lsl.w	r0, r3, r0
 8004ae2:	9b04      	ldr	r3, [sp, #16]
 8004ae4:	4303      	orrs	r3, r0
 8004ae6:	3701      	adds	r7, #1
 8004ae8:	9304      	str	r3, [sp, #16]
 8004aea:	7839      	ldrb	r1, [r7, #0]
 8004aec:	4827      	ldr	r0, [pc, #156]	; (8004b8c <_svfiprintf_r+0x1e4>)
 8004aee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004af2:	2206      	movs	r2, #6
 8004af4:	1c7e      	adds	r6, r7, #1
 8004af6:	f7fb fb8b 	bl	8000210 <memchr>
 8004afa:	2800      	cmp	r0, #0
 8004afc:	d038      	beq.n	8004b70 <_svfiprintf_r+0x1c8>
 8004afe:	4b24      	ldr	r3, [pc, #144]	; (8004b90 <_svfiprintf_r+0x1e8>)
 8004b00:	bb13      	cbnz	r3, 8004b48 <_svfiprintf_r+0x1a0>
 8004b02:	9b03      	ldr	r3, [sp, #12]
 8004b04:	3307      	adds	r3, #7
 8004b06:	f023 0307 	bic.w	r3, r3, #7
 8004b0a:	3308      	adds	r3, #8
 8004b0c:	9303      	str	r3, [sp, #12]
 8004b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b10:	444b      	add	r3, r9
 8004b12:	9309      	str	r3, [sp, #36]	; 0x24
 8004b14:	e76d      	b.n	80049f2 <_svfiprintf_r+0x4a>
 8004b16:	fb05 3202 	mla	r2, r5, r2, r3
 8004b1a:	2001      	movs	r0, #1
 8004b1c:	460f      	mov	r7, r1
 8004b1e:	e7a6      	b.n	8004a6e <_svfiprintf_r+0xc6>
 8004b20:	2300      	movs	r3, #0
 8004b22:	3701      	adds	r7, #1
 8004b24:	9305      	str	r3, [sp, #20]
 8004b26:	4619      	mov	r1, r3
 8004b28:	250a      	movs	r5, #10
 8004b2a:	4638      	mov	r0, r7
 8004b2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b30:	3a30      	subs	r2, #48	; 0x30
 8004b32:	2a09      	cmp	r2, #9
 8004b34:	d903      	bls.n	8004b3e <_svfiprintf_r+0x196>
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0c8      	beq.n	8004acc <_svfiprintf_r+0x124>
 8004b3a:	9105      	str	r1, [sp, #20]
 8004b3c:	e7c6      	b.n	8004acc <_svfiprintf_r+0x124>
 8004b3e:	fb05 2101 	mla	r1, r5, r1, r2
 8004b42:	2301      	movs	r3, #1
 8004b44:	4607      	mov	r7, r0
 8004b46:	e7f0      	b.n	8004b2a <_svfiprintf_r+0x182>
 8004b48:	ab03      	add	r3, sp, #12
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	4622      	mov	r2, r4
 8004b4e:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <_svfiprintf_r+0x1ec>)
 8004b50:	a904      	add	r1, sp, #16
 8004b52:	4640      	mov	r0, r8
 8004b54:	f3af 8000 	nop.w
 8004b58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004b5c:	4681      	mov	r9, r0
 8004b5e:	d1d6      	bne.n	8004b0e <_svfiprintf_r+0x166>
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	065b      	lsls	r3, r3, #25
 8004b64:	f53f af35 	bmi.w	80049d2 <_svfiprintf_r+0x2a>
 8004b68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b6a:	b01d      	add	sp, #116	; 0x74
 8004b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b70:	ab03      	add	r3, sp, #12
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	4622      	mov	r2, r4
 8004b76:	4b07      	ldr	r3, [pc, #28]	; (8004b94 <_svfiprintf_r+0x1ec>)
 8004b78:	a904      	add	r1, sp, #16
 8004b7a:	4640      	mov	r0, r8
 8004b7c:	f000 f882 	bl	8004c84 <_printf_i>
 8004b80:	e7ea      	b.n	8004b58 <_svfiprintf_r+0x1b0>
 8004b82:	bf00      	nop
 8004b84:	08006150 	.word	0x08006150
 8004b88:	08006156 	.word	0x08006156
 8004b8c:	0800615a 	.word	0x0800615a
 8004b90:	00000000 	.word	0x00000000
 8004b94:	080048f5 	.word	0x080048f5

08004b98 <_printf_common>:
 8004b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b9c:	4691      	mov	r9, r2
 8004b9e:	461f      	mov	r7, r3
 8004ba0:	688a      	ldr	r2, [r1, #8]
 8004ba2:	690b      	ldr	r3, [r1, #16]
 8004ba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	bfb8      	it	lt
 8004bac:	4613      	movlt	r3, r2
 8004bae:	f8c9 3000 	str.w	r3, [r9]
 8004bb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	460c      	mov	r4, r1
 8004bba:	b112      	cbz	r2, 8004bc2 <_printf_common+0x2a>
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	f8c9 3000 	str.w	r3, [r9]
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	0699      	lsls	r1, r3, #26
 8004bc6:	bf42      	ittt	mi
 8004bc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004bcc:	3302      	addmi	r3, #2
 8004bce:	f8c9 3000 	strmi.w	r3, [r9]
 8004bd2:	6825      	ldr	r5, [r4, #0]
 8004bd4:	f015 0506 	ands.w	r5, r5, #6
 8004bd8:	d107      	bne.n	8004bea <_printf_common+0x52>
 8004bda:	f104 0a19 	add.w	sl, r4, #25
 8004bde:	68e3      	ldr	r3, [r4, #12]
 8004be0:	f8d9 2000 	ldr.w	r2, [r9]
 8004be4:	1a9b      	subs	r3, r3, r2
 8004be6:	42ab      	cmp	r3, r5
 8004be8:	dc28      	bgt.n	8004c3c <_printf_common+0xa4>
 8004bea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004bee:	6822      	ldr	r2, [r4, #0]
 8004bf0:	3300      	adds	r3, #0
 8004bf2:	bf18      	it	ne
 8004bf4:	2301      	movne	r3, #1
 8004bf6:	0692      	lsls	r2, r2, #26
 8004bf8:	d42d      	bmi.n	8004c56 <_printf_common+0xbe>
 8004bfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004bfe:	4639      	mov	r1, r7
 8004c00:	4630      	mov	r0, r6
 8004c02:	47c0      	blx	r8
 8004c04:	3001      	adds	r0, #1
 8004c06:	d020      	beq.n	8004c4a <_printf_common+0xb2>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	68e5      	ldr	r5, [r4, #12]
 8004c0c:	f8d9 2000 	ldr.w	r2, [r9]
 8004c10:	f003 0306 	and.w	r3, r3, #6
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	bf08      	it	eq
 8004c18:	1aad      	subeq	r5, r5, r2
 8004c1a:	68a3      	ldr	r3, [r4, #8]
 8004c1c:	6922      	ldr	r2, [r4, #16]
 8004c1e:	bf0c      	ite	eq
 8004c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c24:	2500      	movne	r5, #0
 8004c26:	4293      	cmp	r3, r2
 8004c28:	bfc4      	itt	gt
 8004c2a:	1a9b      	subgt	r3, r3, r2
 8004c2c:	18ed      	addgt	r5, r5, r3
 8004c2e:	f04f 0900 	mov.w	r9, #0
 8004c32:	341a      	adds	r4, #26
 8004c34:	454d      	cmp	r5, r9
 8004c36:	d11a      	bne.n	8004c6e <_printf_common+0xd6>
 8004c38:	2000      	movs	r0, #0
 8004c3a:	e008      	b.n	8004c4e <_printf_common+0xb6>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	4652      	mov	r2, sl
 8004c40:	4639      	mov	r1, r7
 8004c42:	4630      	mov	r0, r6
 8004c44:	47c0      	blx	r8
 8004c46:	3001      	adds	r0, #1
 8004c48:	d103      	bne.n	8004c52 <_printf_common+0xba>
 8004c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c52:	3501      	adds	r5, #1
 8004c54:	e7c3      	b.n	8004bde <_printf_common+0x46>
 8004c56:	18e1      	adds	r1, r4, r3
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	2030      	movs	r0, #48	; 0x30
 8004c5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c60:	4422      	add	r2, r4
 8004c62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c6a:	3302      	adds	r3, #2
 8004c6c:	e7c5      	b.n	8004bfa <_printf_common+0x62>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	4622      	mov	r2, r4
 8004c72:	4639      	mov	r1, r7
 8004c74:	4630      	mov	r0, r6
 8004c76:	47c0      	blx	r8
 8004c78:	3001      	adds	r0, #1
 8004c7a:	d0e6      	beq.n	8004c4a <_printf_common+0xb2>
 8004c7c:	f109 0901 	add.w	r9, r9, #1
 8004c80:	e7d8      	b.n	8004c34 <_printf_common+0x9c>
	...

08004c84 <_printf_i>:
 8004c84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c88:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c8c:	460c      	mov	r4, r1
 8004c8e:	7e09      	ldrb	r1, [r1, #24]
 8004c90:	b085      	sub	sp, #20
 8004c92:	296e      	cmp	r1, #110	; 0x6e
 8004c94:	4617      	mov	r7, r2
 8004c96:	4606      	mov	r6, r0
 8004c98:	4698      	mov	r8, r3
 8004c9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c9c:	f000 80b3 	beq.w	8004e06 <_printf_i+0x182>
 8004ca0:	d822      	bhi.n	8004ce8 <_printf_i+0x64>
 8004ca2:	2963      	cmp	r1, #99	; 0x63
 8004ca4:	d036      	beq.n	8004d14 <_printf_i+0x90>
 8004ca6:	d80a      	bhi.n	8004cbe <_printf_i+0x3a>
 8004ca8:	2900      	cmp	r1, #0
 8004caa:	f000 80b9 	beq.w	8004e20 <_printf_i+0x19c>
 8004cae:	2958      	cmp	r1, #88	; 0x58
 8004cb0:	f000 8083 	beq.w	8004dba <_printf_i+0x136>
 8004cb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cb8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004cbc:	e032      	b.n	8004d24 <_printf_i+0xa0>
 8004cbe:	2964      	cmp	r1, #100	; 0x64
 8004cc0:	d001      	beq.n	8004cc6 <_printf_i+0x42>
 8004cc2:	2969      	cmp	r1, #105	; 0x69
 8004cc4:	d1f6      	bne.n	8004cb4 <_printf_i+0x30>
 8004cc6:	6820      	ldr	r0, [r4, #0]
 8004cc8:	6813      	ldr	r3, [r2, #0]
 8004cca:	0605      	lsls	r5, r0, #24
 8004ccc:	f103 0104 	add.w	r1, r3, #4
 8004cd0:	d52a      	bpl.n	8004d28 <_printf_i+0xa4>
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6011      	str	r1, [r2, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	da03      	bge.n	8004ce2 <_printf_i+0x5e>
 8004cda:	222d      	movs	r2, #45	; 0x2d
 8004cdc:	425b      	negs	r3, r3
 8004cde:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ce2:	486f      	ldr	r0, [pc, #444]	; (8004ea0 <_printf_i+0x21c>)
 8004ce4:	220a      	movs	r2, #10
 8004ce6:	e039      	b.n	8004d5c <_printf_i+0xd8>
 8004ce8:	2973      	cmp	r1, #115	; 0x73
 8004cea:	f000 809d 	beq.w	8004e28 <_printf_i+0x1a4>
 8004cee:	d808      	bhi.n	8004d02 <_printf_i+0x7e>
 8004cf0:	296f      	cmp	r1, #111	; 0x6f
 8004cf2:	d020      	beq.n	8004d36 <_printf_i+0xb2>
 8004cf4:	2970      	cmp	r1, #112	; 0x70
 8004cf6:	d1dd      	bne.n	8004cb4 <_printf_i+0x30>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	f043 0320 	orr.w	r3, r3, #32
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	e003      	b.n	8004d0a <_printf_i+0x86>
 8004d02:	2975      	cmp	r1, #117	; 0x75
 8004d04:	d017      	beq.n	8004d36 <_printf_i+0xb2>
 8004d06:	2978      	cmp	r1, #120	; 0x78
 8004d08:	d1d4      	bne.n	8004cb4 <_printf_i+0x30>
 8004d0a:	2378      	movs	r3, #120	; 0x78
 8004d0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d10:	4864      	ldr	r0, [pc, #400]	; (8004ea4 <_printf_i+0x220>)
 8004d12:	e055      	b.n	8004dc0 <_printf_i+0x13c>
 8004d14:	6813      	ldr	r3, [r2, #0]
 8004d16:	1d19      	adds	r1, r3, #4
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6011      	str	r1, [r2, #0]
 8004d1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d24:	2301      	movs	r3, #1
 8004d26:	e08c      	b.n	8004e42 <_printf_i+0x1be>
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6011      	str	r1, [r2, #0]
 8004d2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d30:	bf18      	it	ne
 8004d32:	b21b      	sxthne	r3, r3
 8004d34:	e7cf      	b.n	8004cd6 <_printf_i+0x52>
 8004d36:	6813      	ldr	r3, [r2, #0]
 8004d38:	6825      	ldr	r5, [r4, #0]
 8004d3a:	1d18      	adds	r0, r3, #4
 8004d3c:	6010      	str	r0, [r2, #0]
 8004d3e:	0628      	lsls	r0, r5, #24
 8004d40:	d501      	bpl.n	8004d46 <_printf_i+0xc2>
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	e002      	b.n	8004d4c <_printf_i+0xc8>
 8004d46:	0668      	lsls	r0, r5, #25
 8004d48:	d5fb      	bpl.n	8004d42 <_printf_i+0xbe>
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	4854      	ldr	r0, [pc, #336]	; (8004ea0 <_printf_i+0x21c>)
 8004d4e:	296f      	cmp	r1, #111	; 0x6f
 8004d50:	bf14      	ite	ne
 8004d52:	220a      	movne	r2, #10
 8004d54:	2208      	moveq	r2, #8
 8004d56:	2100      	movs	r1, #0
 8004d58:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d5c:	6865      	ldr	r5, [r4, #4]
 8004d5e:	60a5      	str	r5, [r4, #8]
 8004d60:	2d00      	cmp	r5, #0
 8004d62:	f2c0 8095 	blt.w	8004e90 <_printf_i+0x20c>
 8004d66:	6821      	ldr	r1, [r4, #0]
 8004d68:	f021 0104 	bic.w	r1, r1, #4
 8004d6c:	6021      	str	r1, [r4, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d13d      	bne.n	8004dee <_printf_i+0x16a>
 8004d72:	2d00      	cmp	r5, #0
 8004d74:	f040 808e 	bne.w	8004e94 <_printf_i+0x210>
 8004d78:	4665      	mov	r5, ip
 8004d7a:	2a08      	cmp	r2, #8
 8004d7c:	d10b      	bne.n	8004d96 <_printf_i+0x112>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	07db      	lsls	r3, r3, #31
 8004d82:	d508      	bpl.n	8004d96 <_printf_i+0x112>
 8004d84:	6923      	ldr	r3, [r4, #16]
 8004d86:	6862      	ldr	r2, [r4, #4]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	bfde      	ittt	le
 8004d8c:	2330      	movle	r3, #48	; 0x30
 8004d8e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d92:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d96:	ebac 0305 	sub.w	r3, ip, r5
 8004d9a:	6123      	str	r3, [r4, #16]
 8004d9c:	f8cd 8000 	str.w	r8, [sp]
 8004da0:	463b      	mov	r3, r7
 8004da2:	aa03      	add	r2, sp, #12
 8004da4:	4621      	mov	r1, r4
 8004da6:	4630      	mov	r0, r6
 8004da8:	f7ff fef6 	bl	8004b98 <_printf_common>
 8004dac:	3001      	adds	r0, #1
 8004dae:	d14d      	bne.n	8004e4c <_printf_i+0x1c8>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	b005      	add	sp, #20
 8004db6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dba:	4839      	ldr	r0, [pc, #228]	; (8004ea0 <_printf_i+0x21c>)
 8004dbc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004dc0:	6813      	ldr	r3, [r2, #0]
 8004dc2:	6821      	ldr	r1, [r4, #0]
 8004dc4:	1d1d      	adds	r5, r3, #4
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6015      	str	r5, [r2, #0]
 8004dca:	060a      	lsls	r2, r1, #24
 8004dcc:	d50b      	bpl.n	8004de6 <_printf_i+0x162>
 8004dce:	07ca      	lsls	r2, r1, #31
 8004dd0:	bf44      	itt	mi
 8004dd2:	f041 0120 	orrmi.w	r1, r1, #32
 8004dd6:	6021      	strmi	r1, [r4, #0]
 8004dd8:	b91b      	cbnz	r3, 8004de2 <_printf_i+0x15e>
 8004dda:	6822      	ldr	r2, [r4, #0]
 8004ddc:	f022 0220 	bic.w	r2, r2, #32
 8004de0:	6022      	str	r2, [r4, #0]
 8004de2:	2210      	movs	r2, #16
 8004de4:	e7b7      	b.n	8004d56 <_printf_i+0xd2>
 8004de6:	064d      	lsls	r5, r1, #25
 8004de8:	bf48      	it	mi
 8004dea:	b29b      	uxthmi	r3, r3
 8004dec:	e7ef      	b.n	8004dce <_printf_i+0x14a>
 8004dee:	4665      	mov	r5, ip
 8004df0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004df4:	fb02 3311 	mls	r3, r2, r1, r3
 8004df8:	5cc3      	ldrb	r3, [r0, r3]
 8004dfa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004dfe:	460b      	mov	r3, r1
 8004e00:	2900      	cmp	r1, #0
 8004e02:	d1f5      	bne.n	8004df0 <_printf_i+0x16c>
 8004e04:	e7b9      	b.n	8004d7a <_printf_i+0xf6>
 8004e06:	6813      	ldr	r3, [r2, #0]
 8004e08:	6825      	ldr	r5, [r4, #0]
 8004e0a:	6961      	ldr	r1, [r4, #20]
 8004e0c:	1d18      	adds	r0, r3, #4
 8004e0e:	6010      	str	r0, [r2, #0]
 8004e10:	0628      	lsls	r0, r5, #24
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	d501      	bpl.n	8004e1a <_printf_i+0x196>
 8004e16:	6019      	str	r1, [r3, #0]
 8004e18:	e002      	b.n	8004e20 <_printf_i+0x19c>
 8004e1a:	066a      	lsls	r2, r5, #25
 8004e1c:	d5fb      	bpl.n	8004e16 <_printf_i+0x192>
 8004e1e:	8019      	strh	r1, [r3, #0]
 8004e20:	2300      	movs	r3, #0
 8004e22:	6123      	str	r3, [r4, #16]
 8004e24:	4665      	mov	r5, ip
 8004e26:	e7b9      	b.n	8004d9c <_printf_i+0x118>
 8004e28:	6813      	ldr	r3, [r2, #0]
 8004e2a:	1d19      	adds	r1, r3, #4
 8004e2c:	6011      	str	r1, [r2, #0]
 8004e2e:	681d      	ldr	r5, [r3, #0]
 8004e30:	6862      	ldr	r2, [r4, #4]
 8004e32:	2100      	movs	r1, #0
 8004e34:	4628      	mov	r0, r5
 8004e36:	f7fb f9eb 	bl	8000210 <memchr>
 8004e3a:	b108      	cbz	r0, 8004e40 <_printf_i+0x1bc>
 8004e3c:	1b40      	subs	r0, r0, r5
 8004e3e:	6060      	str	r0, [r4, #4]
 8004e40:	6863      	ldr	r3, [r4, #4]
 8004e42:	6123      	str	r3, [r4, #16]
 8004e44:	2300      	movs	r3, #0
 8004e46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e4a:	e7a7      	b.n	8004d9c <_printf_i+0x118>
 8004e4c:	6923      	ldr	r3, [r4, #16]
 8004e4e:	462a      	mov	r2, r5
 8004e50:	4639      	mov	r1, r7
 8004e52:	4630      	mov	r0, r6
 8004e54:	47c0      	blx	r8
 8004e56:	3001      	adds	r0, #1
 8004e58:	d0aa      	beq.n	8004db0 <_printf_i+0x12c>
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	079b      	lsls	r3, r3, #30
 8004e5e:	d413      	bmi.n	8004e88 <_printf_i+0x204>
 8004e60:	68e0      	ldr	r0, [r4, #12]
 8004e62:	9b03      	ldr	r3, [sp, #12]
 8004e64:	4298      	cmp	r0, r3
 8004e66:	bfb8      	it	lt
 8004e68:	4618      	movlt	r0, r3
 8004e6a:	e7a3      	b.n	8004db4 <_printf_i+0x130>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	464a      	mov	r2, r9
 8004e70:	4639      	mov	r1, r7
 8004e72:	4630      	mov	r0, r6
 8004e74:	47c0      	blx	r8
 8004e76:	3001      	adds	r0, #1
 8004e78:	d09a      	beq.n	8004db0 <_printf_i+0x12c>
 8004e7a:	3501      	adds	r5, #1
 8004e7c:	68e3      	ldr	r3, [r4, #12]
 8004e7e:	9a03      	ldr	r2, [sp, #12]
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	42ab      	cmp	r3, r5
 8004e84:	dcf2      	bgt.n	8004e6c <_printf_i+0x1e8>
 8004e86:	e7eb      	b.n	8004e60 <_printf_i+0x1dc>
 8004e88:	2500      	movs	r5, #0
 8004e8a:	f104 0919 	add.w	r9, r4, #25
 8004e8e:	e7f5      	b.n	8004e7c <_printf_i+0x1f8>
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1ac      	bne.n	8004dee <_printf_i+0x16a>
 8004e94:	7803      	ldrb	r3, [r0, #0]
 8004e96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e9e:	e76c      	b.n	8004d7a <_printf_i+0xf6>
 8004ea0:	08006161 	.word	0x08006161
 8004ea4:	08006172 	.word	0x08006172

08004ea8 <memmove>:
 8004ea8:	4288      	cmp	r0, r1
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	eb01 0302 	add.w	r3, r1, r2
 8004eb0:	d807      	bhi.n	8004ec2 <memmove+0x1a>
 8004eb2:	1e42      	subs	r2, r0, #1
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	d00a      	beq.n	8004ece <memmove+0x26>
 8004eb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ebc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004ec0:	e7f8      	b.n	8004eb4 <memmove+0xc>
 8004ec2:	4283      	cmp	r3, r0
 8004ec4:	d9f5      	bls.n	8004eb2 <memmove+0xa>
 8004ec6:	1881      	adds	r1, r0, r2
 8004ec8:	1ad2      	subs	r2, r2, r3
 8004eca:	42d3      	cmn	r3, r2
 8004ecc:	d100      	bne.n	8004ed0 <memmove+0x28>
 8004ece:	bd10      	pop	{r4, pc}
 8004ed0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ed4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004ed8:	e7f7      	b.n	8004eca <memmove+0x22>
	...

08004edc <_free_r>:
 8004edc:	b538      	push	{r3, r4, r5, lr}
 8004ede:	4605      	mov	r5, r0
 8004ee0:	2900      	cmp	r1, #0
 8004ee2:	d045      	beq.n	8004f70 <_free_r+0x94>
 8004ee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ee8:	1f0c      	subs	r4, r1, #4
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	bfb8      	it	lt
 8004eee:	18e4      	addlt	r4, r4, r3
 8004ef0:	f000 f8d2 	bl	8005098 <__malloc_lock>
 8004ef4:	4a1f      	ldr	r2, [pc, #124]	; (8004f74 <_free_r+0x98>)
 8004ef6:	6813      	ldr	r3, [r2, #0]
 8004ef8:	4610      	mov	r0, r2
 8004efa:	b933      	cbnz	r3, 8004f0a <_free_r+0x2e>
 8004efc:	6063      	str	r3, [r4, #4]
 8004efe:	6014      	str	r4, [r2, #0]
 8004f00:	4628      	mov	r0, r5
 8004f02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f06:	f000 b8c8 	b.w	800509a <__malloc_unlock>
 8004f0a:	42a3      	cmp	r3, r4
 8004f0c:	d90c      	bls.n	8004f28 <_free_r+0x4c>
 8004f0e:	6821      	ldr	r1, [r4, #0]
 8004f10:	1862      	adds	r2, r4, r1
 8004f12:	4293      	cmp	r3, r2
 8004f14:	bf04      	itt	eq
 8004f16:	681a      	ldreq	r2, [r3, #0]
 8004f18:	685b      	ldreq	r3, [r3, #4]
 8004f1a:	6063      	str	r3, [r4, #4]
 8004f1c:	bf04      	itt	eq
 8004f1e:	1852      	addeq	r2, r2, r1
 8004f20:	6022      	streq	r2, [r4, #0]
 8004f22:	6004      	str	r4, [r0, #0]
 8004f24:	e7ec      	b.n	8004f00 <_free_r+0x24>
 8004f26:	4613      	mov	r3, r2
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	b10a      	cbz	r2, 8004f30 <_free_r+0x54>
 8004f2c:	42a2      	cmp	r2, r4
 8004f2e:	d9fa      	bls.n	8004f26 <_free_r+0x4a>
 8004f30:	6819      	ldr	r1, [r3, #0]
 8004f32:	1858      	adds	r0, r3, r1
 8004f34:	42a0      	cmp	r0, r4
 8004f36:	d10b      	bne.n	8004f50 <_free_r+0x74>
 8004f38:	6820      	ldr	r0, [r4, #0]
 8004f3a:	4401      	add	r1, r0
 8004f3c:	1858      	adds	r0, r3, r1
 8004f3e:	4282      	cmp	r2, r0
 8004f40:	6019      	str	r1, [r3, #0]
 8004f42:	d1dd      	bne.n	8004f00 <_free_r+0x24>
 8004f44:	6810      	ldr	r0, [r2, #0]
 8004f46:	6852      	ldr	r2, [r2, #4]
 8004f48:	605a      	str	r2, [r3, #4]
 8004f4a:	4401      	add	r1, r0
 8004f4c:	6019      	str	r1, [r3, #0]
 8004f4e:	e7d7      	b.n	8004f00 <_free_r+0x24>
 8004f50:	d902      	bls.n	8004f58 <_free_r+0x7c>
 8004f52:	230c      	movs	r3, #12
 8004f54:	602b      	str	r3, [r5, #0]
 8004f56:	e7d3      	b.n	8004f00 <_free_r+0x24>
 8004f58:	6820      	ldr	r0, [r4, #0]
 8004f5a:	1821      	adds	r1, r4, r0
 8004f5c:	428a      	cmp	r2, r1
 8004f5e:	bf04      	itt	eq
 8004f60:	6811      	ldreq	r1, [r2, #0]
 8004f62:	6852      	ldreq	r2, [r2, #4]
 8004f64:	6062      	str	r2, [r4, #4]
 8004f66:	bf04      	itt	eq
 8004f68:	1809      	addeq	r1, r1, r0
 8004f6a:	6021      	streq	r1, [r4, #0]
 8004f6c:	605c      	str	r4, [r3, #4]
 8004f6e:	e7c7      	b.n	8004f00 <_free_r+0x24>
 8004f70:	bd38      	pop	{r3, r4, r5, pc}
 8004f72:	bf00      	nop
 8004f74:	200002a8 	.word	0x200002a8

08004f78 <_malloc_r>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	1ccd      	adds	r5, r1, #3
 8004f7c:	f025 0503 	bic.w	r5, r5, #3
 8004f80:	3508      	adds	r5, #8
 8004f82:	2d0c      	cmp	r5, #12
 8004f84:	bf38      	it	cc
 8004f86:	250c      	movcc	r5, #12
 8004f88:	2d00      	cmp	r5, #0
 8004f8a:	4606      	mov	r6, r0
 8004f8c:	db01      	blt.n	8004f92 <_malloc_r+0x1a>
 8004f8e:	42a9      	cmp	r1, r5
 8004f90:	d903      	bls.n	8004f9a <_malloc_r+0x22>
 8004f92:	230c      	movs	r3, #12
 8004f94:	6033      	str	r3, [r6, #0]
 8004f96:	2000      	movs	r0, #0
 8004f98:	bd70      	pop	{r4, r5, r6, pc}
 8004f9a:	f000 f87d 	bl	8005098 <__malloc_lock>
 8004f9e:	4a21      	ldr	r2, [pc, #132]	; (8005024 <_malloc_r+0xac>)
 8004fa0:	6814      	ldr	r4, [r2, #0]
 8004fa2:	4621      	mov	r1, r4
 8004fa4:	b991      	cbnz	r1, 8004fcc <_malloc_r+0x54>
 8004fa6:	4c20      	ldr	r4, [pc, #128]	; (8005028 <_malloc_r+0xb0>)
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	b91b      	cbnz	r3, 8004fb4 <_malloc_r+0x3c>
 8004fac:	4630      	mov	r0, r6
 8004fae:	f000 f863 	bl	8005078 <_sbrk_r>
 8004fb2:	6020      	str	r0, [r4, #0]
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	4630      	mov	r0, r6
 8004fb8:	f000 f85e 	bl	8005078 <_sbrk_r>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d124      	bne.n	800500a <_malloc_r+0x92>
 8004fc0:	230c      	movs	r3, #12
 8004fc2:	6033      	str	r3, [r6, #0]
 8004fc4:	4630      	mov	r0, r6
 8004fc6:	f000 f868 	bl	800509a <__malloc_unlock>
 8004fca:	e7e4      	b.n	8004f96 <_malloc_r+0x1e>
 8004fcc:	680b      	ldr	r3, [r1, #0]
 8004fce:	1b5b      	subs	r3, r3, r5
 8004fd0:	d418      	bmi.n	8005004 <_malloc_r+0x8c>
 8004fd2:	2b0b      	cmp	r3, #11
 8004fd4:	d90f      	bls.n	8004ff6 <_malloc_r+0x7e>
 8004fd6:	600b      	str	r3, [r1, #0]
 8004fd8:	50cd      	str	r5, [r1, r3]
 8004fda:	18cc      	adds	r4, r1, r3
 8004fdc:	4630      	mov	r0, r6
 8004fde:	f000 f85c 	bl	800509a <__malloc_unlock>
 8004fe2:	f104 000b 	add.w	r0, r4, #11
 8004fe6:	1d23      	adds	r3, r4, #4
 8004fe8:	f020 0007 	bic.w	r0, r0, #7
 8004fec:	1ac3      	subs	r3, r0, r3
 8004fee:	d0d3      	beq.n	8004f98 <_malloc_r+0x20>
 8004ff0:	425a      	negs	r2, r3
 8004ff2:	50e2      	str	r2, [r4, r3]
 8004ff4:	e7d0      	b.n	8004f98 <_malloc_r+0x20>
 8004ff6:	428c      	cmp	r4, r1
 8004ff8:	684b      	ldr	r3, [r1, #4]
 8004ffa:	bf16      	itet	ne
 8004ffc:	6063      	strne	r3, [r4, #4]
 8004ffe:	6013      	streq	r3, [r2, #0]
 8005000:	460c      	movne	r4, r1
 8005002:	e7eb      	b.n	8004fdc <_malloc_r+0x64>
 8005004:	460c      	mov	r4, r1
 8005006:	6849      	ldr	r1, [r1, #4]
 8005008:	e7cc      	b.n	8004fa4 <_malloc_r+0x2c>
 800500a:	1cc4      	adds	r4, r0, #3
 800500c:	f024 0403 	bic.w	r4, r4, #3
 8005010:	42a0      	cmp	r0, r4
 8005012:	d005      	beq.n	8005020 <_malloc_r+0xa8>
 8005014:	1a21      	subs	r1, r4, r0
 8005016:	4630      	mov	r0, r6
 8005018:	f000 f82e 	bl	8005078 <_sbrk_r>
 800501c:	3001      	adds	r0, #1
 800501e:	d0cf      	beq.n	8004fc0 <_malloc_r+0x48>
 8005020:	6025      	str	r5, [r4, #0]
 8005022:	e7db      	b.n	8004fdc <_malloc_r+0x64>
 8005024:	200002a8 	.word	0x200002a8
 8005028:	200002ac 	.word	0x200002ac

0800502c <_realloc_r>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	4607      	mov	r7, r0
 8005030:	4614      	mov	r4, r2
 8005032:	460e      	mov	r6, r1
 8005034:	b921      	cbnz	r1, 8005040 <_realloc_r+0x14>
 8005036:	4611      	mov	r1, r2
 8005038:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800503c:	f7ff bf9c 	b.w	8004f78 <_malloc_r>
 8005040:	b922      	cbnz	r2, 800504c <_realloc_r+0x20>
 8005042:	f7ff ff4b 	bl	8004edc <_free_r>
 8005046:	4625      	mov	r5, r4
 8005048:	4628      	mov	r0, r5
 800504a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504c:	f000 f826 	bl	800509c <_malloc_usable_size_r>
 8005050:	42a0      	cmp	r0, r4
 8005052:	d20f      	bcs.n	8005074 <_realloc_r+0x48>
 8005054:	4621      	mov	r1, r4
 8005056:	4638      	mov	r0, r7
 8005058:	f7ff ff8e 	bl	8004f78 <_malloc_r>
 800505c:	4605      	mov	r5, r0
 800505e:	2800      	cmp	r0, #0
 8005060:	d0f2      	beq.n	8005048 <_realloc_r+0x1c>
 8005062:	4631      	mov	r1, r6
 8005064:	4622      	mov	r2, r4
 8005066:	f7ff fc11 	bl	800488c <memcpy>
 800506a:	4631      	mov	r1, r6
 800506c:	4638      	mov	r0, r7
 800506e:	f7ff ff35 	bl	8004edc <_free_r>
 8005072:	e7e9      	b.n	8005048 <_realloc_r+0x1c>
 8005074:	4635      	mov	r5, r6
 8005076:	e7e7      	b.n	8005048 <_realloc_r+0x1c>

08005078 <_sbrk_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4c06      	ldr	r4, [pc, #24]	; (8005094 <_sbrk_r+0x1c>)
 800507c:	2300      	movs	r3, #0
 800507e:	4605      	mov	r5, r0
 8005080:	4608      	mov	r0, r1
 8005082:	6023      	str	r3, [r4, #0]
 8005084:	f7fc fdcc 	bl	8001c20 <_sbrk>
 8005088:	1c43      	adds	r3, r0, #1
 800508a:	d102      	bne.n	8005092 <_sbrk_r+0x1a>
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	b103      	cbz	r3, 8005092 <_sbrk_r+0x1a>
 8005090:	602b      	str	r3, [r5, #0]
 8005092:	bd38      	pop	{r3, r4, r5, pc}
 8005094:	20016ddc 	.word	0x20016ddc

08005098 <__malloc_lock>:
 8005098:	4770      	bx	lr

0800509a <__malloc_unlock>:
 800509a:	4770      	bx	lr

0800509c <_malloc_usable_size_r>:
 800509c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050a0:	1f18      	subs	r0, r3, #4
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	bfbc      	itt	lt
 80050a6:	580b      	ldrlt	r3, [r1, r0]
 80050a8:	18c0      	addlt	r0, r0, r3
 80050aa:	4770      	bx	lr
 80050ac:	0000      	movs	r0, r0
	...

080050b0 <sin>:
 80050b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80050b2:	ec51 0b10 	vmov	r0, r1, d0
 80050b6:	4a20      	ldr	r2, [pc, #128]	; (8005138 <sin+0x88>)
 80050b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80050bc:	4293      	cmp	r3, r2
 80050be:	dc07      	bgt.n	80050d0 <sin+0x20>
 80050c0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005130 <sin+0x80>
 80050c4:	2000      	movs	r0, #0
 80050c6:	f000 fe37 	bl	8005d38 <__kernel_sin>
 80050ca:	ec51 0b10 	vmov	r0, r1, d0
 80050ce:	e007      	b.n	80050e0 <sin+0x30>
 80050d0:	4a1a      	ldr	r2, [pc, #104]	; (800513c <sin+0x8c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	dd09      	ble.n	80050ea <sin+0x3a>
 80050d6:	ee10 2a10 	vmov	r2, s0
 80050da:	460b      	mov	r3, r1
 80050dc:	f7fb f8ec 	bl	80002b8 <__aeabi_dsub>
 80050e0:	ec41 0b10 	vmov	d0, r0, r1
 80050e4:	b005      	add	sp, #20
 80050e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80050ea:	4668      	mov	r0, sp
 80050ec:	f000 f828 	bl	8005140 <__ieee754_rem_pio2>
 80050f0:	f000 0003 	and.w	r0, r0, #3
 80050f4:	2801      	cmp	r0, #1
 80050f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80050fa:	ed9d 0b00 	vldr	d0, [sp]
 80050fe:	d004      	beq.n	800510a <sin+0x5a>
 8005100:	2802      	cmp	r0, #2
 8005102:	d005      	beq.n	8005110 <sin+0x60>
 8005104:	b970      	cbnz	r0, 8005124 <sin+0x74>
 8005106:	2001      	movs	r0, #1
 8005108:	e7dd      	b.n	80050c6 <sin+0x16>
 800510a:	f000 fa0d 	bl	8005528 <__kernel_cos>
 800510e:	e7dc      	b.n	80050ca <sin+0x1a>
 8005110:	2001      	movs	r0, #1
 8005112:	f000 fe11 	bl	8005d38 <__kernel_sin>
 8005116:	ec53 2b10 	vmov	r2, r3, d0
 800511a:	ee10 0a10 	vmov	r0, s0
 800511e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005122:	e7dd      	b.n	80050e0 <sin+0x30>
 8005124:	f000 fa00 	bl	8005528 <__kernel_cos>
 8005128:	e7f5      	b.n	8005116 <sin+0x66>
 800512a:	bf00      	nop
 800512c:	f3af 8000 	nop.w
	...
 8005138:	3fe921fb 	.word	0x3fe921fb
 800513c:	7fefffff 	.word	0x7fefffff

08005140 <__ieee754_rem_pio2>:
 8005140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005144:	ec57 6b10 	vmov	r6, r7, d0
 8005148:	4bc3      	ldr	r3, [pc, #780]	; (8005458 <__ieee754_rem_pio2+0x318>)
 800514a:	b08d      	sub	sp, #52	; 0x34
 800514c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005150:	4598      	cmp	r8, r3
 8005152:	4604      	mov	r4, r0
 8005154:	9704      	str	r7, [sp, #16]
 8005156:	dc07      	bgt.n	8005168 <__ieee754_rem_pio2+0x28>
 8005158:	2200      	movs	r2, #0
 800515a:	2300      	movs	r3, #0
 800515c:	ed84 0b00 	vstr	d0, [r4]
 8005160:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005164:	2500      	movs	r5, #0
 8005166:	e027      	b.n	80051b8 <__ieee754_rem_pio2+0x78>
 8005168:	4bbc      	ldr	r3, [pc, #752]	; (800545c <__ieee754_rem_pio2+0x31c>)
 800516a:	4598      	cmp	r8, r3
 800516c:	dc75      	bgt.n	800525a <__ieee754_rem_pio2+0x11a>
 800516e:	9b04      	ldr	r3, [sp, #16]
 8005170:	4dbb      	ldr	r5, [pc, #748]	; (8005460 <__ieee754_rem_pio2+0x320>)
 8005172:	2b00      	cmp	r3, #0
 8005174:	ee10 0a10 	vmov	r0, s0
 8005178:	a3a9      	add	r3, pc, #676	; (adr r3, 8005420 <__ieee754_rem_pio2+0x2e0>)
 800517a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517e:	4639      	mov	r1, r7
 8005180:	dd36      	ble.n	80051f0 <__ieee754_rem_pio2+0xb0>
 8005182:	f7fb f899 	bl	80002b8 <__aeabi_dsub>
 8005186:	45a8      	cmp	r8, r5
 8005188:	4606      	mov	r6, r0
 800518a:	460f      	mov	r7, r1
 800518c:	d018      	beq.n	80051c0 <__ieee754_rem_pio2+0x80>
 800518e:	a3a6      	add	r3, pc, #664	; (adr r3, 8005428 <__ieee754_rem_pio2+0x2e8>)
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f7fb f890 	bl	80002b8 <__aeabi_dsub>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	e9c4 2300 	strd	r2, r3, [r4]
 80051a0:	4630      	mov	r0, r6
 80051a2:	4639      	mov	r1, r7
 80051a4:	f7fb f888 	bl	80002b8 <__aeabi_dsub>
 80051a8:	a39f      	add	r3, pc, #636	; (adr r3, 8005428 <__ieee754_rem_pio2+0x2e8>)
 80051aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ae:	f7fb f883 	bl	80002b8 <__aeabi_dsub>
 80051b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80051b6:	2501      	movs	r5, #1
 80051b8:	4628      	mov	r0, r5
 80051ba:	b00d      	add	sp, #52	; 0x34
 80051bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051c0:	a39b      	add	r3, pc, #620	; (adr r3, 8005430 <__ieee754_rem_pio2+0x2f0>)
 80051c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c6:	f7fb f877 	bl	80002b8 <__aeabi_dsub>
 80051ca:	a39b      	add	r3, pc, #620	; (adr r3, 8005438 <__ieee754_rem_pio2+0x2f8>)
 80051cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d0:	4606      	mov	r6, r0
 80051d2:	460f      	mov	r7, r1
 80051d4:	f7fb f870 	bl	80002b8 <__aeabi_dsub>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	e9c4 2300 	strd	r2, r3, [r4]
 80051e0:	4630      	mov	r0, r6
 80051e2:	4639      	mov	r1, r7
 80051e4:	f7fb f868 	bl	80002b8 <__aeabi_dsub>
 80051e8:	a393      	add	r3, pc, #588	; (adr r3, 8005438 <__ieee754_rem_pio2+0x2f8>)
 80051ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ee:	e7de      	b.n	80051ae <__ieee754_rem_pio2+0x6e>
 80051f0:	f7fb f864 	bl	80002bc <__adddf3>
 80051f4:	45a8      	cmp	r8, r5
 80051f6:	4606      	mov	r6, r0
 80051f8:	460f      	mov	r7, r1
 80051fa:	d016      	beq.n	800522a <__ieee754_rem_pio2+0xea>
 80051fc:	a38a      	add	r3, pc, #552	; (adr r3, 8005428 <__ieee754_rem_pio2+0x2e8>)
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f7fb f85b 	bl	80002bc <__adddf3>
 8005206:	4602      	mov	r2, r0
 8005208:	460b      	mov	r3, r1
 800520a:	e9c4 2300 	strd	r2, r3, [r4]
 800520e:	4630      	mov	r0, r6
 8005210:	4639      	mov	r1, r7
 8005212:	f7fb f851 	bl	80002b8 <__aeabi_dsub>
 8005216:	a384      	add	r3, pc, #528	; (adr r3, 8005428 <__ieee754_rem_pio2+0x2e8>)
 8005218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521c:	f7fb f84e 	bl	80002bc <__adddf3>
 8005220:	f04f 35ff 	mov.w	r5, #4294967295
 8005224:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005228:	e7c6      	b.n	80051b8 <__ieee754_rem_pio2+0x78>
 800522a:	a381      	add	r3, pc, #516	; (adr r3, 8005430 <__ieee754_rem_pio2+0x2f0>)
 800522c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005230:	f7fb f844 	bl	80002bc <__adddf3>
 8005234:	a380      	add	r3, pc, #512	; (adr r3, 8005438 <__ieee754_rem_pio2+0x2f8>)
 8005236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800523a:	4606      	mov	r6, r0
 800523c:	460f      	mov	r7, r1
 800523e:	f7fb f83d 	bl	80002bc <__adddf3>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	e9c4 2300 	strd	r2, r3, [r4]
 800524a:	4630      	mov	r0, r6
 800524c:	4639      	mov	r1, r7
 800524e:	f7fb f833 	bl	80002b8 <__aeabi_dsub>
 8005252:	a379      	add	r3, pc, #484	; (adr r3, 8005438 <__ieee754_rem_pio2+0x2f8>)
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	e7e0      	b.n	800521c <__ieee754_rem_pio2+0xdc>
 800525a:	4b82      	ldr	r3, [pc, #520]	; (8005464 <__ieee754_rem_pio2+0x324>)
 800525c:	4598      	cmp	r8, r3
 800525e:	f300 80d0 	bgt.w	8005402 <__ieee754_rem_pio2+0x2c2>
 8005262:	f000 fe23 	bl	8005eac <fabs>
 8005266:	ec57 6b10 	vmov	r6, r7, d0
 800526a:	ee10 0a10 	vmov	r0, s0
 800526e:	a374      	add	r3, pc, #464	; (adr r3, 8005440 <__ieee754_rem_pio2+0x300>)
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	4639      	mov	r1, r7
 8005276:	f7fb f9d7 	bl	8000628 <__aeabi_dmul>
 800527a:	2200      	movs	r2, #0
 800527c:	4b7a      	ldr	r3, [pc, #488]	; (8005468 <__ieee754_rem_pio2+0x328>)
 800527e:	f7fb f81d 	bl	80002bc <__adddf3>
 8005282:	f7fb fc6b 	bl	8000b5c <__aeabi_d2iz>
 8005286:	4605      	mov	r5, r0
 8005288:	f7fb f964 	bl	8000554 <__aeabi_i2d>
 800528c:	a364      	add	r3, pc, #400	; (adr r3, 8005420 <__ieee754_rem_pio2+0x2e0>)
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005296:	f7fb f9c7 	bl	8000628 <__aeabi_dmul>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	4630      	mov	r0, r6
 80052a0:	4639      	mov	r1, r7
 80052a2:	f7fb f809 	bl	80002b8 <__aeabi_dsub>
 80052a6:	a360      	add	r3, pc, #384	; (adr r3, 8005428 <__ieee754_rem_pio2+0x2e8>)
 80052a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ac:	4682      	mov	sl, r0
 80052ae:	468b      	mov	fp, r1
 80052b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052b4:	f7fb f9b8 	bl	8000628 <__aeabi_dmul>
 80052b8:	2d1f      	cmp	r5, #31
 80052ba:	4606      	mov	r6, r0
 80052bc:	460f      	mov	r7, r1
 80052be:	dc0c      	bgt.n	80052da <__ieee754_rem_pio2+0x19a>
 80052c0:	1e6a      	subs	r2, r5, #1
 80052c2:	4b6a      	ldr	r3, [pc, #424]	; (800546c <__ieee754_rem_pio2+0x32c>)
 80052c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052c8:	4543      	cmp	r3, r8
 80052ca:	d006      	beq.n	80052da <__ieee754_rem_pio2+0x19a>
 80052cc:	4632      	mov	r2, r6
 80052ce:	463b      	mov	r3, r7
 80052d0:	4650      	mov	r0, sl
 80052d2:	4659      	mov	r1, fp
 80052d4:	f7fa fff0 	bl	80002b8 <__aeabi_dsub>
 80052d8:	e00e      	b.n	80052f8 <__ieee754_rem_pio2+0x1b8>
 80052da:	4632      	mov	r2, r6
 80052dc:	463b      	mov	r3, r7
 80052de:	4650      	mov	r0, sl
 80052e0:	4659      	mov	r1, fp
 80052e2:	f7fa ffe9 	bl	80002b8 <__aeabi_dsub>
 80052e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80052ea:	9305      	str	r3, [sp, #20]
 80052ec:	9a05      	ldr	r2, [sp, #20]
 80052ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b10      	cmp	r3, #16
 80052f6:	dc02      	bgt.n	80052fe <__ieee754_rem_pio2+0x1be>
 80052f8:	e9c4 0100 	strd	r0, r1, [r4]
 80052fc:	e039      	b.n	8005372 <__ieee754_rem_pio2+0x232>
 80052fe:	a34c      	add	r3, pc, #304	; (adr r3, 8005430 <__ieee754_rem_pio2+0x2f0>)
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005308:	f7fb f98e 	bl	8000628 <__aeabi_dmul>
 800530c:	4606      	mov	r6, r0
 800530e:	460f      	mov	r7, r1
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	4650      	mov	r0, sl
 8005316:	4659      	mov	r1, fp
 8005318:	f7fa ffce 	bl	80002b8 <__aeabi_dsub>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	4680      	mov	r8, r0
 8005322:	4689      	mov	r9, r1
 8005324:	4650      	mov	r0, sl
 8005326:	4659      	mov	r1, fp
 8005328:	f7fa ffc6 	bl	80002b8 <__aeabi_dsub>
 800532c:	4632      	mov	r2, r6
 800532e:	463b      	mov	r3, r7
 8005330:	f7fa ffc2 	bl	80002b8 <__aeabi_dsub>
 8005334:	a340      	add	r3, pc, #256	; (adr r3, 8005438 <__ieee754_rem_pio2+0x2f8>)
 8005336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533a:	4606      	mov	r6, r0
 800533c:	460f      	mov	r7, r1
 800533e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005342:	f7fb f971 	bl	8000628 <__aeabi_dmul>
 8005346:	4632      	mov	r2, r6
 8005348:	463b      	mov	r3, r7
 800534a:	f7fa ffb5 	bl	80002b8 <__aeabi_dsub>
 800534e:	4602      	mov	r2, r0
 8005350:	460b      	mov	r3, r1
 8005352:	4606      	mov	r6, r0
 8005354:	460f      	mov	r7, r1
 8005356:	4640      	mov	r0, r8
 8005358:	4649      	mov	r1, r9
 800535a:	f7fa ffad 	bl	80002b8 <__aeabi_dsub>
 800535e:	9a05      	ldr	r2, [sp, #20]
 8005360:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b31      	cmp	r3, #49	; 0x31
 8005368:	dc20      	bgt.n	80053ac <__ieee754_rem_pio2+0x26c>
 800536a:	e9c4 0100 	strd	r0, r1, [r4]
 800536e:	46c2      	mov	sl, r8
 8005370:	46cb      	mov	fp, r9
 8005372:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005376:	4650      	mov	r0, sl
 8005378:	4642      	mov	r2, r8
 800537a:	464b      	mov	r3, r9
 800537c:	4659      	mov	r1, fp
 800537e:	f7fa ff9b 	bl	80002b8 <__aeabi_dsub>
 8005382:	463b      	mov	r3, r7
 8005384:	4632      	mov	r2, r6
 8005386:	f7fa ff97 	bl	80002b8 <__aeabi_dsub>
 800538a:	9b04      	ldr	r3, [sp, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005392:	f6bf af11 	bge.w	80051b8 <__ieee754_rem_pio2+0x78>
 8005396:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800539a:	6063      	str	r3, [r4, #4]
 800539c:	f8c4 8000 	str.w	r8, [r4]
 80053a0:	60a0      	str	r0, [r4, #8]
 80053a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053a6:	60e3      	str	r3, [r4, #12]
 80053a8:	426d      	negs	r5, r5
 80053aa:	e705      	b.n	80051b8 <__ieee754_rem_pio2+0x78>
 80053ac:	a326      	add	r3, pc, #152	; (adr r3, 8005448 <__ieee754_rem_pio2+0x308>)
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053b6:	f7fb f937 	bl	8000628 <__aeabi_dmul>
 80053ba:	4606      	mov	r6, r0
 80053bc:	460f      	mov	r7, r1
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4640      	mov	r0, r8
 80053c4:	4649      	mov	r1, r9
 80053c6:	f7fa ff77 	bl	80002b8 <__aeabi_dsub>
 80053ca:	4602      	mov	r2, r0
 80053cc:	460b      	mov	r3, r1
 80053ce:	4682      	mov	sl, r0
 80053d0:	468b      	mov	fp, r1
 80053d2:	4640      	mov	r0, r8
 80053d4:	4649      	mov	r1, r9
 80053d6:	f7fa ff6f 	bl	80002b8 <__aeabi_dsub>
 80053da:	4632      	mov	r2, r6
 80053dc:	463b      	mov	r3, r7
 80053de:	f7fa ff6b 	bl	80002b8 <__aeabi_dsub>
 80053e2:	a31b      	add	r3, pc, #108	; (adr r3, 8005450 <__ieee754_rem_pio2+0x310>)
 80053e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e8:	4606      	mov	r6, r0
 80053ea:	460f      	mov	r7, r1
 80053ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053f0:	f7fb f91a 	bl	8000628 <__aeabi_dmul>
 80053f4:	4632      	mov	r2, r6
 80053f6:	463b      	mov	r3, r7
 80053f8:	f7fa ff5e 	bl	80002b8 <__aeabi_dsub>
 80053fc:	4606      	mov	r6, r0
 80053fe:	460f      	mov	r7, r1
 8005400:	e764      	b.n	80052cc <__ieee754_rem_pio2+0x18c>
 8005402:	4b1b      	ldr	r3, [pc, #108]	; (8005470 <__ieee754_rem_pio2+0x330>)
 8005404:	4598      	cmp	r8, r3
 8005406:	dd35      	ble.n	8005474 <__ieee754_rem_pio2+0x334>
 8005408:	ee10 2a10 	vmov	r2, s0
 800540c:	463b      	mov	r3, r7
 800540e:	4630      	mov	r0, r6
 8005410:	4639      	mov	r1, r7
 8005412:	f7fa ff51 	bl	80002b8 <__aeabi_dsub>
 8005416:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800541a:	e9c4 0100 	strd	r0, r1, [r4]
 800541e:	e6a1      	b.n	8005164 <__ieee754_rem_pio2+0x24>
 8005420:	54400000 	.word	0x54400000
 8005424:	3ff921fb 	.word	0x3ff921fb
 8005428:	1a626331 	.word	0x1a626331
 800542c:	3dd0b461 	.word	0x3dd0b461
 8005430:	1a600000 	.word	0x1a600000
 8005434:	3dd0b461 	.word	0x3dd0b461
 8005438:	2e037073 	.word	0x2e037073
 800543c:	3ba3198a 	.word	0x3ba3198a
 8005440:	6dc9c883 	.word	0x6dc9c883
 8005444:	3fe45f30 	.word	0x3fe45f30
 8005448:	2e000000 	.word	0x2e000000
 800544c:	3ba3198a 	.word	0x3ba3198a
 8005450:	252049c1 	.word	0x252049c1
 8005454:	397b839a 	.word	0x397b839a
 8005458:	3fe921fb 	.word	0x3fe921fb
 800545c:	4002d97b 	.word	0x4002d97b
 8005460:	3ff921fb 	.word	0x3ff921fb
 8005464:	413921fb 	.word	0x413921fb
 8005468:	3fe00000 	.word	0x3fe00000
 800546c:	08006184 	.word	0x08006184
 8005470:	7fefffff 	.word	0x7fefffff
 8005474:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005478:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800547c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005480:	4630      	mov	r0, r6
 8005482:	460f      	mov	r7, r1
 8005484:	f7fb fb6a 	bl	8000b5c <__aeabi_d2iz>
 8005488:	f7fb f864 	bl	8000554 <__aeabi_i2d>
 800548c:	4602      	mov	r2, r0
 800548e:	460b      	mov	r3, r1
 8005490:	4630      	mov	r0, r6
 8005492:	4639      	mov	r1, r7
 8005494:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005498:	f7fa ff0e 	bl	80002b8 <__aeabi_dsub>
 800549c:	2200      	movs	r2, #0
 800549e:	4b1f      	ldr	r3, [pc, #124]	; (800551c <__ieee754_rem_pio2+0x3dc>)
 80054a0:	f7fb f8c2 	bl	8000628 <__aeabi_dmul>
 80054a4:	460f      	mov	r7, r1
 80054a6:	4606      	mov	r6, r0
 80054a8:	f7fb fb58 	bl	8000b5c <__aeabi_d2iz>
 80054ac:	f7fb f852 	bl	8000554 <__aeabi_i2d>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4630      	mov	r0, r6
 80054b6:	4639      	mov	r1, r7
 80054b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80054bc:	f7fa fefc 	bl	80002b8 <__aeabi_dsub>
 80054c0:	2200      	movs	r2, #0
 80054c2:	4b16      	ldr	r3, [pc, #88]	; (800551c <__ieee754_rem_pio2+0x3dc>)
 80054c4:	f7fb f8b0 	bl	8000628 <__aeabi_dmul>
 80054c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80054cc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80054d0:	f04f 0803 	mov.w	r8, #3
 80054d4:	2600      	movs	r6, #0
 80054d6:	2700      	movs	r7, #0
 80054d8:	4632      	mov	r2, r6
 80054da:	463b      	mov	r3, r7
 80054dc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80054e0:	f108 3aff 	add.w	sl, r8, #4294967295
 80054e4:	f7fb fb08 	bl	8000af8 <__aeabi_dcmpeq>
 80054e8:	b9b0      	cbnz	r0, 8005518 <__ieee754_rem_pio2+0x3d8>
 80054ea:	4b0d      	ldr	r3, [pc, #52]	; (8005520 <__ieee754_rem_pio2+0x3e0>)
 80054ec:	9301      	str	r3, [sp, #4]
 80054ee:	2302      	movs	r3, #2
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	462a      	mov	r2, r5
 80054f4:	4643      	mov	r3, r8
 80054f6:	4621      	mov	r1, r4
 80054f8:	a806      	add	r0, sp, #24
 80054fa:	f000 f8dd 	bl	80056b8 <__kernel_rem_pio2>
 80054fe:	9b04      	ldr	r3, [sp, #16]
 8005500:	2b00      	cmp	r3, #0
 8005502:	4605      	mov	r5, r0
 8005504:	f6bf ae58 	bge.w	80051b8 <__ieee754_rem_pio2+0x78>
 8005508:	6863      	ldr	r3, [r4, #4]
 800550a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800550e:	6063      	str	r3, [r4, #4]
 8005510:	68e3      	ldr	r3, [r4, #12]
 8005512:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005516:	e746      	b.n	80053a6 <__ieee754_rem_pio2+0x266>
 8005518:	46d0      	mov	r8, sl
 800551a:	e7dd      	b.n	80054d8 <__ieee754_rem_pio2+0x398>
 800551c:	41700000 	.word	0x41700000
 8005520:	08006204 	.word	0x08006204
 8005524:	00000000 	.word	0x00000000

08005528 <__kernel_cos>:
 8005528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552c:	ec59 8b10 	vmov	r8, r9, d0
 8005530:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8005534:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005538:	ed2d 8b02 	vpush	{d8}
 800553c:	eeb0 8a41 	vmov.f32	s16, s2
 8005540:	eef0 8a61 	vmov.f32	s17, s3
 8005544:	da07      	bge.n	8005556 <__kernel_cos+0x2e>
 8005546:	ee10 0a10 	vmov	r0, s0
 800554a:	4649      	mov	r1, r9
 800554c:	f7fb fb06 	bl	8000b5c <__aeabi_d2iz>
 8005550:	2800      	cmp	r0, #0
 8005552:	f000 8089 	beq.w	8005668 <__kernel_cos+0x140>
 8005556:	4642      	mov	r2, r8
 8005558:	464b      	mov	r3, r9
 800555a:	4640      	mov	r0, r8
 800555c:	4649      	mov	r1, r9
 800555e:	f7fb f863 	bl	8000628 <__aeabi_dmul>
 8005562:	2200      	movs	r2, #0
 8005564:	4b4e      	ldr	r3, [pc, #312]	; (80056a0 <__kernel_cos+0x178>)
 8005566:	4604      	mov	r4, r0
 8005568:	460d      	mov	r5, r1
 800556a:	f7fb f85d 	bl	8000628 <__aeabi_dmul>
 800556e:	a340      	add	r3, pc, #256	; (adr r3, 8005670 <__kernel_cos+0x148>)
 8005570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005574:	4682      	mov	sl, r0
 8005576:	468b      	mov	fp, r1
 8005578:	4620      	mov	r0, r4
 800557a:	4629      	mov	r1, r5
 800557c:	f7fb f854 	bl	8000628 <__aeabi_dmul>
 8005580:	a33d      	add	r3, pc, #244	; (adr r3, 8005678 <__kernel_cos+0x150>)
 8005582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005586:	f7fa fe99 	bl	80002bc <__adddf3>
 800558a:	4622      	mov	r2, r4
 800558c:	462b      	mov	r3, r5
 800558e:	f7fb f84b 	bl	8000628 <__aeabi_dmul>
 8005592:	a33b      	add	r3, pc, #236	; (adr r3, 8005680 <__kernel_cos+0x158>)
 8005594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005598:	f7fa fe8e 	bl	80002b8 <__aeabi_dsub>
 800559c:	4622      	mov	r2, r4
 800559e:	462b      	mov	r3, r5
 80055a0:	f7fb f842 	bl	8000628 <__aeabi_dmul>
 80055a4:	a338      	add	r3, pc, #224	; (adr r3, 8005688 <__kernel_cos+0x160>)
 80055a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055aa:	f7fa fe87 	bl	80002bc <__adddf3>
 80055ae:	4622      	mov	r2, r4
 80055b0:	462b      	mov	r3, r5
 80055b2:	f7fb f839 	bl	8000628 <__aeabi_dmul>
 80055b6:	a336      	add	r3, pc, #216	; (adr r3, 8005690 <__kernel_cos+0x168>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f7fa fe7c 	bl	80002b8 <__aeabi_dsub>
 80055c0:	4622      	mov	r2, r4
 80055c2:	462b      	mov	r3, r5
 80055c4:	f7fb f830 	bl	8000628 <__aeabi_dmul>
 80055c8:	a333      	add	r3, pc, #204	; (adr r3, 8005698 <__kernel_cos+0x170>)
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	f7fa fe75 	bl	80002bc <__adddf3>
 80055d2:	4622      	mov	r2, r4
 80055d4:	462b      	mov	r3, r5
 80055d6:	f7fb f827 	bl	8000628 <__aeabi_dmul>
 80055da:	4622      	mov	r2, r4
 80055dc:	462b      	mov	r3, r5
 80055de:	f7fb f823 	bl	8000628 <__aeabi_dmul>
 80055e2:	ec53 2b18 	vmov	r2, r3, d8
 80055e6:	4604      	mov	r4, r0
 80055e8:	460d      	mov	r5, r1
 80055ea:	4640      	mov	r0, r8
 80055ec:	4649      	mov	r1, r9
 80055ee:	f7fb f81b 	bl	8000628 <__aeabi_dmul>
 80055f2:	460b      	mov	r3, r1
 80055f4:	4602      	mov	r2, r0
 80055f6:	4629      	mov	r1, r5
 80055f8:	4620      	mov	r0, r4
 80055fa:	f7fa fe5d 	bl	80002b8 <__aeabi_dsub>
 80055fe:	4b29      	ldr	r3, [pc, #164]	; (80056a4 <__kernel_cos+0x17c>)
 8005600:	429e      	cmp	r6, r3
 8005602:	4680      	mov	r8, r0
 8005604:	4689      	mov	r9, r1
 8005606:	dc11      	bgt.n	800562c <__kernel_cos+0x104>
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	4650      	mov	r0, sl
 800560e:	4659      	mov	r1, fp
 8005610:	f7fa fe52 	bl	80002b8 <__aeabi_dsub>
 8005614:	460b      	mov	r3, r1
 8005616:	4924      	ldr	r1, [pc, #144]	; (80056a8 <__kernel_cos+0x180>)
 8005618:	4602      	mov	r2, r0
 800561a:	2000      	movs	r0, #0
 800561c:	f7fa fe4c 	bl	80002b8 <__aeabi_dsub>
 8005620:	ecbd 8b02 	vpop	{d8}
 8005624:	ec41 0b10 	vmov	d0, r0, r1
 8005628:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800562c:	4b1f      	ldr	r3, [pc, #124]	; (80056ac <__kernel_cos+0x184>)
 800562e:	491e      	ldr	r1, [pc, #120]	; (80056a8 <__kernel_cos+0x180>)
 8005630:	429e      	cmp	r6, r3
 8005632:	bfcc      	ite	gt
 8005634:	4d1e      	ldrgt	r5, [pc, #120]	; (80056b0 <__kernel_cos+0x188>)
 8005636:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800563a:	2400      	movs	r4, #0
 800563c:	4622      	mov	r2, r4
 800563e:	462b      	mov	r3, r5
 8005640:	2000      	movs	r0, #0
 8005642:	f7fa fe39 	bl	80002b8 <__aeabi_dsub>
 8005646:	4622      	mov	r2, r4
 8005648:	4606      	mov	r6, r0
 800564a:	460f      	mov	r7, r1
 800564c:	462b      	mov	r3, r5
 800564e:	4650      	mov	r0, sl
 8005650:	4659      	mov	r1, fp
 8005652:	f7fa fe31 	bl	80002b8 <__aeabi_dsub>
 8005656:	4642      	mov	r2, r8
 8005658:	464b      	mov	r3, r9
 800565a:	f7fa fe2d 	bl	80002b8 <__aeabi_dsub>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	4630      	mov	r0, r6
 8005664:	4639      	mov	r1, r7
 8005666:	e7d9      	b.n	800561c <__kernel_cos+0xf4>
 8005668:	2000      	movs	r0, #0
 800566a:	490f      	ldr	r1, [pc, #60]	; (80056a8 <__kernel_cos+0x180>)
 800566c:	e7d8      	b.n	8005620 <__kernel_cos+0xf8>
 800566e:	bf00      	nop
 8005670:	be8838d4 	.word	0xbe8838d4
 8005674:	bda8fae9 	.word	0xbda8fae9
 8005678:	bdb4b1c4 	.word	0xbdb4b1c4
 800567c:	3e21ee9e 	.word	0x3e21ee9e
 8005680:	809c52ad 	.word	0x809c52ad
 8005684:	3e927e4f 	.word	0x3e927e4f
 8005688:	19cb1590 	.word	0x19cb1590
 800568c:	3efa01a0 	.word	0x3efa01a0
 8005690:	16c15177 	.word	0x16c15177
 8005694:	3f56c16c 	.word	0x3f56c16c
 8005698:	5555554c 	.word	0x5555554c
 800569c:	3fa55555 	.word	0x3fa55555
 80056a0:	3fe00000 	.word	0x3fe00000
 80056a4:	3fd33332 	.word	0x3fd33332
 80056a8:	3ff00000 	.word	0x3ff00000
 80056ac:	3fe90000 	.word	0x3fe90000
 80056b0:	3fd20000 	.word	0x3fd20000
 80056b4:	00000000 	.word	0x00000000

080056b8 <__kernel_rem_pio2>:
 80056b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056bc:	ed2d 8b02 	vpush	{d8}
 80056c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80056c4:	1ed4      	subs	r4, r2, #3
 80056c6:	9308      	str	r3, [sp, #32]
 80056c8:	9101      	str	r1, [sp, #4]
 80056ca:	4bc5      	ldr	r3, [pc, #788]	; (80059e0 <__kernel_rem_pio2+0x328>)
 80056cc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80056ce:	9009      	str	r0, [sp, #36]	; 0x24
 80056d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056d4:	9304      	str	r3, [sp, #16]
 80056d6:	9b08      	ldr	r3, [sp, #32]
 80056d8:	3b01      	subs	r3, #1
 80056da:	9307      	str	r3, [sp, #28]
 80056dc:	2318      	movs	r3, #24
 80056de:	fb94 f4f3 	sdiv	r4, r4, r3
 80056e2:	f06f 0317 	mvn.w	r3, #23
 80056e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80056ea:	fb04 3303 	mla	r3, r4, r3, r3
 80056ee:	eb03 0a02 	add.w	sl, r3, r2
 80056f2:	9b04      	ldr	r3, [sp, #16]
 80056f4:	9a07      	ldr	r2, [sp, #28]
 80056f6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80059d0 <__kernel_rem_pio2+0x318>
 80056fa:	eb03 0802 	add.w	r8, r3, r2
 80056fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005700:	1aa7      	subs	r7, r4, r2
 8005702:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005706:	ae22      	add	r6, sp, #136	; 0x88
 8005708:	2500      	movs	r5, #0
 800570a:	4545      	cmp	r5, r8
 800570c:	dd13      	ble.n	8005736 <__kernel_rem_pio2+0x7e>
 800570e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80059d0 <__kernel_rem_pio2+0x318>
 8005712:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005716:	2600      	movs	r6, #0
 8005718:	9b04      	ldr	r3, [sp, #16]
 800571a:	429e      	cmp	r6, r3
 800571c:	dc32      	bgt.n	8005784 <__kernel_rem_pio2+0xcc>
 800571e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005720:	9302      	str	r3, [sp, #8]
 8005722:	9b08      	ldr	r3, [sp, #32]
 8005724:	199d      	adds	r5, r3, r6
 8005726:	ab22      	add	r3, sp, #136	; 0x88
 8005728:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800572c:	9306      	str	r3, [sp, #24]
 800572e:	ec59 8b18 	vmov	r8, r9, d8
 8005732:	2700      	movs	r7, #0
 8005734:	e01f      	b.n	8005776 <__kernel_rem_pio2+0xbe>
 8005736:	42ef      	cmn	r7, r5
 8005738:	d407      	bmi.n	800574a <__kernel_rem_pio2+0x92>
 800573a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800573e:	f7fa ff09 	bl	8000554 <__aeabi_i2d>
 8005742:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005746:	3501      	adds	r5, #1
 8005748:	e7df      	b.n	800570a <__kernel_rem_pio2+0x52>
 800574a:	ec51 0b18 	vmov	r0, r1, d8
 800574e:	e7f8      	b.n	8005742 <__kernel_rem_pio2+0x8a>
 8005750:	9906      	ldr	r1, [sp, #24]
 8005752:	9d02      	ldr	r5, [sp, #8]
 8005754:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005758:	9106      	str	r1, [sp, #24]
 800575a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800575e:	9502      	str	r5, [sp, #8]
 8005760:	f7fa ff62 	bl	8000628 <__aeabi_dmul>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4640      	mov	r0, r8
 800576a:	4649      	mov	r1, r9
 800576c:	f7fa fda6 	bl	80002bc <__adddf3>
 8005770:	3701      	adds	r7, #1
 8005772:	4680      	mov	r8, r0
 8005774:	4689      	mov	r9, r1
 8005776:	9b07      	ldr	r3, [sp, #28]
 8005778:	429f      	cmp	r7, r3
 800577a:	dde9      	ble.n	8005750 <__kernel_rem_pio2+0x98>
 800577c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005780:	3601      	adds	r6, #1
 8005782:	e7c9      	b.n	8005718 <__kernel_rem_pio2+0x60>
 8005784:	9b04      	ldr	r3, [sp, #16]
 8005786:	aa0e      	add	r2, sp, #56	; 0x38
 8005788:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800578c:	930c      	str	r3, [sp, #48]	; 0x30
 800578e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005790:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005794:	9c04      	ldr	r4, [sp, #16]
 8005796:	930b      	str	r3, [sp, #44]	; 0x2c
 8005798:	ab9a      	add	r3, sp, #616	; 0x268
 800579a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800579e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80057a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057a6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80057aa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80057ae:	ab9a      	add	r3, sp, #616	; 0x268
 80057b0:	445b      	add	r3, fp
 80057b2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80057b6:	2500      	movs	r5, #0
 80057b8:	1b63      	subs	r3, r4, r5
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	dc78      	bgt.n	80058b0 <__kernel_rem_pio2+0x1f8>
 80057be:	4650      	mov	r0, sl
 80057c0:	ec49 8b10 	vmov	d0, r8, r9
 80057c4:	f000 fc00 	bl	8005fc8 <scalbn>
 80057c8:	ec57 6b10 	vmov	r6, r7, d0
 80057cc:	2200      	movs	r2, #0
 80057ce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80057d2:	ee10 0a10 	vmov	r0, s0
 80057d6:	4639      	mov	r1, r7
 80057d8:	f7fa ff26 	bl	8000628 <__aeabi_dmul>
 80057dc:	ec41 0b10 	vmov	d0, r0, r1
 80057e0:	f000 fb6e 	bl	8005ec0 <floor>
 80057e4:	2200      	movs	r2, #0
 80057e6:	ec51 0b10 	vmov	r0, r1, d0
 80057ea:	4b7e      	ldr	r3, [pc, #504]	; (80059e4 <__kernel_rem_pio2+0x32c>)
 80057ec:	f7fa ff1c 	bl	8000628 <__aeabi_dmul>
 80057f0:	4602      	mov	r2, r0
 80057f2:	460b      	mov	r3, r1
 80057f4:	4630      	mov	r0, r6
 80057f6:	4639      	mov	r1, r7
 80057f8:	f7fa fd5e 	bl	80002b8 <__aeabi_dsub>
 80057fc:	460f      	mov	r7, r1
 80057fe:	4606      	mov	r6, r0
 8005800:	f7fb f9ac 	bl	8000b5c <__aeabi_d2iz>
 8005804:	9006      	str	r0, [sp, #24]
 8005806:	f7fa fea5 	bl	8000554 <__aeabi_i2d>
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	4630      	mov	r0, r6
 8005810:	4639      	mov	r1, r7
 8005812:	f7fa fd51 	bl	80002b8 <__aeabi_dsub>
 8005816:	f1ba 0f00 	cmp.w	sl, #0
 800581a:	4606      	mov	r6, r0
 800581c:	460f      	mov	r7, r1
 800581e:	dd6c      	ble.n	80058fa <__kernel_rem_pio2+0x242>
 8005820:	1e62      	subs	r2, r4, #1
 8005822:	ab0e      	add	r3, sp, #56	; 0x38
 8005824:	f1ca 0118 	rsb	r1, sl, #24
 8005828:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800582c:	9d06      	ldr	r5, [sp, #24]
 800582e:	fa40 f301 	asr.w	r3, r0, r1
 8005832:	441d      	add	r5, r3
 8005834:	408b      	lsls	r3, r1
 8005836:	1ac0      	subs	r0, r0, r3
 8005838:	ab0e      	add	r3, sp, #56	; 0x38
 800583a:	9506      	str	r5, [sp, #24]
 800583c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005840:	f1ca 0317 	rsb	r3, sl, #23
 8005844:	fa40 f303 	asr.w	r3, r0, r3
 8005848:	9302      	str	r3, [sp, #8]
 800584a:	9b02      	ldr	r3, [sp, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	dd62      	ble.n	8005916 <__kernel_rem_pio2+0x25e>
 8005850:	9b06      	ldr	r3, [sp, #24]
 8005852:	2200      	movs	r2, #0
 8005854:	3301      	adds	r3, #1
 8005856:	9306      	str	r3, [sp, #24]
 8005858:	4615      	mov	r5, r2
 800585a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800585e:	4294      	cmp	r4, r2
 8005860:	f300 8095 	bgt.w	800598e <__kernel_rem_pio2+0x2d6>
 8005864:	f1ba 0f00 	cmp.w	sl, #0
 8005868:	dd07      	ble.n	800587a <__kernel_rem_pio2+0x1c2>
 800586a:	f1ba 0f01 	cmp.w	sl, #1
 800586e:	f000 80a2 	beq.w	80059b6 <__kernel_rem_pio2+0x2fe>
 8005872:	f1ba 0f02 	cmp.w	sl, #2
 8005876:	f000 80c1 	beq.w	80059fc <__kernel_rem_pio2+0x344>
 800587a:	9b02      	ldr	r3, [sp, #8]
 800587c:	2b02      	cmp	r3, #2
 800587e:	d14a      	bne.n	8005916 <__kernel_rem_pio2+0x25e>
 8005880:	4632      	mov	r2, r6
 8005882:	463b      	mov	r3, r7
 8005884:	2000      	movs	r0, #0
 8005886:	4958      	ldr	r1, [pc, #352]	; (80059e8 <__kernel_rem_pio2+0x330>)
 8005888:	f7fa fd16 	bl	80002b8 <__aeabi_dsub>
 800588c:	4606      	mov	r6, r0
 800588e:	460f      	mov	r7, r1
 8005890:	2d00      	cmp	r5, #0
 8005892:	d040      	beq.n	8005916 <__kernel_rem_pio2+0x25e>
 8005894:	4650      	mov	r0, sl
 8005896:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80059d8 <__kernel_rem_pio2+0x320>
 800589a:	f000 fb95 	bl	8005fc8 <scalbn>
 800589e:	4630      	mov	r0, r6
 80058a0:	4639      	mov	r1, r7
 80058a2:	ec53 2b10 	vmov	r2, r3, d0
 80058a6:	f7fa fd07 	bl	80002b8 <__aeabi_dsub>
 80058aa:	4606      	mov	r6, r0
 80058ac:	460f      	mov	r7, r1
 80058ae:	e032      	b.n	8005916 <__kernel_rem_pio2+0x25e>
 80058b0:	2200      	movs	r2, #0
 80058b2:	4b4e      	ldr	r3, [pc, #312]	; (80059ec <__kernel_rem_pio2+0x334>)
 80058b4:	4640      	mov	r0, r8
 80058b6:	4649      	mov	r1, r9
 80058b8:	f7fa feb6 	bl	8000628 <__aeabi_dmul>
 80058bc:	f7fb f94e 	bl	8000b5c <__aeabi_d2iz>
 80058c0:	f7fa fe48 	bl	8000554 <__aeabi_i2d>
 80058c4:	2200      	movs	r2, #0
 80058c6:	4b4a      	ldr	r3, [pc, #296]	; (80059f0 <__kernel_rem_pio2+0x338>)
 80058c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058cc:	f7fa feac 	bl	8000628 <__aeabi_dmul>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4640      	mov	r0, r8
 80058d6:	4649      	mov	r1, r9
 80058d8:	f7fa fcee 	bl	80002b8 <__aeabi_dsub>
 80058dc:	f7fb f93e 	bl	8000b5c <__aeabi_d2iz>
 80058e0:	ab0e      	add	r3, sp, #56	; 0x38
 80058e2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80058e6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80058ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058ee:	f7fa fce5 	bl	80002bc <__adddf3>
 80058f2:	3501      	adds	r5, #1
 80058f4:	4680      	mov	r8, r0
 80058f6:	4689      	mov	r9, r1
 80058f8:	e75e      	b.n	80057b8 <__kernel_rem_pio2+0x100>
 80058fa:	d105      	bne.n	8005908 <__kernel_rem_pio2+0x250>
 80058fc:	1e63      	subs	r3, r4, #1
 80058fe:	aa0e      	add	r2, sp, #56	; 0x38
 8005900:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005904:	15c3      	asrs	r3, r0, #23
 8005906:	e79f      	b.n	8005848 <__kernel_rem_pio2+0x190>
 8005908:	2200      	movs	r2, #0
 800590a:	4b3a      	ldr	r3, [pc, #232]	; (80059f4 <__kernel_rem_pio2+0x33c>)
 800590c:	f7fb f912 	bl	8000b34 <__aeabi_dcmpge>
 8005910:	2800      	cmp	r0, #0
 8005912:	d139      	bne.n	8005988 <__kernel_rem_pio2+0x2d0>
 8005914:	9002      	str	r0, [sp, #8]
 8005916:	2200      	movs	r2, #0
 8005918:	2300      	movs	r3, #0
 800591a:	4630      	mov	r0, r6
 800591c:	4639      	mov	r1, r7
 800591e:	f7fb f8eb 	bl	8000af8 <__aeabi_dcmpeq>
 8005922:	2800      	cmp	r0, #0
 8005924:	f000 80c7 	beq.w	8005ab6 <__kernel_rem_pio2+0x3fe>
 8005928:	1e65      	subs	r5, r4, #1
 800592a:	462b      	mov	r3, r5
 800592c:	2200      	movs	r2, #0
 800592e:	9904      	ldr	r1, [sp, #16]
 8005930:	428b      	cmp	r3, r1
 8005932:	da6a      	bge.n	8005a0a <__kernel_rem_pio2+0x352>
 8005934:	2a00      	cmp	r2, #0
 8005936:	f000 8088 	beq.w	8005a4a <__kernel_rem_pio2+0x392>
 800593a:	ab0e      	add	r3, sp, #56	; 0x38
 800593c:	f1aa 0a18 	sub.w	sl, sl, #24
 8005940:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 80b4 	beq.w	8005ab2 <__kernel_rem_pio2+0x3fa>
 800594a:	4650      	mov	r0, sl
 800594c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80059d8 <__kernel_rem_pio2+0x320>
 8005950:	f000 fb3a 	bl	8005fc8 <scalbn>
 8005954:	00ec      	lsls	r4, r5, #3
 8005956:	ab72      	add	r3, sp, #456	; 0x1c8
 8005958:	191e      	adds	r6, r3, r4
 800595a:	ec59 8b10 	vmov	r8, r9, d0
 800595e:	f106 0a08 	add.w	sl, r6, #8
 8005962:	462f      	mov	r7, r5
 8005964:	2f00      	cmp	r7, #0
 8005966:	f280 80df 	bge.w	8005b28 <__kernel_rem_pio2+0x470>
 800596a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80059d0 <__kernel_rem_pio2+0x318>
 800596e:	f04f 0a00 	mov.w	sl, #0
 8005972:	eba5 030a 	sub.w	r3, r5, sl
 8005976:	2b00      	cmp	r3, #0
 8005978:	f2c0 810a 	blt.w	8005b90 <__kernel_rem_pio2+0x4d8>
 800597c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80059f8 <__kernel_rem_pio2+0x340>
 8005980:	ec59 8b18 	vmov	r8, r9, d8
 8005984:	2700      	movs	r7, #0
 8005986:	e0f5      	b.n	8005b74 <__kernel_rem_pio2+0x4bc>
 8005988:	2302      	movs	r3, #2
 800598a:	9302      	str	r3, [sp, #8]
 800598c:	e760      	b.n	8005850 <__kernel_rem_pio2+0x198>
 800598e:	ab0e      	add	r3, sp, #56	; 0x38
 8005990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005994:	b94d      	cbnz	r5, 80059aa <__kernel_rem_pio2+0x2f2>
 8005996:	b12b      	cbz	r3, 80059a4 <__kernel_rem_pio2+0x2ec>
 8005998:	a80e      	add	r0, sp, #56	; 0x38
 800599a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800599e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80059a2:	2301      	movs	r3, #1
 80059a4:	3201      	adds	r2, #1
 80059a6:	461d      	mov	r5, r3
 80059a8:	e759      	b.n	800585e <__kernel_rem_pio2+0x1a6>
 80059aa:	a80e      	add	r0, sp, #56	; 0x38
 80059ac:	1acb      	subs	r3, r1, r3
 80059ae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80059b2:	462b      	mov	r3, r5
 80059b4:	e7f6      	b.n	80059a4 <__kernel_rem_pio2+0x2ec>
 80059b6:	1e62      	subs	r2, r4, #1
 80059b8:	ab0e      	add	r3, sp, #56	; 0x38
 80059ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80059c2:	a90e      	add	r1, sp, #56	; 0x38
 80059c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80059c8:	e757      	b.n	800587a <__kernel_rem_pio2+0x1c2>
 80059ca:	bf00      	nop
 80059cc:	f3af 8000 	nop.w
	...
 80059dc:	3ff00000 	.word	0x3ff00000
 80059e0:	08006350 	.word	0x08006350
 80059e4:	40200000 	.word	0x40200000
 80059e8:	3ff00000 	.word	0x3ff00000
 80059ec:	3e700000 	.word	0x3e700000
 80059f0:	41700000 	.word	0x41700000
 80059f4:	3fe00000 	.word	0x3fe00000
 80059f8:	08006310 	.word	0x08006310
 80059fc:	1e62      	subs	r2, r4, #1
 80059fe:	ab0e      	add	r3, sp, #56	; 0x38
 8005a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a04:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005a08:	e7db      	b.n	80059c2 <__kernel_rem_pio2+0x30a>
 8005a0a:	a90e      	add	r1, sp, #56	; 0x38
 8005a0c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005a10:	3b01      	subs	r3, #1
 8005a12:	430a      	orrs	r2, r1
 8005a14:	e78b      	b.n	800592e <__kernel_rem_pio2+0x276>
 8005a16:	3301      	adds	r3, #1
 8005a18:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005a1c:	2900      	cmp	r1, #0
 8005a1e:	d0fa      	beq.n	8005a16 <__kernel_rem_pio2+0x35e>
 8005a20:	9a08      	ldr	r2, [sp, #32]
 8005a22:	4422      	add	r2, r4
 8005a24:	00d2      	lsls	r2, r2, #3
 8005a26:	a922      	add	r1, sp, #136	; 0x88
 8005a28:	18e3      	adds	r3, r4, r3
 8005a2a:	9206      	str	r2, [sp, #24]
 8005a2c:	440a      	add	r2, r1
 8005a2e:	9302      	str	r3, [sp, #8]
 8005a30:	f10b 0108 	add.w	r1, fp, #8
 8005a34:	f102 0308 	add.w	r3, r2, #8
 8005a38:	1c66      	adds	r6, r4, #1
 8005a3a:	910a      	str	r1, [sp, #40]	; 0x28
 8005a3c:	2500      	movs	r5, #0
 8005a3e:	930d      	str	r3, [sp, #52]	; 0x34
 8005a40:	9b02      	ldr	r3, [sp, #8]
 8005a42:	42b3      	cmp	r3, r6
 8005a44:	da04      	bge.n	8005a50 <__kernel_rem_pio2+0x398>
 8005a46:	461c      	mov	r4, r3
 8005a48:	e6a6      	b.n	8005798 <__kernel_rem_pio2+0xe0>
 8005a4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e7e3      	b.n	8005a18 <__kernel_rem_pio2+0x360>
 8005a50:	9b06      	ldr	r3, [sp, #24]
 8005a52:	18ef      	adds	r7, r5, r3
 8005a54:	ab22      	add	r3, sp, #136	; 0x88
 8005a56:	441f      	add	r7, r3
 8005a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005a5e:	f7fa fd79 	bl	8000554 <__aeabi_i2d>
 8005a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a64:	461c      	mov	r4, r3
 8005a66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a68:	e9c7 0100 	strd	r0, r1, [r7]
 8005a6c:	eb03 0b05 	add.w	fp, r3, r5
 8005a70:	2700      	movs	r7, #0
 8005a72:	f04f 0800 	mov.w	r8, #0
 8005a76:	f04f 0900 	mov.w	r9, #0
 8005a7a:	9b07      	ldr	r3, [sp, #28]
 8005a7c:	429f      	cmp	r7, r3
 8005a7e:	dd08      	ble.n	8005a92 <__kernel_rem_pio2+0x3da>
 8005a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a82:	aa72      	add	r2, sp, #456	; 0x1c8
 8005a84:	18eb      	adds	r3, r5, r3
 8005a86:	4413      	add	r3, r2
 8005a88:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8005a8c:	3601      	adds	r6, #1
 8005a8e:	3508      	adds	r5, #8
 8005a90:	e7d6      	b.n	8005a40 <__kernel_rem_pio2+0x388>
 8005a92:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005a96:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005a9a:	f7fa fdc5 	bl	8000628 <__aeabi_dmul>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4640      	mov	r0, r8
 8005aa4:	4649      	mov	r1, r9
 8005aa6:	f7fa fc09 	bl	80002bc <__adddf3>
 8005aaa:	3701      	adds	r7, #1
 8005aac:	4680      	mov	r8, r0
 8005aae:	4689      	mov	r9, r1
 8005ab0:	e7e3      	b.n	8005a7a <__kernel_rem_pio2+0x3c2>
 8005ab2:	3d01      	subs	r5, #1
 8005ab4:	e741      	b.n	800593a <__kernel_rem_pio2+0x282>
 8005ab6:	f1ca 0000 	rsb	r0, sl, #0
 8005aba:	ec47 6b10 	vmov	d0, r6, r7
 8005abe:	f000 fa83 	bl	8005fc8 <scalbn>
 8005ac2:	ec57 6b10 	vmov	r6, r7, d0
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	4b99      	ldr	r3, [pc, #612]	; (8005d30 <__kernel_rem_pio2+0x678>)
 8005aca:	ee10 0a10 	vmov	r0, s0
 8005ace:	4639      	mov	r1, r7
 8005ad0:	f7fb f830 	bl	8000b34 <__aeabi_dcmpge>
 8005ad4:	b1f8      	cbz	r0, 8005b16 <__kernel_rem_pio2+0x45e>
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	4b96      	ldr	r3, [pc, #600]	; (8005d34 <__kernel_rem_pio2+0x67c>)
 8005ada:	4630      	mov	r0, r6
 8005adc:	4639      	mov	r1, r7
 8005ade:	f7fa fda3 	bl	8000628 <__aeabi_dmul>
 8005ae2:	f7fb f83b 	bl	8000b5c <__aeabi_d2iz>
 8005ae6:	4680      	mov	r8, r0
 8005ae8:	f7fa fd34 	bl	8000554 <__aeabi_i2d>
 8005aec:	2200      	movs	r2, #0
 8005aee:	4b90      	ldr	r3, [pc, #576]	; (8005d30 <__kernel_rem_pio2+0x678>)
 8005af0:	f7fa fd9a 	bl	8000628 <__aeabi_dmul>
 8005af4:	460b      	mov	r3, r1
 8005af6:	4602      	mov	r2, r0
 8005af8:	4639      	mov	r1, r7
 8005afa:	4630      	mov	r0, r6
 8005afc:	f7fa fbdc 	bl	80002b8 <__aeabi_dsub>
 8005b00:	f7fb f82c 	bl	8000b5c <__aeabi_d2iz>
 8005b04:	1c65      	adds	r5, r4, #1
 8005b06:	ab0e      	add	r3, sp, #56	; 0x38
 8005b08:	f10a 0a18 	add.w	sl, sl, #24
 8005b0c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005b10:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005b14:	e719      	b.n	800594a <__kernel_rem_pio2+0x292>
 8005b16:	4630      	mov	r0, r6
 8005b18:	4639      	mov	r1, r7
 8005b1a:	f7fb f81f 	bl	8000b5c <__aeabi_d2iz>
 8005b1e:	ab0e      	add	r3, sp, #56	; 0x38
 8005b20:	4625      	mov	r5, r4
 8005b22:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005b26:	e710      	b.n	800594a <__kernel_rem_pio2+0x292>
 8005b28:	ab0e      	add	r3, sp, #56	; 0x38
 8005b2a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005b2e:	f7fa fd11 	bl	8000554 <__aeabi_i2d>
 8005b32:	4642      	mov	r2, r8
 8005b34:	464b      	mov	r3, r9
 8005b36:	f7fa fd77 	bl	8000628 <__aeabi_dmul>
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8005b40:	4b7c      	ldr	r3, [pc, #496]	; (8005d34 <__kernel_rem_pio2+0x67c>)
 8005b42:	4640      	mov	r0, r8
 8005b44:	4649      	mov	r1, r9
 8005b46:	f7fa fd6f 	bl	8000628 <__aeabi_dmul>
 8005b4a:	3f01      	subs	r7, #1
 8005b4c:	4680      	mov	r8, r0
 8005b4e:	4689      	mov	r9, r1
 8005b50:	e708      	b.n	8005964 <__kernel_rem_pio2+0x2ac>
 8005b52:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8005b5e:	f7fa fd63 	bl	8000628 <__aeabi_dmul>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	4640      	mov	r0, r8
 8005b68:	4649      	mov	r1, r9
 8005b6a:	f7fa fba7 	bl	80002bc <__adddf3>
 8005b6e:	3701      	adds	r7, #1
 8005b70:	4680      	mov	r8, r0
 8005b72:	4689      	mov	r9, r1
 8005b74:	9b04      	ldr	r3, [sp, #16]
 8005b76:	429f      	cmp	r7, r3
 8005b78:	dc01      	bgt.n	8005b7e <__kernel_rem_pio2+0x4c6>
 8005b7a:	45ba      	cmp	sl, r7
 8005b7c:	dae9      	bge.n	8005b52 <__kernel_rem_pio2+0x49a>
 8005b7e:	ab4a      	add	r3, sp, #296	; 0x128
 8005b80:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b84:	e9c3 8900 	strd	r8, r9, [r3]
 8005b88:	f10a 0a01 	add.w	sl, sl, #1
 8005b8c:	3e08      	subs	r6, #8
 8005b8e:	e6f0      	b.n	8005972 <__kernel_rem_pio2+0x2ba>
 8005b90:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005b92:	2b03      	cmp	r3, #3
 8005b94:	d85b      	bhi.n	8005c4e <__kernel_rem_pio2+0x596>
 8005b96:	e8df f003 	tbb	[pc, r3]
 8005b9a:	264a      	.short	0x264a
 8005b9c:	0226      	.short	0x0226
 8005b9e:	ab9a      	add	r3, sp, #616	; 0x268
 8005ba0:	441c      	add	r4, r3
 8005ba2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005ba6:	46a2      	mov	sl, r4
 8005ba8:	46ab      	mov	fp, r5
 8005baa:	f1bb 0f00 	cmp.w	fp, #0
 8005bae:	dc6c      	bgt.n	8005c8a <__kernel_rem_pio2+0x5d2>
 8005bb0:	46a2      	mov	sl, r4
 8005bb2:	46ab      	mov	fp, r5
 8005bb4:	f1bb 0f01 	cmp.w	fp, #1
 8005bb8:	f300 8086 	bgt.w	8005cc8 <__kernel_rem_pio2+0x610>
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	2100      	movs	r1, #0
 8005bc0:	2d01      	cmp	r5, #1
 8005bc2:	f300 80a0 	bgt.w	8005d06 <__kernel_rem_pio2+0x64e>
 8005bc6:	9b02      	ldr	r3, [sp, #8]
 8005bc8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005bcc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f040 809e 	bne.w	8005d12 <__kernel_rem_pio2+0x65a>
 8005bd6:	9b01      	ldr	r3, [sp, #4]
 8005bd8:	e9c3 7800 	strd	r7, r8, [r3]
 8005bdc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005be0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005be4:	e033      	b.n	8005c4e <__kernel_rem_pio2+0x596>
 8005be6:	3408      	adds	r4, #8
 8005be8:	ab4a      	add	r3, sp, #296	; 0x128
 8005bea:	441c      	add	r4, r3
 8005bec:	462e      	mov	r6, r5
 8005bee:	2000      	movs	r0, #0
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	2e00      	cmp	r6, #0
 8005bf4:	da3a      	bge.n	8005c6c <__kernel_rem_pio2+0x5b4>
 8005bf6:	9b02      	ldr	r3, [sp, #8]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d03d      	beq.n	8005c78 <__kernel_rem_pio2+0x5c0>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c02:	9c01      	ldr	r4, [sp, #4]
 8005c04:	e9c4 2300 	strd	r2, r3, [r4]
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005c10:	f7fa fb52 	bl	80002b8 <__aeabi_dsub>
 8005c14:	ae4c      	add	r6, sp, #304	; 0x130
 8005c16:	2401      	movs	r4, #1
 8005c18:	42a5      	cmp	r5, r4
 8005c1a:	da30      	bge.n	8005c7e <__kernel_rem_pio2+0x5c6>
 8005c1c:	9b02      	ldr	r3, [sp, #8]
 8005c1e:	b113      	cbz	r3, 8005c26 <__kernel_rem_pio2+0x56e>
 8005c20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c24:	4619      	mov	r1, r3
 8005c26:	9b01      	ldr	r3, [sp, #4]
 8005c28:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005c2c:	e00f      	b.n	8005c4e <__kernel_rem_pio2+0x596>
 8005c2e:	ab9a      	add	r3, sp, #616	; 0x268
 8005c30:	441c      	add	r4, r3
 8005c32:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005c36:	2000      	movs	r0, #0
 8005c38:	2100      	movs	r1, #0
 8005c3a:	2d00      	cmp	r5, #0
 8005c3c:	da10      	bge.n	8005c60 <__kernel_rem_pio2+0x5a8>
 8005c3e:	9b02      	ldr	r3, [sp, #8]
 8005c40:	b113      	cbz	r3, 8005c48 <__kernel_rem_pio2+0x590>
 8005c42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c46:	4619      	mov	r1, r3
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	e9c3 0100 	strd	r0, r1, [r3]
 8005c4e:	9b06      	ldr	r3, [sp, #24]
 8005c50:	f003 0007 	and.w	r0, r3, #7
 8005c54:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005c58:	ecbd 8b02 	vpop	{d8}
 8005c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c60:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005c64:	f7fa fb2a 	bl	80002bc <__adddf3>
 8005c68:	3d01      	subs	r5, #1
 8005c6a:	e7e6      	b.n	8005c3a <__kernel_rem_pio2+0x582>
 8005c6c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005c70:	f7fa fb24 	bl	80002bc <__adddf3>
 8005c74:	3e01      	subs	r6, #1
 8005c76:	e7bc      	b.n	8005bf2 <__kernel_rem_pio2+0x53a>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	e7c1      	b.n	8005c02 <__kernel_rem_pio2+0x54a>
 8005c7e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005c82:	f7fa fb1b 	bl	80002bc <__adddf3>
 8005c86:	3401      	adds	r4, #1
 8005c88:	e7c6      	b.n	8005c18 <__kernel_rem_pio2+0x560>
 8005c8a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005c8e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005c92:	4640      	mov	r0, r8
 8005c94:	ec53 2b17 	vmov	r2, r3, d7
 8005c98:	4649      	mov	r1, r9
 8005c9a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005c9e:	f7fa fb0d 	bl	80002bc <__adddf3>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	4606      	mov	r6, r0
 8005ca8:	460f      	mov	r7, r1
 8005caa:	4640      	mov	r0, r8
 8005cac:	4649      	mov	r1, r9
 8005cae:	f7fa fb03 	bl	80002b8 <__aeabi_dsub>
 8005cb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cb6:	f7fa fb01 	bl	80002bc <__adddf3>
 8005cba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005cbe:	e9ca 0100 	strd	r0, r1, [sl]
 8005cc2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005cc6:	e770      	b.n	8005baa <__kernel_rem_pio2+0x4f2>
 8005cc8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005ccc:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	ec53 2b17 	vmov	r2, r3, d7
 8005cd6:	4639      	mov	r1, r7
 8005cd8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005cdc:	f7fa faee 	bl	80002bc <__adddf3>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	4680      	mov	r8, r0
 8005ce6:	4689      	mov	r9, r1
 8005ce8:	4630      	mov	r0, r6
 8005cea:	4639      	mov	r1, r7
 8005cec:	f7fa fae4 	bl	80002b8 <__aeabi_dsub>
 8005cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cf4:	f7fa fae2 	bl	80002bc <__adddf3>
 8005cf8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005cfc:	e9ca 0100 	strd	r0, r1, [sl]
 8005d00:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8005d04:	e756      	b.n	8005bb4 <__kernel_rem_pio2+0x4fc>
 8005d06:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d0a:	f7fa fad7 	bl	80002bc <__adddf3>
 8005d0e:	3d01      	subs	r5, #1
 8005d10:	e756      	b.n	8005bc0 <__kernel_rem_pio2+0x508>
 8005d12:	9b01      	ldr	r3, [sp, #4]
 8005d14:	9a01      	ldr	r2, [sp, #4]
 8005d16:	601f      	str	r7, [r3, #0]
 8005d18:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005d1c:	605c      	str	r4, [r3, #4]
 8005d1e:	609d      	str	r5, [r3, #8]
 8005d20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005d24:	60d3      	str	r3, [r2, #12]
 8005d26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d2a:	6110      	str	r0, [r2, #16]
 8005d2c:	6153      	str	r3, [r2, #20]
 8005d2e:	e78e      	b.n	8005c4e <__kernel_rem_pio2+0x596>
 8005d30:	41700000 	.word	0x41700000
 8005d34:	3e700000 	.word	0x3e700000

08005d38 <__kernel_sin>:
 8005d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3c:	ec55 4b10 	vmov	r4, r5, d0
 8005d40:	b085      	sub	sp, #20
 8005d42:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005d46:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005d4a:	ed8d 1b00 	vstr	d1, [sp]
 8005d4e:	9002      	str	r0, [sp, #8]
 8005d50:	da06      	bge.n	8005d60 <__kernel_sin+0x28>
 8005d52:	ee10 0a10 	vmov	r0, s0
 8005d56:	4629      	mov	r1, r5
 8005d58:	f7fa ff00 	bl	8000b5c <__aeabi_d2iz>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d051      	beq.n	8005e04 <__kernel_sin+0xcc>
 8005d60:	4622      	mov	r2, r4
 8005d62:	462b      	mov	r3, r5
 8005d64:	4620      	mov	r0, r4
 8005d66:	4629      	mov	r1, r5
 8005d68:	f7fa fc5e 	bl	8000628 <__aeabi_dmul>
 8005d6c:	4682      	mov	sl, r0
 8005d6e:	468b      	mov	fp, r1
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4620      	mov	r0, r4
 8005d76:	4629      	mov	r1, r5
 8005d78:	f7fa fc56 	bl	8000628 <__aeabi_dmul>
 8005d7c:	a341      	add	r3, pc, #260	; (adr r3, 8005e84 <__kernel_sin+0x14c>)
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	4680      	mov	r8, r0
 8005d84:	4689      	mov	r9, r1
 8005d86:	4650      	mov	r0, sl
 8005d88:	4659      	mov	r1, fp
 8005d8a:	f7fa fc4d 	bl	8000628 <__aeabi_dmul>
 8005d8e:	a33f      	add	r3, pc, #252	; (adr r3, 8005e8c <__kernel_sin+0x154>)
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	f7fa fa90 	bl	80002b8 <__aeabi_dsub>
 8005d98:	4652      	mov	r2, sl
 8005d9a:	465b      	mov	r3, fp
 8005d9c:	f7fa fc44 	bl	8000628 <__aeabi_dmul>
 8005da0:	a33c      	add	r3, pc, #240	; (adr r3, 8005e94 <__kernel_sin+0x15c>)
 8005da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da6:	f7fa fa89 	bl	80002bc <__adddf3>
 8005daa:	4652      	mov	r2, sl
 8005dac:	465b      	mov	r3, fp
 8005dae:	f7fa fc3b 	bl	8000628 <__aeabi_dmul>
 8005db2:	a33a      	add	r3, pc, #232	; (adr r3, 8005e9c <__kernel_sin+0x164>)
 8005db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db8:	f7fa fa7e 	bl	80002b8 <__aeabi_dsub>
 8005dbc:	4652      	mov	r2, sl
 8005dbe:	465b      	mov	r3, fp
 8005dc0:	f7fa fc32 	bl	8000628 <__aeabi_dmul>
 8005dc4:	a337      	add	r3, pc, #220	; (adr r3, 8005ea4 <__kernel_sin+0x16c>)
 8005dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dca:	f7fa fa77 	bl	80002bc <__adddf3>
 8005dce:	9b02      	ldr	r3, [sp, #8]
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	460f      	mov	r7, r1
 8005dd4:	b9db      	cbnz	r3, 8005e0e <__kernel_sin+0xd6>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4650      	mov	r0, sl
 8005ddc:	4659      	mov	r1, fp
 8005dde:	f7fa fc23 	bl	8000628 <__aeabi_dmul>
 8005de2:	a325      	add	r3, pc, #148	; (adr r3, 8005e78 <__kernel_sin+0x140>)
 8005de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de8:	f7fa fa66 	bl	80002b8 <__aeabi_dsub>
 8005dec:	4642      	mov	r2, r8
 8005dee:	464b      	mov	r3, r9
 8005df0:	f7fa fc1a 	bl	8000628 <__aeabi_dmul>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4620      	mov	r0, r4
 8005dfa:	4629      	mov	r1, r5
 8005dfc:	f7fa fa5e 	bl	80002bc <__adddf3>
 8005e00:	4604      	mov	r4, r0
 8005e02:	460d      	mov	r5, r1
 8005e04:	ec45 4b10 	vmov	d0, r4, r5
 8005e08:	b005      	add	sp, #20
 8005e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0e:	2200      	movs	r2, #0
 8005e10:	4b1b      	ldr	r3, [pc, #108]	; (8005e80 <__kernel_sin+0x148>)
 8005e12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e16:	f7fa fc07 	bl	8000628 <__aeabi_dmul>
 8005e1a:	4632      	mov	r2, r6
 8005e1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e20:	463b      	mov	r3, r7
 8005e22:	4640      	mov	r0, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	f7fa fbff 	bl	8000628 <__aeabi_dmul>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e32:	f7fa fa41 	bl	80002b8 <__aeabi_dsub>
 8005e36:	4652      	mov	r2, sl
 8005e38:	465b      	mov	r3, fp
 8005e3a:	f7fa fbf5 	bl	8000628 <__aeabi_dmul>
 8005e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e42:	f7fa fa39 	bl	80002b8 <__aeabi_dsub>
 8005e46:	a30c      	add	r3, pc, #48	; (adr r3, 8005e78 <__kernel_sin+0x140>)
 8005e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4c:	4606      	mov	r6, r0
 8005e4e:	460f      	mov	r7, r1
 8005e50:	4640      	mov	r0, r8
 8005e52:	4649      	mov	r1, r9
 8005e54:	f7fa fbe8 	bl	8000628 <__aeabi_dmul>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	4639      	mov	r1, r7
 8005e60:	f7fa fa2c 	bl	80002bc <__adddf3>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4620      	mov	r0, r4
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	f7fa fa24 	bl	80002b8 <__aeabi_dsub>
 8005e70:	e7c6      	b.n	8005e00 <__kernel_sin+0xc8>
 8005e72:	bf00      	nop
 8005e74:	f3af 8000 	nop.w
 8005e78:	55555549 	.word	0x55555549
 8005e7c:	3fc55555 	.word	0x3fc55555
 8005e80:	3fe00000 	.word	0x3fe00000
 8005e84:	5acfd57c 	.word	0x5acfd57c
 8005e88:	3de5d93a 	.word	0x3de5d93a
 8005e8c:	8a2b9ceb 	.word	0x8a2b9ceb
 8005e90:	3e5ae5e6 	.word	0x3e5ae5e6
 8005e94:	57b1fe7d 	.word	0x57b1fe7d
 8005e98:	3ec71de3 	.word	0x3ec71de3
 8005e9c:	19c161d5 	.word	0x19c161d5
 8005ea0:	3f2a01a0 	.word	0x3f2a01a0
 8005ea4:	1110f8a6 	.word	0x1110f8a6
 8005ea8:	3f811111 	.word	0x3f811111

08005eac <fabs>:
 8005eac:	ec51 0b10 	vmov	r0, r1, d0
 8005eb0:	ee10 2a10 	vmov	r2, s0
 8005eb4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005eb8:	ec43 2b10 	vmov	d0, r2, r3
 8005ebc:	4770      	bx	lr
	...

08005ec0 <floor>:
 8005ec0:	ec51 0b10 	vmov	r0, r1, d0
 8005ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005ecc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005ed0:	2e13      	cmp	r6, #19
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	ee10 5a10 	vmov	r5, s0
 8005ed8:	4680      	mov	r8, r0
 8005eda:	dc34      	bgt.n	8005f46 <floor+0x86>
 8005edc:	2e00      	cmp	r6, #0
 8005ede:	da16      	bge.n	8005f0e <floor+0x4e>
 8005ee0:	a335      	add	r3, pc, #212	; (adr r3, 8005fb8 <floor+0xf8>)
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f7fa f9e9 	bl	80002bc <__adddf3>
 8005eea:	2200      	movs	r2, #0
 8005eec:	2300      	movs	r3, #0
 8005eee:	f7fa fe2b 	bl	8000b48 <__aeabi_dcmpgt>
 8005ef2:	b148      	cbz	r0, 8005f08 <floor+0x48>
 8005ef4:	2c00      	cmp	r4, #0
 8005ef6:	da59      	bge.n	8005fac <floor+0xec>
 8005ef8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005efc:	4a30      	ldr	r2, [pc, #192]	; (8005fc0 <floor+0x100>)
 8005efe:	432b      	orrs	r3, r5
 8005f00:	2500      	movs	r5, #0
 8005f02:	42ab      	cmp	r3, r5
 8005f04:	bf18      	it	ne
 8005f06:	4614      	movne	r4, r2
 8005f08:	4621      	mov	r1, r4
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	e025      	b.n	8005f5a <floor+0x9a>
 8005f0e:	4f2d      	ldr	r7, [pc, #180]	; (8005fc4 <floor+0x104>)
 8005f10:	4137      	asrs	r7, r6
 8005f12:	ea01 0307 	and.w	r3, r1, r7
 8005f16:	4303      	orrs	r3, r0
 8005f18:	d01f      	beq.n	8005f5a <floor+0x9a>
 8005f1a:	a327      	add	r3, pc, #156	; (adr r3, 8005fb8 <floor+0xf8>)
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	f7fa f9cc 	bl	80002bc <__adddf3>
 8005f24:	2200      	movs	r2, #0
 8005f26:	2300      	movs	r3, #0
 8005f28:	f7fa fe0e 	bl	8000b48 <__aeabi_dcmpgt>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	d0eb      	beq.n	8005f08 <floor+0x48>
 8005f30:	2c00      	cmp	r4, #0
 8005f32:	bfbe      	ittt	lt
 8005f34:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005f38:	fa43 f606 	asrlt.w	r6, r3, r6
 8005f3c:	19a4      	addlt	r4, r4, r6
 8005f3e:	ea24 0407 	bic.w	r4, r4, r7
 8005f42:	2500      	movs	r5, #0
 8005f44:	e7e0      	b.n	8005f08 <floor+0x48>
 8005f46:	2e33      	cmp	r6, #51	; 0x33
 8005f48:	dd0b      	ble.n	8005f62 <floor+0xa2>
 8005f4a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005f4e:	d104      	bne.n	8005f5a <floor+0x9a>
 8005f50:	ee10 2a10 	vmov	r2, s0
 8005f54:	460b      	mov	r3, r1
 8005f56:	f7fa f9b1 	bl	80002bc <__adddf3>
 8005f5a:	ec41 0b10 	vmov	d0, r0, r1
 8005f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f62:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005f66:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6a:	fa23 f707 	lsr.w	r7, r3, r7
 8005f6e:	4207      	tst	r7, r0
 8005f70:	d0f3      	beq.n	8005f5a <floor+0x9a>
 8005f72:	a311      	add	r3, pc, #68	; (adr r3, 8005fb8 <floor+0xf8>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa f9a0 	bl	80002bc <__adddf3>
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f7fa fde2 	bl	8000b48 <__aeabi_dcmpgt>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	d0bf      	beq.n	8005f08 <floor+0x48>
 8005f88:	2c00      	cmp	r4, #0
 8005f8a:	da02      	bge.n	8005f92 <floor+0xd2>
 8005f8c:	2e14      	cmp	r6, #20
 8005f8e:	d103      	bne.n	8005f98 <floor+0xd8>
 8005f90:	3401      	adds	r4, #1
 8005f92:	ea25 0507 	bic.w	r5, r5, r7
 8005f96:	e7b7      	b.n	8005f08 <floor+0x48>
 8005f98:	2301      	movs	r3, #1
 8005f9a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005f9e:	fa03 f606 	lsl.w	r6, r3, r6
 8005fa2:	4435      	add	r5, r6
 8005fa4:	4545      	cmp	r5, r8
 8005fa6:	bf38      	it	cc
 8005fa8:	18e4      	addcc	r4, r4, r3
 8005faa:	e7f2      	b.n	8005f92 <floor+0xd2>
 8005fac:	2500      	movs	r5, #0
 8005fae:	462c      	mov	r4, r5
 8005fb0:	e7aa      	b.n	8005f08 <floor+0x48>
 8005fb2:	bf00      	nop
 8005fb4:	f3af 8000 	nop.w
 8005fb8:	8800759c 	.word	0x8800759c
 8005fbc:	7e37e43c 	.word	0x7e37e43c
 8005fc0:	bff00000 	.word	0xbff00000
 8005fc4:	000fffff 	.word	0x000fffff

08005fc8 <scalbn>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	ec55 4b10 	vmov	r4, r5, d0
 8005fce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005fd2:	4606      	mov	r6, r0
 8005fd4:	462b      	mov	r3, r5
 8005fd6:	b9aa      	cbnz	r2, 8006004 <scalbn+0x3c>
 8005fd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005fdc:	4323      	orrs	r3, r4
 8005fde:	d03b      	beq.n	8006058 <scalbn+0x90>
 8005fe0:	4b31      	ldr	r3, [pc, #196]	; (80060a8 <scalbn+0xe0>)
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	ee10 0a10 	vmov	r0, s0
 8005fea:	f7fa fb1d 	bl	8000628 <__aeabi_dmul>
 8005fee:	4b2f      	ldr	r3, [pc, #188]	; (80060ac <scalbn+0xe4>)
 8005ff0:	429e      	cmp	r6, r3
 8005ff2:	4604      	mov	r4, r0
 8005ff4:	460d      	mov	r5, r1
 8005ff6:	da12      	bge.n	800601e <scalbn+0x56>
 8005ff8:	a327      	add	r3, pc, #156	; (adr r3, 8006098 <scalbn+0xd0>)
 8005ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffe:	f7fa fb13 	bl	8000628 <__aeabi_dmul>
 8006002:	e009      	b.n	8006018 <scalbn+0x50>
 8006004:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006008:	428a      	cmp	r2, r1
 800600a:	d10c      	bne.n	8006026 <scalbn+0x5e>
 800600c:	ee10 2a10 	vmov	r2, s0
 8006010:	4620      	mov	r0, r4
 8006012:	4629      	mov	r1, r5
 8006014:	f7fa f952 	bl	80002bc <__adddf3>
 8006018:	4604      	mov	r4, r0
 800601a:	460d      	mov	r5, r1
 800601c:	e01c      	b.n	8006058 <scalbn+0x90>
 800601e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006022:	460b      	mov	r3, r1
 8006024:	3a36      	subs	r2, #54	; 0x36
 8006026:	4432      	add	r2, r6
 8006028:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800602c:	428a      	cmp	r2, r1
 800602e:	dd0b      	ble.n	8006048 <scalbn+0x80>
 8006030:	ec45 4b11 	vmov	d1, r4, r5
 8006034:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80060a0 <scalbn+0xd8>
 8006038:	f000 f83c 	bl	80060b4 <copysign>
 800603c:	a318      	add	r3, pc, #96	; (adr r3, 80060a0 <scalbn+0xd8>)
 800603e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006042:	ec51 0b10 	vmov	r0, r1, d0
 8006046:	e7da      	b.n	8005ffe <scalbn+0x36>
 8006048:	2a00      	cmp	r2, #0
 800604a:	dd08      	ble.n	800605e <scalbn+0x96>
 800604c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006050:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006054:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006058:	ec45 4b10 	vmov	d0, r4, r5
 800605c:	bd70      	pop	{r4, r5, r6, pc}
 800605e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006062:	da0d      	bge.n	8006080 <scalbn+0xb8>
 8006064:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006068:	429e      	cmp	r6, r3
 800606a:	ec45 4b11 	vmov	d1, r4, r5
 800606e:	dce1      	bgt.n	8006034 <scalbn+0x6c>
 8006070:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8006098 <scalbn+0xd0>
 8006074:	f000 f81e 	bl	80060b4 <copysign>
 8006078:	a307      	add	r3, pc, #28	; (adr r3, 8006098 <scalbn+0xd0>)
 800607a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607e:	e7e0      	b.n	8006042 <scalbn+0x7a>
 8006080:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006084:	3236      	adds	r2, #54	; 0x36
 8006086:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800608a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800608e:	4620      	mov	r0, r4
 8006090:	4629      	mov	r1, r5
 8006092:	2200      	movs	r2, #0
 8006094:	4b06      	ldr	r3, [pc, #24]	; (80060b0 <scalbn+0xe8>)
 8006096:	e7b2      	b.n	8005ffe <scalbn+0x36>
 8006098:	c2f8f359 	.word	0xc2f8f359
 800609c:	01a56e1f 	.word	0x01a56e1f
 80060a0:	8800759c 	.word	0x8800759c
 80060a4:	7e37e43c 	.word	0x7e37e43c
 80060a8:	43500000 	.word	0x43500000
 80060ac:	ffff3cb0 	.word	0xffff3cb0
 80060b0:	3c900000 	.word	0x3c900000

080060b4 <copysign>:
 80060b4:	ec51 0b10 	vmov	r0, r1, d0
 80060b8:	ee11 0a90 	vmov	r0, s3
 80060bc:	ee10 2a10 	vmov	r2, s0
 80060c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80060c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80060c8:	ea41 0300 	orr.w	r3, r1, r0
 80060cc:	ec43 2b10 	vmov	d0, r2, r3
 80060d0:	4770      	bx	lr
	...

080060d4 <_init>:
 80060d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060d6:	bf00      	nop
 80060d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060da:	bc08      	pop	{r3}
 80060dc:	469e      	mov	lr, r3
 80060de:	4770      	bx	lr

080060e0 <_fini>:
 80060e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e2:	bf00      	nop
 80060e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060e6:	bc08      	pop	{r3}
 80060e8:	469e      	mov	lr, r3
 80060ea:	4770      	bx	lr
