// Seed: 2949866749
module module_0;
  initial begin : LABEL_0
    force id_1 = id_1[1'b0];
  end
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_0 = 0;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wire id_2,
    input logic id_3
);
  always id_1 = #1 id_3;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = 1;
  assign id_1 = 1;
  assign module_3.type_0 = 0;
  initial id_2 = #1 id_2;
endmodule
module module_3 (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_3 = id_5;
  module_2 modCall_1 ();
  wire id_6;
endmodule
