#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2009de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fe6160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2030070 .functor NOT 1, L_0x2032c70, C4<0>, C4<0>, C4<0>;
L_0x2032a00 .functor XOR 5, L_0x20328c0, L_0x2032960, C4<00000>, C4<00000>;
L_0x2032b60 .functor XOR 5, L_0x2032a00, L_0x2032ac0, C4<00000>, C4<00000>;
v0x202f3f0_0 .net *"_ivl_10", 4 0, L_0x2032ac0;  1 drivers
v0x202f4f0_0 .net *"_ivl_12", 4 0, L_0x2032b60;  1 drivers
v0x202f5d0_0 .net *"_ivl_2", 4 0, L_0x2032820;  1 drivers
v0x202f690_0 .net *"_ivl_4", 4 0, L_0x20328c0;  1 drivers
v0x202f770_0 .net *"_ivl_6", 4 0, L_0x2032960;  1 drivers
v0x202f8a0_0 .net *"_ivl_8", 4 0, L_0x2032a00;  1 drivers
v0x202f980_0 .var "clk", 0 0;
v0x202fa20_0 .var/2u "stats1", 159 0;
v0x202fae0_0 .var/2u "strobe", 0 0;
v0x202fc30_0 .net "sum_dut", 4 0, L_0x2032640;  1 drivers
v0x202fcf0_0 .net "sum_ref", 4 0, L_0x20303e0;  1 drivers
v0x202fd90_0 .net "tb_match", 0 0, L_0x2032c70;  1 drivers
v0x202fe30_0 .net "tb_mismatch", 0 0, L_0x2030070;  1 drivers
v0x202fef0_0 .net "x", 3 0, v0x202b840_0;  1 drivers
v0x202ffb0_0 .net "y", 3 0, v0x202b900_0;  1 drivers
L_0x2032820 .concat [ 5 0 0 0], L_0x20303e0;
L_0x20328c0 .concat [ 5 0 0 0], L_0x20303e0;
L_0x2032960 .concat [ 5 0 0 0], L_0x2032640;
L_0x2032ac0 .concat [ 5 0 0 0], L_0x20303e0;
L_0x2032c70 .cmp/eeq 5, L_0x2032820, L_0x2032b60;
S_0x1fefd10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1fe6160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ff5950_0 .net *"_ivl_0", 4 0, L_0x2030100;  1 drivers
L_0x7f180eac1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ff30e0_0 .net *"_ivl_3", 0 0, L_0x7f180eac1018;  1 drivers
v0x1ff0840_0 .net *"_ivl_4", 4 0, L_0x2030260;  1 drivers
L_0x7f180eac1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x202b0f0_0 .net *"_ivl_7", 0 0, L_0x7f180eac1060;  1 drivers
v0x202b1d0_0 .net "sum", 4 0, L_0x20303e0;  alias, 1 drivers
v0x202b300_0 .net "x", 3 0, v0x202b840_0;  alias, 1 drivers
v0x202b3e0_0 .net "y", 3 0, v0x202b900_0;  alias, 1 drivers
L_0x2030100 .concat [ 4 1 0 0], v0x202b840_0, L_0x7f180eac1018;
L_0x2030260 .concat [ 4 1 0 0], v0x202b900_0, L_0x7f180eac1060;
L_0x20303e0 .arith/sum 5, L_0x2030100, L_0x2030260;
S_0x202b540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1fe6160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x202b760_0 .net "clk", 0 0, v0x202f980_0;  1 drivers
v0x202b840_0 .var "x", 3 0;
v0x202b900_0 .var "y", 3 0;
E_0x1ff9650/0 .event negedge, v0x202b760_0;
E_0x1ff9650/1 .event posedge, v0x202b760_0;
E_0x1ff9650 .event/or E_0x1ff9650/0, E_0x1ff9650/1;
S_0x202b9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1fe6160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x202eba0_0 .net "c1", 0 0, L_0x2030a40;  1 drivers
v0x202ec60_0 .net "c2", 0 0, L_0x2031230;  1 drivers
v0x202ed70_0 .net "c3", 0 0, L_0x2031a10;  1 drivers
v0x202ee60_0 .net "sum", 4 0, L_0x2032640;  alias, 1 drivers
v0x202ef00_0 .net "x", 3 0, v0x202b840_0;  alias, 1 drivers
v0x202f060_0 .net "y", 3 0, v0x202b900_0;  alias, 1 drivers
L_0x2030b50 .part v0x202b840_0, 0, 1;
L_0x2030c80 .part v0x202b900_0, 0, 1;
L_0x2031340 .part v0x202b840_0, 1, 1;
L_0x2031470 .part v0x202b900_0, 1, 1;
L_0x2031b20 .part v0x202b840_0, 2, 1;
L_0x2031c50 .part v0x202b900_0, 2, 1;
L_0x2032310 .part v0x202b840_0, 3, 1;
L_0x2032440 .part v0x202b900_0, 3, 1;
LS_0x2032640_0_0 .concat8 [ 1 1 1 1], L_0x2030590, L_0x2030eb0, L_0x2031640, L_0x2031e30;
LS_0x2032640_0_4 .concat8 [ 1 0 0 0], L_0x2032200;
L_0x2032640 .concat8 [ 4 1 0 0], LS_0x2032640_0_0, LS_0x2032640_0_4;
S_0x202bbc0 .scope module, "FA0" "full_adder" 4 9, 4 45 0, S_0x202b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2030480 .functor XOR 1, L_0x2030b50, L_0x2030c80, C4<0>, C4<0>;
L_0x7f180eac10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2030590 .functor XOR 1, L_0x2030480, L_0x7f180eac10a8, C4<0>, C4<0>;
L_0x2030650 .functor AND 1, L_0x2030b50, L_0x2030c80, C4<1>, C4<1>;
L_0x2030790 .functor AND 1, L_0x2030c80, L_0x7f180eac10a8, C4<1>, C4<1>;
L_0x2030880 .functor OR 1, L_0x2030650, L_0x2030790, C4<0>, C4<0>;
L_0x2030990 .functor AND 1, L_0x2030b50, L_0x7f180eac10a8, C4<1>, C4<1>;
L_0x2030a40 .functor OR 1, L_0x2030880, L_0x2030990, C4<0>, C4<0>;
v0x202be50_0 .net *"_ivl_0", 0 0, L_0x2030480;  1 drivers
v0x202bf50_0 .net *"_ivl_10", 0 0, L_0x2030990;  1 drivers
v0x202c030_0 .net *"_ivl_4", 0 0, L_0x2030650;  1 drivers
v0x202c120_0 .net *"_ivl_6", 0 0, L_0x2030790;  1 drivers
v0x202c200_0 .net *"_ivl_8", 0 0, L_0x2030880;  1 drivers
v0x202c330_0 .net "a", 0 0, L_0x2030b50;  1 drivers
v0x202c3f0_0 .net "b", 0 0, L_0x2030c80;  1 drivers
v0x202c4b0_0 .net "cin", 0 0, L_0x7f180eac10a8;  1 drivers
v0x202c570_0 .net "cout", 0 0, L_0x2030a40;  alias, 1 drivers
v0x202c630_0 .net "sum", 0 0, L_0x2030590;  1 drivers
S_0x202c790 .scope module, "FA1" "full_adder" 4 18, 4 45 0, S_0x202b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2030e40 .functor XOR 1, L_0x2031340, L_0x2031470, C4<0>, C4<0>;
L_0x2030eb0 .functor XOR 1, L_0x2030e40, L_0x2030a40, C4<0>, C4<0>;
L_0x2030fb0 .functor AND 1, L_0x2031340, L_0x2031470, C4<1>, C4<1>;
L_0x2031020 .functor AND 1, L_0x2031470, L_0x2030a40, C4<1>, C4<1>;
L_0x20310c0 .functor OR 1, L_0x2030fb0, L_0x2031020, C4<0>, C4<0>;
L_0x2031180 .functor AND 1, L_0x2031340, L_0x2030a40, C4<1>, C4<1>;
L_0x2031230 .functor OR 1, L_0x20310c0, L_0x2031180, C4<0>, C4<0>;
v0x202c9f0_0 .net *"_ivl_0", 0 0, L_0x2030e40;  1 drivers
v0x202cad0_0 .net *"_ivl_10", 0 0, L_0x2031180;  1 drivers
v0x202cbb0_0 .net *"_ivl_4", 0 0, L_0x2030fb0;  1 drivers
v0x202cca0_0 .net *"_ivl_6", 0 0, L_0x2031020;  1 drivers
v0x202cd80_0 .net *"_ivl_8", 0 0, L_0x20310c0;  1 drivers
v0x202ceb0_0 .net "a", 0 0, L_0x2031340;  1 drivers
v0x202cf70_0 .net "b", 0 0, L_0x2031470;  1 drivers
v0x202d030_0 .net "cin", 0 0, L_0x2030a40;  alias, 1 drivers
v0x202d0d0_0 .net "cout", 0 0, L_0x2031230;  alias, 1 drivers
v0x202d200_0 .net "sum", 0 0, L_0x2030eb0;  1 drivers
S_0x202d390 .scope module, "FA2" "full_adder" 4 27, 4 45 0, S_0x202b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x20315d0 .functor XOR 1, L_0x2031b20, L_0x2031c50, C4<0>, C4<0>;
L_0x2031640 .functor XOR 1, L_0x20315d0, L_0x2031230, C4<0>, C4<0>;
L_0x2031740 .functor AND 1, L_0x2031b20, L_0x2031c50, C4<1>, C4<1>;
L_0x20317b0 .functor AND 1, L_0x2031c50, L_0x2031230, C4<1>, C4<1>;
L_0x2031850 .functor OR 1, L_0x2031740, L_0x20317b0, C4<0>, C4<0>;
L_0x2031960 .functor AND 1, L_0x2031b20, L_0x2031230, C4<1>, C4<1>;
L_0x2031a10 .functor OR 1, L_0x2031850, L_0x2031960, C4<0>, C4<0>;
v0x202d600_0 .net *"_ivl_0", 0 0, L_0x20315d0;  1 drivers
v0x202d6e0_0 .net *"_ivl_10", 0 0, L_0x2031960;  1 drivers
v0x202d7c0_0 .net *"_ivl_4", 0 0, L_0x2031740;  1 drivers
v0x202d8b0_0 .net *"_ivl_6", 0 0, L_0x20317b0;  1 drivers
v0x202d990_0 .net *"_ivl_8", 0 0, L_0x2031850;  1 drivers
v0x202dac0_0 .net "a", 0 0, L_0x2031b20;  1 drivers
v0x202db80_0 .net "b", 0 0, L_0x2031c50;  1 drivers
v0x202dc40_0 .net "cin", 0 0, L_0x2031230;  alias, 1 drivers
v0x202dce0_0 .net "cout", 0 0, L_0x2031a10;  alias, 1 drivers
v0x202de10_0 .net "sum", 0 0, L_0x2031640;  1 drivers
S_0x202dfa0 .scope module, "FA3" "full_adder" 4 36, 4 45 0, S_0x202b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2031dc0 .functor XOR 1, L_0x2032310, L_0x2032440, C4<0>, C4<0>;
L_0x2031e30 .functor XOR 1, L_0x2031dc0, L_0x2031a10, C4<0>, C4<0>;
L_0x2031f30 .functor AND 1, L_0x2032310, L_0x2032440, C4<1>, C4<1>;
L_0x2031fa0 .functor AND 1, L_0x2032440, L_0x2031a10, C4<1>, C4<1>;
L_0x2032040 .functor OR 1, L_0x2031f30, L_0x2031fa0, C4<0>, C4<0>;
L_0x2032150 .functor AND 1, L_0x2032310, L_0x2031a10, C4<1>, C4<1>;
L_0x2032200 .functor OR 1, L_0x2032040, L_0x2032150, C4<0>, C4<0>;
v0x202e1e0_0 .net *"_ivl_0", 0 0, L_0x2031dc0;  1 drivers
v0x202e2e0_0 .net *"_ivl_10", 0 0, L_0x2032150;  1 drivers
v0x202e3c0_0 .net *"_ivl_4", 0 0, L_0x2031f30;  1 drivers
v0x202e4b0_0 .net *"_ivl_6", 0 0, L_0x2031fa0;  1 drivers
v0x202e590_0 .net *"_ivl_8", 0 0, L_0x2032040;  1 drivers
v0x202e6c0_0 .net "a", 0 0, L_0x2032310;  1 drivers
v0x202e780_0 .net "b", 0 0, L_0x2032440;  1 drivers
v0x202e840_0 .net "cin", 0 0, L_0x2031a10;  alias, 1 drivers
v0x202e8e0_0 .net "cout", 0 0, L_0x2032200;  1 drivers
v0x202ea10_0 .net "sum", 0 0, L_0x2031e30;  1 drivers
S_0x202f1f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1fe6160;
 .timescale -12 -12;
E_0x1ff9b00 .event anyedge, v0x202fae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x202fae0_0;
    %nor/r;
    %assign/vec4 v0x202fae0_0, 0;
    %wait E_0x1ff9b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x202b540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ff9650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x202b900_0, 0;
    %assign/vec4 v0x202b840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fe6160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x202f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x202fae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1fe6160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x202f980_0;
    %inv;
    %store/vec4 v0x202f980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1fe6160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x202b760_0, v0x202fe30_0, v0x202fef0_0, v0x202ffb0_0, v0x202fcf0_0, v0x202fc30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fe6160;
T_5 ;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1fe6160;
T_6 ;
    %wait E_0x1ff9650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x202fa20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x202fa20_0, 4, 32;
    %load/vec4 v0x202fd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x202fa20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x202fa20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x202fa20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x202fcf0_0;
    %load/vec4 v0x202fcf0_0;
    %load/vec4 v0x202fc30_0;
    %xor;
    %load/vec4 v0x202fcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x202fa20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x202fa20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x202fa20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response3/top_module.sv";
