// Seed: 3542990449
macromodule module_0 (
    input wand id_0
);
  bit id_2;
  logic [7:0] id_3;
  always id_2 = id_3[-1<<-1];
  logic id_4;
  assign module_2.id_5 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    input  uwire   id_0,
    output supply0 id_1
);
  logic id_3;
  always id_3 <= !-1;
  function void _id_4;
    input [id_4 : -1] id_5;
    begin : LABEL_0
      id_3 <= -1;
    end
  endfunction
  wire id_6;
  module_0 modCall_1 (id_0);
  initial begin
    _id_4(id_6);
  end
endmodule
module module_2 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    output supply1 id_3
    , id_7,
    output tri id_4,
    output tri1 id_5
);
  parameter id_8 = 1 <-> -1;
  wire id_9;
  module_0 modCall_1 (id_0);
endmodule
