import copy

from math import ceil

from myhdl import block, Signal, intbv, enum, always, always_comb, concat

from kea.hdl.axi.axi_stream_utils import check_axi_stream_interface_attributes
from kea.hdl.signal_handling.asynchronous import (
    sig_assigner, combined_signal_assigner)
from kea.utils.interface_checks import check_bool_signal

from .ethernet_constants import (
    DEST_MAC_N_OCTETS,
    SRC_MAC_N_OCTETS,
    DEST_MAC_BITWIDTH,
    SRC_MAC_BITWIDTH,
    ETHERTYPE_BITWIDTH,
    ETHERNET_HEADER_N_BITS)
from .interfaces import EthernetHeaderValuesInterface

@block
def multi_beat_framer(
    clock, reset, ethernet_header_values_interface, axis_source, axis_sink):
    ''' The block prepends ethernet data to the data packets on the
    `axis_source` before forwarding them on `axis_sink`.
    '''

    check_bool_signal(clock, 'clock')
    check_bool_signal(reset, 'reset')

    expected_axis_source_attributes = {
        'TID_width': None,
        'TDEST_width': None,
        'TUSER_width': None,
        'TVALID_init': False,
        'TREADY_init': False,
        'use_TLAST': True,
        'use_TSTRB': False,
        'use_TKEEP': False,
    }

    check_axi_stream_interface_attributes(
        expected_axis_source_attributes, axis_source)

    # The axis_sink should have the same attributes as the axis_source. We
    # also make sure the bitwidth of axis_sink.TDATA is equal to the bitwidth
    # of the axis_source.TDATA and that the axis_sink includes TKEEP
    expected_axis_sink_attributes = copy.copy(expected_axis_source_attributes)
    expected_axis_sink_attributes['bus_width'] = axis_source.bus_width
    expected_axis_sink_attributes['use_TKEEP'] = True

    check_axi_stream_interface_attributes(
        expected_axis_sink_attributes, axis_sink)

    if not isinstance(
        ethernet_header_values_interface, EthernetHeaderValuesInterface):
        raise TypeError(
            'multi_beat_framer: ethernet_header_values_interface should be '
            'an instance of EthernetHeaderValuesInterface.')

    axis_data_bitwidth = axis_source.bus_width*8

    # We decided not to support bitwidths of 8 and 16 as these bitwidths mean
    # the header will complete on a word boundary. This would actually be very
    # convenient but it is difficult to handle both the aligned case and the
    # misaligned case in the same block. If this functionality is required in
    # future it should be simple to add another block which supports it.
    if axis_data_bitwidth < 32:
        raise TypeError(
            'multi_beat_framer: this block supports AXI stream data '
            'bitwidths that are greater than or equal to 32 bits.')

    if axis_data_bitwidth > ETHERNET_HEADER_N_BITS:
        raise TypeError(
            'multi_beat_framer: this block should only be used for AXI '
            'stream interfaces with a data bitwidth which is less than ' +
            str(ETHERNET_HEADER_N_BITS) + '. The single_beat_framer should '
            'be used when the AXI stream data bitwdith is greater than or '
            'equal to ' + str(ETHERNET_HEADER_N_BITS) + '.')

    if axis_data_bitwidth & (axis_data_bitwidth - 1) != 0:
        raise TypeError(
            'multi_beat_framer: the bitwidth of the AXI stream data should '
            'be a power of 2.')

    return_objects = []

    current_header = Signal(intbv(0)[ETHERNET_HEADER_N_BITS:])

    # This header_buffer doesn't need to be ETHERNET_HEADER_N_BITS wide. It
    # can be ETHERNET_HEADER_N_BITS - axis_data_bitwidth because we write part
    # of the header to the axis_sink and so we don't need to store those bits
    # in the header_buffer.
    #
    # Unfortunately this fails in the 64 bit case when converting to verilog.
    # In the 64 bit case, the header state is never reached in the 64. This
    # state contains indices which are calculated a build time and will end up
    # being out of range for the header_buffer. When converting to verilog it
    # sees these invalid indices and errors. To avoid this we always make the
    # header_buffer wide enough to take the full header.
    header_buffer = Signal(intbv(0)[ETHERNET_HEADER_N_BITS:])

    # The header buffer packing is:
    #
    # header[112:104] = EtherType high byte (0x20)
    # header[104:96]  = EtherType low byte (0x21)
    #
    # header[96:88]   = Src MAC byte 5 (0x15)
    # header[88:80]   = Src MAC byte 4 (0x14)
    # header[80:72]   = Src MAC byte 3 (0x13)
    # header[72:64]   = Src MAC byte 2 (0x12)
    # header[64:56]   = Src MAC byte 1 (0x11)
    # header[56:48]   = Src MAC byte 0 (0x10)
    #
    # header[48:40]   = Dest MAC byte 5 (0x05)
    # header[40:32]   = Dest MAC byte 4 (0x04)
    # header[32:24]   = Dest MAC byte 3 (0x03)
    # header[24:16]   = Dest MAC byte 2 (0x02)
    # header[16:8]    = Dest MAC byte 1 (0x01)
    # header[8:0]     = Dest MAC byte 0 (0x00)

    # Extract the destination MAC octets and combine them onto one signal
    dest_mac_octets = [
        ethernet_header_values_interface.dest_mac_octet(n)
        for n in range(DEST_MAC_N_OCTETS)]
    dest_mac = Signal(intbv(0)[DEST_MAC_BITWIDTH:])
    return_objects.append(combined_signal_assigner(dest_mac_octets, dest_mac))

    # Extract the source MAC octets and combine them onto one signal
    src_mac_octets = [
        ethernet_header_values_interface.src_mac_octet(n)
        for n in range(SRC_MAC_N_OCTETS)]
    src_mac = Signal(intbv(0)[SRC_MAC_BITWIDTH:])
    return_objects.append(combined_signal_assigner(src_mac_octets, src_mac))

    # Extract the ethertype
    ethertype = ethernet_header_values_interface.ethertype

    # Calculate the index in the header of the uppermost bit in the source MAC
    src_mac_upper = DEST_MAC_BITWIDTH + SRC_MAC_BITWIDTH

    # Calculate the number of words on axis_sink required to output the full
    # header.
    n_words_to_output_header = ceil(ETHERNET_HEADER_N_BITS/axis_data_bitwidth)

    # Sanity check. The checks above should make it impossible for this to
    # fail
    assert(n_words_to_output_header >= 2)

    header_word_count = Signal(intbv(0, 0, n_words_to_output_header))

    # The last part of the header will not completely fill an axis_sink word.
    # The remainder of the axis_sink word will be filled with data. This
    # misalignment propagates through all the data so each source word will be
    # split between two sink words. Here we calculate how many bits will be
    # sent in the leading word and how many bits will be sent in trailing
    # word.
    n_leading_bits = (
        n_words_to_output_header*axis_data_bitwidth - ETHERNET_HEADER_N_BITS)
    n_trailing_bits = axis_data_bitwidth - n_leading_bits

    # Sanity check to make sure n_trailing_bits is multiple of 8. Calculate
    # the number of trailing bytes
    assert(n_trailing_bits % 8 == 0)
    n_trailing_bytes = int(n_trailing_bits/8)

    # Create a signal to store the trailing bits
    trailing_data = Signal(intbv(0)[n_trailing_bits:])

    # Calculate the values to use when driving the axis_sink.TKEEP
    keep_all_bytes = 2**len(axis_sink.TKEEP) - 1
    keep_trailing_bytes = 2**n_trailing_bytes - 1

    en_source_tready = Signal(False)

    # Create an internal_sink_tvalid and connect it to the axis_sink.TVALID
    internal_sink_tvalid = Signal(False)
    return_objects.append(
        sig_assigner(internal_sink_tvalid, axis_sink.TVALID))

    # Create an internal_source_tready and connect it to the
    # axis_source.TREADY
    internal_source_tready = Signal(False)
    return_objects.append(
        sig_assigner(internal_source_tready, axis_source.TREADY))

    t_state = enum('IDLE', 'HEADER', 'FORWARD_DATA', 'SETUP_LAST_WORD')
    state = Signal(t_state.IDLE)

    @always(clock.posedge)
    def control():

        ########################
        # Load Ethernet Values #
        ########################

        if ethernet_header_values_interface.load_values:
            # Load the new ethernet header values
            current_header.next[DEST_MAC_BITWIDTH:] = dest_mac
            current_header.next[src_mac_upper:DEST_MAC_BITWIDTH] = src_mac
            current_header.next[:src_mac_upper] = ethertype

        ##################
        # Packet framing #
        ##################

        if internal_sink_tvalid and axis_sink.TREADY:
            # The downstream block has accepted the data
            internal_sink_tvalid.next = False

        if state == t_state.IDLE:

            if axis_source.TVALID and (
                not internal_sink_tvalid or axis_sink.TREADY):
                # There is data on the source and there is no data on the sink
                # OR the downstream block has accepted the data on the
                # sink so we can safely update it.

                # Output as much of the header as we can
                internal_sink_tvalid.next = True
                axis_sink.TLAST.next = False
                axis_sink.TKEEP.next = keep_all_bytes

                # Output the first word of the header
                axis_sink.TDATA.next = current_header[axis_data_bitwidth:]

                # Keed a record of the rest of the header
                header_buffer.next = current_header[:axis_data_bitwidth]

                if n_words_to_output_header <= 2:
                    # We will need to accept the data on the source in order
                    # to fill the next word.
                    en_source_tready.next = True

                    # Keep the rest of the header for the next word
                    trailing_data.next = (
                        current_header[
                            axis_data_bitwidth+n_trailing_bits:
                            axis_data_bitwidth])

                    state.next = t_state.FORWARD_DATA

                else:
                    # There is more than one header word to output
                    header_word_count.next = 1
                    state.next = t_state.HEADER

        elif state == t_state.HEADER:
            if internal_sink_tvalid and axis_sink.TREADY:

                internal_sink_tvalid.next = True

                # Set up the next word of the header
                axis_sink.TDATA.next = header_buffer[axis_data_bitwidth:]

                if header_word_count >= n_words_to_output_header - 2:
                    # We will need to accept the data on the source in order
                    # to fill the next word.
                    en_source_tready.next = True

                    # Keep the rest of the header for the next word
                    trailing_data.next = (
                        header_buffer[
                            axis_data_bitwidth+n_trailing_bits:
                            axis_data_bitwidth])

                    state.next = t_state.FORWARD_DATA

                else:
                    # Count the header words
                    header_word_count.next = header_word_count + 1

                    # Shift the header_buffer
                    header_buffer.next = header_buffer[:axis_data_bitwidth]

        elif state == t_state.FORWARD_DATA:
            if axis_source.TVALID and internal_source_tready:

                internal_sink_tvalid.next = True

                # Set up the next word with the trailing data
                axis_sink.TDATA.next[n_trailing_bits:] = trailing_data

                # Drive the rest of the axis_sink.TDATA (all the bits above
                # the trailing bits) with the leading data
                axis_sink.TDATA.next[:n_trailing_bits] = (
                    axis_source.TDATA[n_leading_bits:])

                # Keep the trailing data (all data above the leading bits) for
                # the next word
                trailing_data.next = axis_source.TDATA[:n_leading_bits]

                if axis_source.TLAST:
                    # We have accepted the last word of the packet so disable
                    # the source TREADY
                    en_source_tready.next = False

                    state.next = t_state.SETUP_LAST_WORD

        elif state == t_state.SETUP_LAST_WORD:
            if internal_sink_tvalid and axis_sink.TREADY:
                # The downstream block has accepted the data

                # Set up the the trailing data
                internal_sink_tvalid.next = True
                axis_sink.TLAST.next = True
                axis_sink.TKEEP.next = keep_trailing_bytes
                axis_sink.TDATA.next[:n_trailing_bits] = 0
                axis_sink.TDATA.next[n_trailing_bits:] = trailing_data

                state.next = t_state.IDLE

        if reset:
            internal_sink_tvalid.next = False
            en_source_tready.next = False

            state.next = t_state.IDLE

    return_objects.append(control)

    @always_comb
    def ready_connector():

        if en_source_tready:
            if internal_sink_tvalid:
                # There is data on the output so we can receive data if the
                # receiver has set TREADY.
                internal_source_tready.next = axis_sink.TREADY

            else:
                # No data on the output so we can receive data
                internal_source_tready.next = True

        else:
            # en_source_tready is low so the source TREADY signal should be
            # held low.
            internal_source_tready.next = False

        if reset:
            # Reset the internal_source_tready.
            internal_source_tready.next = False

    return_objects.append(ready_connector)

    return return_objects
