`timescale 1ns/1ns
module tb_vga_colorbar();

reg sys_clk;
reg sys_rstn;
wire hsync;
wire vsync;
wire [15:0] vga_rgb;

initial begin
    sys_clk=1'b1;
    sys_rstn<=1'b0;
    #20
    sys_rstn<=1'b1;
end

always #10 sys_clk=~sys_clk;

vga_colorbar vga_colorbar_inst(
    .sys_clk(sys_clk),
    .sys_rstn(sys_rstn),
    .hsync(hsync),
    .vsync(vsync),
    vga_rgb(vga_rgb)
);

endmodule


