Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1_AR75389_AR75502_AR75334 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu May 19 10:55:37 2022
| Host              : DESKTOP-7THQ4BG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.691        0.000                      0                31522        0.001        0.000                      0                31482        1.875        0.000                       0                 12463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.375}        6.750           148.148         
clk_pl_1  {0.000 7.875}        15.750          63.492          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.691        0.000                      0                30250        0.001        0.000                      0                30250        1.875        0.000                       0                 11957  
clk_pl_1           12.878        0.000                      0                  670        0.026        0.000                      0                  670        3.875        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           15.227        0.000                      0                   20                                                                        
clk_pl_0      clk_pl_1            6.039        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 2.909        0.000                      0                  260        1.649        0.000                      0                  260  
**async_default**  clk_pl_1           clk_pl_1                12.649        0.000                      0                  302        0.178        0.000                      0                  302  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WDATA[99]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.276ns (8.781%)  route 2.867ns (91.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 8.435 - 6.750 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.638ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.576ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.776     1.983    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X10Y32         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.082 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=151, routed)         2.136     4.218    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/Q[1]
    SLICE_X3Y2           LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     4.395 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/i_/m_axi_wdata[99]_INST_0/O
                         net (fo=1, routed)           0.731     5.126    design_1_i/zynq_ultra_ps_e_0/inst/saxigp2_wdata[99]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WDATA[99]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.518     8.435    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                         clock pessimism              0.161     8.596    
                         clock uncertainty           -0.127     8.469    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP2WCLK_SAXIGP2WDATA[99])
                                                     -0.652     7.817    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.124ns (3.325%)  route 3.605ns (96.675%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 8.481 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.576ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.659     5.669    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.564     8.481    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                         clock pessimism              0.107     8.588    
                         clock uncertainty           -0.127     8.461    
    SLICE_X1Y14          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.389    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.124ns (3.326%)  route 3.604ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 8.480 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.576ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.658     5.668    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.563     8.480    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                         clock pessimism              0.107     8.587    
                         clock uncertainty           -0.127     8.460    
    SLICE_X1Y16          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.388    design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.124ns (3.325%)  route 3.605ns (96.675%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 8.481 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.576ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.659     5.669    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.564     8.481    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
                         clock pessimism              0.107     8.588    
                         clock uncertainty           -0.127     8.461    
    SLICE_X1Y14          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.389    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.124ns (3.325%)  route 3.605ns (96.675%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 8.481 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.576ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.659     5.669    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.564     8.481    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                         clock pessimism              0.107     8.588    
                         clock uncertainty           -0.127     8.461    
    SLICE_X1Y14          FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     8.389    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.124ns (3.326%)  route 3.604ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 8.480 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.576ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.658     5.668    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.563     8.480    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/C
                         clock pessimism              0.107     8.587    
                         clock uncertainty           -0.127     8.460    
    SLICE_X1Y16          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.388    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.124ns (3.326%)  route 3.604ns (96.674%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 8.480 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.576ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.658     5.668    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.563     8.480    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X1Y16          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                         clock pessimism              0.107     8.587    
                         clock uncertainty           -0.127     8.460    
    SLICE_X1Y16          FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     8.388    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.124ns (3.324%)  route 3.607ns (96.677%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.483 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.576ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.661     5.671    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.566     8.483    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/C
                         clock pessimism              0.107     8.590    
                         clock uncertainty           -0.127     8.463    
    SLICE_X5Y1           FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.124ns (3.324%)  route 3.607ns (96.677%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.483 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.576ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.661     5.671    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.566     8.483    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/C
                         clock pessimism              0.107     8.590    
                         clock uncertainty           -0.127     8.463    
    SLICE_X5Y1           FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.124ns (3.324%)  route 3.607ns (96.677%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.483 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.576ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 f  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.661     5.671    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.566     8.483    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X5Y1           FDRE                                         r  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/C
                         clock pessimism              0.107     8.590    
                         clock uncertainty           -0.127     8.463    
    SLICE_X5Y1           FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     8.391    design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  2.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.071ns (44.654%)  route 0.088ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.638ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.544     1.711    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X9Y68          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.782 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=4, routed)           0.088     1.870    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/D[9]
    SLICE_X11Y68         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.765     1.972    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X11Y68         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9]/C
                         clock pessimism             -0.156     1.816    
    SLICE_X11Y68         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.869    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.070ns (40.230%)  route 0.104ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.551ns (routing 0.576ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.638ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.551     1.718    design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/m_axi_sg_aclk
    SLICE_X10Y56         FDRE                                         r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.788 r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/update_address_reg[52]/Q
                         net (fo=2, routed)           0.104     1.892    design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0[47]
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.781     1.988    design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_sg_aclk
    SLICE_X11Y57         FDRE                                         r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]/C
                         clock pessimism             -0.161     1.827    
    SLICE_X11Y57         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.882    design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.115ns (58.081%)  route 0.083ns (41.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.540ns (routing 0.576ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.638ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.540     1.707    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y59         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.778 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=5, routed)           0.058     1.836    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X13Y60         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.044     1.880 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.025     1.905    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[9]_0[7]
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.741     1.948    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.107     1.841    
    SLICE_X13Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.894    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.070ns (37.234%)  route 0.118ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.537ns (routing 0.576ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.638ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.537     1.704    design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X6Y44          FDRE                                         r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.774 r  design_1_i/axi_dma_1/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[35]/Q
                         net (fo=1, routed)           0.118     1.892    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[35]
    SLICE_X8Y43          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.781     1.988    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X8Y43          FDRE                                         r  design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.161     1.827    
    SLICE_X8Y43          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.880    design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.559ns (routing 0.576ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.638ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.559     1.726    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y1          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.796 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[35]/Q
                         net (fo=2, routed)           0.112     1.908    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[35]
    SLICE_X8Y2           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.793     2.000    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y2           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[35]/C
                         clock pessimism             -0.161     1.839    
    SLICE_X8Y2           FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.894    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.069ns (37.705%)  route 0.114ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.638ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.557     1.724    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y8          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.793 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[63]/Q
                         net (fo=2, routed)           0.114     1.907    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[63]
    SLICE_X8Y8           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.792     1.999    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y8           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[63]/C
                         clock pessimism             -0.161     1.838    
    SLICE_X8Y8           FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.893    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.070ns (40.936%)  route 0.101ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.550ns (routing 0.576ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.638ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.550     1.717    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X10Y20         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.787 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.101     1.888    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[15]
    SLICE_X11Y21         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.773     1.980    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y21         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
                         clock pessimism             -0.161     1.819    
    SLICE_X11Y21         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.874    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.555ns (routing 0.576ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.638ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.555     1.722    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y1          FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.792 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=2, routed)           0.112     1.904    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[7]
    SLICE_X8Y2           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.788     1.995    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X8Y2           FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[7]/C
                         clock pessimism             -0.161     1.834    
    SLICE_X8Y2           FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.889    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.070ns (35.176%)  route 0.129ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.638ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.531     1.698    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X0Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.768 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1]/Q
                         net (fo=2, routed)           0.129     1.897    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[1]
    SLICE_X1Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.781     1.988    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X1Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[1]/C
                         clock pessimism             -0.161     1.827    
    SLICE_X1Y35          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.882    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.070ns (38.674%)  route 0.111ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.638ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.557     1.724    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X25Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.794 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/Q
                         net (fo=3, routed)           0.111     1.905    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[12]
    SLICE_X25Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.787     1.994    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X25Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
                         clock pessimism             -0.161     1.833    
    SLICE_X25Y29         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.888    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.750       3.750      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB36_X2Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB36_X2Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB36_X2Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB36_X2Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.750       5.200      RAMB18_X2Y0   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB18_X2Y0   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.750       5.200      RAMB18_X1Y24  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.375       1.875      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X9Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X9Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         3.375       2.802      SLICE_X5Y20   design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       12.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.878ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.489ns (21.958%)  route 1.738ns (78.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.993ns (routing 0.812ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.993     2.200    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y34    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.689 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/Q
                         net (fo=1, routed)           1.738     4.427    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[11])
                                                     -0.300    17.305    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 12.878    

Slack (MET) :             13.036ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.453ns (21.571%)  route 1.647ns (78.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.812ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.992     2.199    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y34    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.652 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/Q
                         net (fo=1, routed)           1.647     4.299    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.270    17.335    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                 13.036    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.453ns (22.076%)  route 1.599ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.812ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.985     2.192    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y32    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.645 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/Q
                         net (fo=1, routed)           1.599     4.244    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.296    17.309    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.309    
                         arrival time                          -4.244    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.489ns (23.947%)  route 1.553ns (76.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.812ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.987     2.194    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y32    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.683 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/Q
                         net (fo=1, routed)           1.553     4.236    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279    17.326    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.326    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.091ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.453ns (22.707%)  route 1.542ns (77.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.812ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.989     2.196    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y33    FDCE (Prop_IPFF_HDIOLOGIC_M_C_Q)
                                                      0.453     2.649 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/Q
                         net (fo=1, routed)           1.542     4.191    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.323    17.282    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.282    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 13.091    

Slack (MET) :             13.103ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.489ns (24.077%)  route 1.542ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 17.655 - 15.750 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.812ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.737ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.990     2.197    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y33    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.686 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/Q
                         net (fo=1, routed)           1.542     4.228    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.738    17.655    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y22         RAMB18E2                                     r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.770    
                         clock uncertainty           -0.165    17.605    
    RAMB18_X2Y22         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                     -0.274    17.331    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.331    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                 13.103    

Slack (MET) :             13.404ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.489ns (29.369%)  route 1.176ns (70.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 17.656 - 15.750 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.812ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         2.017     2.224    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y26    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.713 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/Q
                         net (fo=1, routed)           1.176     3.889    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X1Y24         RAMB18E2                                     r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.739    17.656    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y24         RAMB18E2                                     r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.771    
                         clock uncertainty           -0.165    17.606    
    RAMB18_X1Y24         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.313    17.293    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.293    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 13.404    

Slack (MET) :             13.406ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.168ns (55.646%)  route 0.931ns (44.354%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 17.634 - 15.750 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.812ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.737ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.952     2.159    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y78          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.255 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.371     2.626    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X3Y81          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.775 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.011     2.786    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X3Y81          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.024 f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.052    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X3Y82          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.125 f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=35, routed)          0.392     3.517    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X4Y80          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     3.696 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.014     3.710    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_0
    SLICE_X4Y80          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.951 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.979    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X4Y81          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.002 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.030    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X4Y82          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.053 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.081    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.227 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.258    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_8
    SLICE_X4Y83          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.717    17.634    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism              0.169    17.803    
                         clock uncertainty           -0.165    17.637    
    SLICE_X4Y83          FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    17.664    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                 13.406    

Slack (MET) :             13.407ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.167ns (55.624%)  route 0.931ns (44.376%))
  Logic Levels:           8  (CARRY8=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 17.634 - 15.750 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.812ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.737ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.952     2.159    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y78          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.255 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[0]/Q
                         net (fo=1, routed)           0.371     2.626    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2[0]
    SLICE_X3Y81          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.775 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8/O
                         net (fo=1, routed)           0.011     2.786    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_i_8_n_0
    SLICE_X3Y81          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.024 f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry/CO[7]
                         net (fo=1, routed)           0.028     3.052    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry_n_0
    SLICE_X3Y82          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     3.125 f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0_carry__0/CO[2]
                         net (fo=35, routed)          0.392     3.517    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/state0
    SLICE_X4Y80          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.179     3.696 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10/O
                         net (fo=1, routed)           0.014     3.710    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt[0]_i_10_n_0
    SLICE_X4Y80          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.951 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.979    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[0]_i_1_n_0
    SLICE_X4Y81          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.002 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.030    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[8]_i_1_n_0
    SLICE_X4Y82          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.053 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.081    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.226 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.257    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]_i_1_n_10
    SLICE_X4Y83          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.717    17.634    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X4Y83          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism              0.169    17.803    
                         clock uncertainty           -0.165    17.637    
    SLICE_X4Y83          FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027    17.664    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         17.664    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                 13.407    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.489ns (28.697%)  route 1.215ns (71.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 17.656 - 15.750 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.812ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         2.001     2.208    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y29    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    FDCE (Prop_IPFF_HDIOLOGIC_S_C_Q)
                                                      0.489     2.697 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/Q
                         net (fo=1, routed)           1.215     3.912    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X1Y24         RAMB18E2                                     r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.739    17.656    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y24         RAMB18E2                                     r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.115    17.771    
                         clock uncertainty           -0.165    17.606    
    RAMB18_X1Y24         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279    17.327    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 13.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.459ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.130 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[18]/Q
                         net (fo=1, routed)           0.039     1.169    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[18]
    SLICE_X2Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.107     1.245    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]/C
                         clock pessimism             -0.148     1.097    
    SLICE_X2Y81          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.143    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.977ns (routing 0.410ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.459ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.977     1.088    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y77          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.127 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[2]/Q
                         net (fo=1, routed)           0.042     1.169    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[2]
    SLICE_X3Y77          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.105     1.243    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y77          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]/C
                         clock pessimism             -0.149     1.094    
    SLICE_X3Y77          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.140    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.459ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.121 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[25]/Q
                         net (fo=1, routed)           0.042     1.163    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[25]
    SLICE_X3Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.098     1.236    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X3Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]/C
                         clock pessimism             -0.148     1.088    
    SLICE_X3Y87          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.134    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.977ns (routing 0.410ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.459ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.977     1.088    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y85         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.127 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[1]/Q
                         net (fo=1, routed)           0.060     1.187    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[1]
    SLICE_X11Y86         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.108     1.246    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X11Y86         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[1]/C
                         clock pessimism             -0.137     1.109    
    SLICE_X11Y86         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.156    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.979ns (routing 0.410ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.459ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.979     1.090    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.129 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1_reg/Q
                         net (fo=1, routed)           0.044     1.173    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d1
    SLICE_X2Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.107     1.245    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X2Y87          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg/C
                         clock pessimism             -0.149     1.096    
    SLICE_X2Y87          FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.142    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.062ns (45.588%)  route 0.074ns (54.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.459ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y62         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.131 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=4, routed)           0.053     1.184    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X14Y63         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.206 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.021     1.227    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[7]
    SLICE_X14Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.113     1.251    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X14Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.107     1.144    
    SLICE_X14Y63         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.190    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.038ns (30.400%)  route 0.087ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.974ns (routing 0.410ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.459ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.974     1.085    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X14Y86         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/Q
                         net (fo=1, routed)           0.087     1.210    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[14]
    SLICE_X13Y87         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.095     1.233    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X13Y87         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]/C
                         clock pessimism             -0.107     1.126    
    SLICE_X13Y87         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.173    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.983ns (routing 0.410ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.459ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.983     1.094    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X4Y78          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.132 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/Q
                         net (fo=1, routed)           0.053     1.185    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[12]
    SLICE_X4Y78          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.112     1.250    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X4Y78          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]/C
                         clock pessimism             -0.150     1.100    
    SLICE_X4Y78          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.146    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.980ns (routing 0.410ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.459ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     1.091    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.129 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[13]/Q
                         net (fo=1, routed)           0.053     1.182    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1[13]
    SLICE_X5Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.109     1.247    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X5Y81          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[13]/C
                         clock pessimism             -0.150     1.097    
    SLICE_X5Y81          FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.143    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.972ns (routing 0.410ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.459ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.972     1.083    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y83         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.122 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/Q
                         net (fo=1, routed)           0.054     1.176    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0[5]
    SLICE_X10Y83         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.098     1.236    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y83         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]/C
                         clock pessimism             -0.147     1.089    
    SLICE_X10Y83         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.136    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 7.875 }
Period(ns):         15.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y22  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y20  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y25  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y25  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y29  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_M_X0Y29  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            8.000         15.750      7.750      HDIOLOGIC_S_X0Y24  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y20  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y33  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y32  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y15  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y22  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y22  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y27  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y26  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y29  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y17  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y16  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_M_X0Y22  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            4.000         7.875       3.875      HDIOLOGIC_S_X0Y20  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       15.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.227ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.550ns  (logic 0.098ns (17.818%)  route 0.452ns (82.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.452     0.550    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y61         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X12Y61         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 15.227    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.469ns  (logic 0.096ns (20.469%)  route 0.373ns (79.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X13Y63         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.373     0.469    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X13Y59         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X13Y59         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.440ns  (logic 0.096ns (21.818%)  route 0.344ns (78.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X20Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.344     0.440    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X20Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X20Y59         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.356ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.421ns  (logic 0.093ns (22.090%)  route 0.328ns (77.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X20Y59         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.328     0.421    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X20Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X20Y59         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 15.356    

Slack (MET) :             15.381ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.396ns  (logic 0.097ns (24.495%)  route 0.299ns (75.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X18Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.396    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X19Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X19Y59         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                 15.381    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.386ns  (logic 0.096ns (24.870%)  route 0.290ns (75.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.290     0.386    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X15Y63         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.392ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.385ns  (logic 0.097ns (25.195%)  route 0.288ns (74.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y63         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.288     0.385    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X13Y60         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X13Y60         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 15.392    

Slack (MET) :             15.408ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.369ns  (logic 0.098ns (26.558%)  route 0.271ns (73.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X17Y65         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.271     0.369    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X16Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X16Y63         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                 15.408    

Slack (MET) :             15.425ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.352ns  (logic 0.096ns (27.273%)  route 0.256ns (72.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.256     0.352    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X19Y56         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X19Y56         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 15.425    

Slack (MET) :             15.425ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.750ns  (MaxDelay Path 15.750ns)
  Data Path Delay:        0.352ns  (logic 0.096ns (27.273%)  route 0.256ns (72.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X18Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.256     0.352    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X19Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.750    15.750    
    SLICE_X19Y59         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.777    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 15.425    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.039ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.738ns  (logic 0.096ns (13.008%)  route 0.642ns (86.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X15Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.642     0.738    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X15Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X15Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.722ns  (logic 0.098ns (13.573%)  route 0.624ns (86.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X17Y59         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.624     0.722    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X17Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y59         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.468ns  (logic 0.096ns (20.513%)  route 0.372ns (79.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X18Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.372     0.468    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X18Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X18Y59         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.449ns  (logic 0.095ns (21.158%)  route 0.354ns (78.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.354     0.449    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y63         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y63         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.403ns  (logic 0.098ns (24.318%)  route 0.305ns (75.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.305     0.403    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y64         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y64         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.393ns  (logic 0.095ns (24.173%)  route 0.298ns (75.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y62         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.298     0.393    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y62         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y62         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.392ns  (logic 0.096ns (24.490%)  route 0.296ns (75.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62                                      0.000     0.000 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.296     0.392    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X14Y64         FDRE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X14Y64         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.391ns  (logic 0.096ns (24.552%)  route 0.295ns (75.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.391    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X18Y55         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X18Y55         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.389ns  (logic 0.096ns (24.679%)  route 0.293ns (75.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X17Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.293     0.389    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X17Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X17Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.750ns  (MaxDelay Path 6.750ns)
  Data Path Delay:        0.340ns  (logic 0.097ns (28.529%)  route 0.243ns (71.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59                                      0.000     0.000 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X18Y59         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.243     0.340    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X18Y59         FDRE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.750     6.750    
    SLICE_X18Y59         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.777    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  6.437    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.124ns (3.484%)  route 3.435ns (96.516%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.489     5.499    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[10]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.124ns (3.484%)  route 3.435ns (96.516%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.489     5.499    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[11]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.124ns (3.484%)  route 3.435ns (96.516%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.489     5.499    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[12]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.124ns (3.484%)  route 3.435ns (96.516%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.489     5.499    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[13]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.124ns (3.487%)  route 3.432ns (96.513%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 8.448 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.486     5.496    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X1Y79          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.531     8.448    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X1Y79          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]/C
                         clock pessimism              0.156     8.604    
                         clock uncertainty           -0.127     8.477    
    SLICE_X1Y79          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     8.405    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.124ns (3.486%)  route 3.433ns (96.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.487     5.497    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.124ns (3.486%)  route 3.433ns (96.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.487     5.497    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[14]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.124ns (3.486%)  route 3.433ns (96.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.487     5.497    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[15]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.124ns (3.486%)  route 3.433ns (96.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.487     5.497    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.750ns  (clk_pl_0 rise@6.750ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.124ns (3.486%)  route 3.433ns (96.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.451 - 6.750 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.733ns (routing 0.638ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.733     1.940    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.036 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.946     3.982    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.010 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        1.487     5.497    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X4Y73          FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.750     6.750 r  
    PS8_X0Y0             PS8                          0.000     6.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.534     8.451    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X4Y73          FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]/C
                         clock pessimism              0.156     8.607    
                         clock uncertainty           -0.127     8.480    
    SLICE_X4Y73          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     8.408    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.056ns (3.294%)  route 1.644ns (96.706%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.365ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.731     2.683    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X17Y62         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.015     1.153    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X17Y62         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg/C
                         clock pessimism             -0.099     1.054    
    SLICE_X17Y62         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.034    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_rd_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.056ns (3.294%)  route 1.644ns (96.706%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.365ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.731     2.683    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X17Y62         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.015     1.153    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X17Y62         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg/C
                         clock pessimism             -0.099     1.054    
    SLICE_X17Y62         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.034    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/tvalid_en_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.056ns (3.298%)  route 1.642ns (96.702%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.365ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.729     2.681    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y79         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.000     1.138    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y79         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]/C
                         clock pessimism             -0.099     1.039    
    SLICE_X15Y79         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.019    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.056ns (3.298%)  route 1.642ns (96.702%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.365ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.729     2.681    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y79         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       1.000     1.138    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y79         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]/C
                         clock pessimism             -0.099     1.039    
    SLICE_X15Y79         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.019    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.056ns (3.300%)  route 1.641ns (96.700%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.728     2.680    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y82         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.998     1.136    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y82         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]/C
                         clock pessimism             -0.099     1.037    
    SLICE_X15Y82         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.017    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.056ns (3.300%)  route 1.641ns (96.700%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.728     2.680    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y82         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.998     1.136    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y82         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]/C
                         clock pessimism             -0.099     1.037    
    SLICE_X15Y82         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.017    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.056ns (3.300%)  route 1.641ns (96.700%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.728     2.680    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y82         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.998     1.136    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y82         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[14]/C
                         clock pessimism             -0.099     1.037    
    SLICE_X15Y82         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.017    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.056ns (3.300%)  route 1.641ns (96.700%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.728     2.680    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y82         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.998     1.136    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y82         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]/C
                         clock pessimism             -0.099     1.037    
    SLICE_X15Y82         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.017    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.056ns (3.302%)  route 1.640ns (96.698%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.727     2.679    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y83         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y83         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X15Y83         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.375ns period=6.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.056ns (3.302%)  route 1.640ns (96.698%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.872ns (routing 0.324ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.872     0.983    design_1_i/rst_ps7_0_142M/U0/slowest_sync_clk
    SLICE_X6Y93          FDRE                                         r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.022 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.913     1.935    design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.952 r  design_1_i/rst_ps7_0_142M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1400, routed)        0.727     2.679    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aresetn
    SLICE_X15Y83         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y57        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=11957, routed)       0.997     1.135    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/m00_axis_aclk
    SLICE_X15Y83         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X15Y83         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.016    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/dma_len_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.663    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       12.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.093ns (4.669%)  route 1.899ns (95.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 17.668 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.737ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.899     4.120    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y34    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.751    17.668    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y34    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]/C
                         clock pessimism              0.115    17.783    
                         clock uncertainty           -0.165    17.618    
    HDIOLOGIC_S_X0Y34    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.769    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[11]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 12.649    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.093ns (4.683%)  route 1.893ns (95.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 17.663 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.737ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.893     4.114    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y32    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.746    17.663    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y32    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                         clock pessimism              0.115    17.778    
                         clock uncertainty           -0.165    17.613    
    HDIOLOGIC_S_X0Y32    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.764    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.093ns (4.664%)  route 1.901ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 17.671 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.737ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.901     4.122    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y26    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.754    17.671    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y26    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]/C
                         clock pessimism              0.115    17.786    
                         clock uncertainty           -0.165    17.621    
    HDIOLOGIC_S_X0Y26    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.772    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         16.772    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.093ns (4.676%)  route 1.896ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.666 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.737ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.896     4.117    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y33    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.749    17.666    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.115    17.781    
                         clock uncertainty           -0.165    17.616    
    HDIOLOGIC_S_X0Y33    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.767    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.767    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.093ns (4.671%)  route 1.898ns (95.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 17.668 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.737ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.898     4.119    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y27    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.751    17.668    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y27    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]/C
                         clock pessimism              0.115    17.783    
                         clock uncertainty           -0.165    17.618    
    HDIOLOGIC_S_X0Y27    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.769    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[9]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.093ns (4.657%)  route 1.904ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.904     4.125    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y25    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y25    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_S_X0Y25    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.775    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[3]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.093ns (4.657%)  route 1.904ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.904     4.125    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y24    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y24    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_S_X0Y24    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.775    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[7]
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 12.650    

Slack (MET) :             12.651ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.093ns (4.702%)  route 1.885ns (95.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 17.656 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.737ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.885     4.106    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_S_X0Y29    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.739    17.656    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_S_X0Y29    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]/C
                         clock pessimism              0.115    17.771    
                         clock uncertainty           -0.165    17.606    
    HDIOLOGIC_S_X0Y29    FDCE (Recov_IPFF_HDIOLOGIC_S_C_CLR)
                                                     -0.849    16.757    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[5]
  -------------------------------------------------------------------
                         required time                         16.757    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                 12.651    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.093ns (4.678%)  route 1.895ns (95.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 17.664 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.737ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.895     4.116    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_M_X0Y33    FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.747    17.664    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y33    FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]/C
                         clock pessimism              0.115    17.779    
                         clock uncertainty           -0.165    17.614    
    HDIOLOGIC_M_X0Y33    FDCE (Recov_IPFF_HDIOLOGIC_M_C_CLR)
                                                     -0.761    16.853    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.750ns  (clk_pl_1 rise@15.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.093ns (4.655%)  route 1.905ns (95.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 17.674 - 15.750 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.812ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.737ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.921     2.128    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         1.905     4.126    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    HDIOLOGIC_M_X0Y24    FDCE                                         f  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     15.750    15.750 r  
    PS8_X0Y0             PS8                          0.000    15.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    15.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    15.917 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.757    17.674    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    HDIOLOGIC_M_X0Y24    FDCE                                         r  design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]/C
                         clock pessimism              0.115    17.789    
                         clock uncertainty           -0.165    17.624    
    HDIOLOGIC_M_X0Y24    FDCE (Recov_IPFF_HDIOLOGIC_M_C_CLR)
                                                     -0.761    16.863    design_1_i/ad9238_sample_1/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_buf_data_reg[8]
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 12.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.459ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.101     1.239    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]/C
                         clock pessimism             -0.107     1.132    
    SLICE_X10Y89         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.112    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.459ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.101     1.239    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]/C
                         clock pessimism             -0.107     1.132    
    SLICE_X10Y89         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.112    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.459ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.101     1.239    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]/C
                         clock pessimism             -0.107     1.132    
    SLICE_X10Y89         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.112    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.459ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.101     1.239    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]/C
                         clock pessimism             -0.107     1.132    
    SLICE_X10Y89         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.112    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.459ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.097     1.235    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]/C
                         clock pessimism             -0.107     1.128    
    SLICE_X10Y89         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.108    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.459ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.097     1.235    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]/C
                         clock pessimism             -0.107     1.128    
    SLICE_X10Y89         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.108    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.459ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.097     1.235    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]/C
                         clock pessimism             -0.107     1.128    
    SLICE_X10Y89         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.108    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.269%)  route 0.170ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.459ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.170     1.290    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y89         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.097     1.235    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y89         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]/C
                         clock pessimism             -0.107     1.128    
    SLICE_X10Y89         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.108    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/sample_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.652%)  route 0.146ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.459ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.146     1.266    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y90         FDPE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.098     1.236    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y90         FDPE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.136     1.100    
    SLICE_X10Y90         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.080    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Destination:            design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@7.875ns period=15.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.652%)  route 0.146ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.971ns (routing 0.410ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.459ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.971     1.082    design_1_i/rst_clk_adc/U0/slowest_sync_clk
    SLICE_X9Y91          FDRE                                         r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.120 r  design_1_i/rst_clk_adc/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=320, routed)         0.146     1.266    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_rst_n
    SLICE_X10Y90         FDCE                                         f  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.098     1.236    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/adc_clk
    SLICE_X10Y90         FDCE                                         r  design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.136     1.100    
    SLICE_X10Y90         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.080    design_1_i/ad9238_sample_0/inst/ad9238_sample_v1_0_S00_AXI_inst/sample_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.186    





