// Seed: 186980002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_17 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    input wor id_8,
    input wand id_9,
    input wor id_10,
    output wor id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wor id_15,
    output tri0 id_16,
    output uwire id_17,
    input tri0 id_18,
    input tri0 id_19,
    output supply0 id_20,
    input tri1 id_21,
    output wand id_22
    , id_34,
    input uwire id_23,
    input tri0 id_24,
    input wor id_25,
    input supply1 id_26
    , id_35,
    input wire id_27,
    output wor id_28,
    input supply0 id_29,
    output supply0 id_30,
    input supply1 id_31,
    input supply1 id_32
);
  wire id_36;
  module_0(
      id_35,
      id_36,
      id_36,
      id_34,
      id_36,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_35
  );
endmodule
