

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Tue Mar 19 14:53:53 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_compute_output_fu_659  |compute_output  |  3926873|  3926873| 39.269 ms | 39.269 ms |  3926873|  3926873|   none  |
        |grp_load_input_fu_740      |load_input      |     3746|     3746| 37.460 us | 37.460 us |     3746|     3746|   none  |
        +---------------------------+----------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.bias_buff.V.addr.bias.V  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Loop 2                          |        ?|        ?|   3926876|          -|          -|     ?|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    246|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       30|     51|    8499|  19415|    0|
|Memory           |       24|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    170|    -|
|Register         |        -|      -|    2427|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       54|     51|   10926|  19831|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       19|     23|      10|     37|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------+---------+-------+------+-------+-----+
    |          Instance         |      Module      | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------+------------------+---------+-------+------+-------+-----+
    |grp_compute_output_fu_659  |compute_output    |       20|     51|  4332|  14504|    0|
    |conv_CTRL_s_axi_U          |conv_CTRL_s_axi   |        0|      0|   264|    424|    0|
    |conv_IN1_m_axi_U           |conv_IN1_m_axi    |        2|      0|   537|    677|    0|
    |conv_IN2_m_axi_U           |conv_IN2_m_axi    |        2|      0|   537|    677|    0|
    |conv_IN3_m_axi_U           |conv_IN3_m_axi    |        2|      0|   537|    677|    0|
    |conv_OUT_r_m_axi_U         |conv_OUT_r_m_axi  |        2|      0|   537|    677|    0|
    |conv_W_m_axi_U             |conv_W_m_axi      |        2|      0|   537|    677|    0|
    |grp_load_input_fu_740      |load_input        |        0|      0|  1218|   1102|    0|
    +---------------------------+------------------+---------+-------+------+-------+-----+
    |Total                      |                  |       30|     51|  8499|  19415|    0|
    +---------------------------+------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |fm_in_buff1_0_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    |fm_in_buff1_1_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    |fm_in_buff1_2_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    |fm_in_buff2_0_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    |fm_in_buff2_1_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    |fm_in_buff2_2_V_U  |conv_fm_in_buff1_ibs  |        4|  0|   0|    0|  3721|   16|     1|        59536|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |       24|  0|   0|    0| 22326|   96|     6|       357216|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln149_fu_1412_p2              |     +    |      0|  0|   7|           7|           1|
    |add_ln174_1_fu_1797_p2            |     +    |      0|  0|  32|          32|           5|
    |add_ln174_fu_1786_p2              |     +    |      0|  0|  32|          32|           5|
    |add_ln75_fu_1742_p2               |     +    |      0|  0|  32|           5|          32|
    |add_ln76_fu_1754_p2               |     +    |      0|  0|  32|           5|          32|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   1|           1|           1|
    |icmp_ln149_fu_1406_p2             |   icmp   |      0|  0|   4|           7|           8|
    |icmp_ln174_1_fu_1802_p2           |   icmp   |      0|  0|  12|          32|           7|
    |icmp_ln174_fu_1791_p2             |   icmp   |      0|  0|  12|          32|           7|
    |icmp_ln75_fu_1748_p2              |   icmp   |      0|  0|  12|          32|           7|
    |ap_block_state14_on_subcall_done  |    or    |      0|  0|   1|           1|           1|
    |ap_block_state17_on_subcall_done  |    or    |      0|  0|   1|           1|           1|
    |col_fu_1768_p3                    |  select  |      0|  0|  32|           1|          32|
    |row_fu_1760_p3                    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 246|         192|         174|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |IN1_ARVALID                                  |   3|          2|    1|          2|
    |IN1_RREADY                                   |   3|          2|    1|          2|
    |IN2_ARVALID                                  |   3|          2|    1|          2|
    |IN2_RREADY                                   |   3|          2|    1|          2|
    |IN3_ARVALID                                  |   3|          2|    1|          2|
    |IN3_RREADY                                   |   3|          2|    1|          2|
    |OUT_r_AWVALID                                |   3|          2|    1|          2|
    |OUT_r_BREADY                                 |   3|          2|    1|          2|
    |OUT_r_WVALID                                 |   3|          2|    1|          2|
    |W_ARADDR                                     |   3|          3|   32|         96|
    |W_ARBURST                                    |   3|          2|    2|          4|
    |W_ARCACHE                                    |   3|          2|    4|          8|
    |W_ARID                                       |   3|          2|    1|          2|
    |W_ARLEN                                      |   3|          3|   32|         96|
    |W_ARLOCK                                     |   3|          2|    2|          4|
    |W_ARPROT                                     |   3|          2|    3|          6|
    |W_ARQOS                                      |   3|          2|    4|          8|
    |W_ARREGION                                   |   3|          2|    4|          8|
    |W_ARSIZE                                     |   3|          2|    3|          6|
    |W_ARUSER                                     |   3|          2|    1|          2|
    |W_ARVALID                                    |   3|          3|    1|          3|
    |W_RREADY                                     |   3|          3|    1|          3|
    |W_blk_n_AR                                   |   3|          2|    1|          2|
    |W_blk_n_R                                    |   3|          2|    1|          2|
    |ap_NS_fsm                                    |   8|         17|    1|         17|
    |ap_enable_reg_pp0_iter1                      |   3|          3|    1|          3|
    |col_assign_reg_632                           |   3|          2|   32|         64|
    |fm_in_buff1_0_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff1_0_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff1_0_V_we0                          |   3|          2|    1|          2|
    |fm_in_buff1_1_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff1_1_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff1_1_V_we0                          |   3|          2|    1|          2|
    |fm_in_buff1_2_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff1_2_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff1_2_V_we0                          |   3|          2|    1|          2|
    |fm_in_buff2_0_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff2_0_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff2_0_V_we0                          |   3|          2|    1|          2|
    |fm_in_buff2_1_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff2_1_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff2_1_V_we0                          |   3|          2|    1|          2|
    |fm_in_buff2_2_V_address0                     |   3|          3|   12|         36|
    |fm_in_buff2_2_V_ce0                          |   3|          3|    1|          3|
    |fm_in_buff2_2_V_we0                          |   3|          2|    1|          2|
    |grp_compute_output_fu_659_col                |   3|          3|   32|         96|
    |grp_compute_output_fu_659_fm_in_buff_0_V_q0  |   3|          3|   16|         48|
    |grp_compute_output_fu_659_fm_in_buff_1_V_q0  |   3|          3|   16|         48|
    |grp_compute_output_fu_659_fm_in_buff_2_V_q0  |   3|          3|   16|         48|
    |grp_compute_output_fu_659_row                |   3|          3|   32|         96|
    |grp_load_input_fu_740_fm_col                 |   3|          3|   16|         48|
    |grp_load_input_fu_740_fm_row                 |   3|          3|   16|         48|
    |phi_ln149_reg_598                            |   3|          2|    7|         14|
    |pp_0_reg_609                                 |   3|          2|    1|          2|
    |row_assign_reg_620                           |   3|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 170|        149|  403|       1110|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |W_addr_reg_2197                         |  31|   0|   32|          1|
    |ap_CS_fsm                               |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |bias_buff_63_V_10_fu_310                |  16|   0|   16|          0|
    |bias_buff_63_V_11_fu_314                |  16|   0|   16|          0|
    |bias_buff_63_V_12_fu_318                |  16|   0|   16|          0|
    |bias_buff_63_V_13_fu_322                |  16|   0|   16|          0|
    |bias_buff_63_V_14_fu_326                |  16|   0|   16|          0|
    |bias_buff_63_V_15_fu_330                |  16|   0|   16|          0|
    |bias_buff_63_V_16_fu_334                |  16|   0|   16|          0|
    |bias_buff_63_V_17_fu_338                |  16|   0|   16|          0|
    |bias_buff_63_V_18_fu_342                |  16|   0|   16|          0|
    |bias_buff_63_V_19_fu_346                |  16|   0|   16|          0|
    |bias_buff_63_V_1_fu_274                 |  16|   0|   16|          0|
    |bias_buff_63_V_20_fu_350                |  16|   0|   16|          0|
    |bias_buff_63_V_21_fu_354                |  16|   0|   16|          0|
    |bias_buff_63_V_22_fu_358                |  16|   0|   16|          0|
    |bias_buff_63_V_23_fu_362                |  16|   0|   16|          0|
    |bias_buff_63_V_24_fu_366                |  16|   0|   16|          0|
    |bias_buff_63_V_25_fu_370                |  16|   0|   16|          0|
    |bias_buff_63_V_26_fu_374                |  16|   0|   16|          0|
    |bias_buff_63_V_27_fu_378                |  16|   0|   16|          0|
    |bias_buff_63_V_28_fu_382                |  16|   0|   16|          0|
    |bias_buff_63_V_29_fu_386                |  16|   0|   16|          0|
    |bias_buff_63_V_2_fu_278                 |  16|   0|   16|          0|
    |bias_buff_63_V_30_fu_390                |  16|   0|   16|          0|
    |bias_buff_63_V_31_fu_394                |  16|   0|   16|          0|
    |bias_buff_63_V_32_fu_398                |  16|   0|   16|          0|
    |bias_buff_63_V_33_fu_402                |  16|   0|   16|          0|
    |bias_buff_63_V_34_fu_406                |  16|   0|   16|          0|
    |bias_buff_63_V_35_fu_410                |  16|   0|   16|          0|
    |bias_buff_63_V_36_fu_414                |  16|   0|   16|          0|
    |bias_buff_63_V_37_fu_418                |  16|   0|   16|          0|
    |bias_buff_63_V_38_fu_422                |  16|   0|   16|          0|
    |bias_buff_63_V_39_fu_426                |  16|   0|   16|          0|
    |bias_buff_63_V_3_fu_282                 |  16|   0|   16|          0|
    |bias_buff_63_V_40_fu_430                |  16|   0|   16|          0|
    |bias_buff_63_V_41_fu_434                |  16|   0|   16|          0|
    |bias_buff_63_V_42_fu_438                |  16|   0|   16|          0|
    |bias_buff_63_V_43_fu_442                |  16|   0|   16|          0|
    |bias_buff_63_V_44_fu_446                |  16|   0|   16|          0|
    |bias_buff_63_V_45_fu_450                |  16|   0|   16|          0|
    |bias_buff_63_V_46_fu_454                |  16|   0|   16|          0|
    |bias_buff_63_V_47_fu_458                |  16|   0|   16|          0|
    |bias_buff_63_V_48_fu_462                |  16|   0|   16|          0|
    |bias_buff_63_V_49_fu_466                |  16|   0|   16|          0|
    |bias_buff_63_V_4_fu_286                 |  16|   0|   16|          0|
    |bias_buff_63_V_50_fu_470                |  16|   0|   16|          0|
    |bias_buff_63_V_51_fu_474                |  16|   0|   16|          0|
    |bias_buff_63_V_52_fu_478                |  16|   0|   16|          0|
    |bias_buff_63_V_53_fu_482                |  16|   0|   16|          0|
    |bias_buff_63_V_54_fu_486                |  16|   0|   16|          0|
    |bias_buff_63_V_55_fu_490                |  16|   0|   16|          0|
    |bias_buff_63_V_56_fu_494                |  16|   0|   16|          0|
    |bias_buff_63_V_57_fu_498                |  16|   0|   16|          0|
    |bias_buff_63_V_58_fu_502                |  16|   0|   16|          0|
    |bias_buff_63_V_59_fu_506                |  16|   0|   16|          0|
    |bias_buff_63_V_5_fu_290                 |  16|   0|   16|          0|
    |bias_buff_63_V_60_fu_510                |  16|   0|   16|          0|
    |bias_buff_63_V_61_fu_514                |  16|   0|   16|          0|
    |bias_buff_63_V_62_fu_518                |  16|   0|   16|          0|
    |bias_buff_63_V_63_fu_522                |  16|   0|   16|          0|
    |bias_buff_63_V_6_fu_294                 |  16|   0|   16|          0|
    |bias_buff_63_V_7_fu_298                 |  16|   0|   16|          0|
    |bias_buff_63_V_8_fu_302                 |  16|   0|   16|          0|
    |bias_buff_63_V_9_fu_306                 |  16|   0|   16|          0|
    |bias_buff_63_V_fu_270                   |  16|   0|   16|          0|
    |col_assign_reg_632                      |  32|   0|   32|          0|
    |col_reg_2243                            |  32|   0|   32|          0|
    |grp_compute_output_fu_659_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_input_fu_740_ap_start_reg      |   1|   0|    1|          0|
    |in1_V1_reg_2218                         |  31|   0|   31|          0|
    |in2_V3_reg_2213                         |  31|   0|   31|          0|
    |in3_V5_reg_2208                         |  31|   0|   31|          0|
    |out_V1_reg_2192                         |  29|   0|   29|          0|
    |phi_ln149_reg_598                       |   7|   0|    7|          0|
    |pp_0_reg_609                            |   1|   0|    1|          0|
    |pp_1_reg_644                            |   1|   0|    1|          0|
    |reg_1016                                |  16|   0|   16|          0|
    |reg_1021                                |  16|   0|   16|          0|
    |reg_1026                                |  16|   0|   16|          0|
    |reg_1031                                |  16|   0|   16|          0|
    |reg_1036                                |  16|   0|   16|          0|
    |reg_1041                                |  16|   0|   16|          0|
    |reg_1046                                |  16|   0|   16|          0|
    |reg_1051                                |  16|   0|   16|          0|
    |reg_1056                                |  16|   0|   16|          0|
    |reg_1061                                |  16|   0|   16|          0|
    |reg_1066                                |  16|   0|   16|          0|
    |reg_1071                                |  16|   0|   16|          0|
    |reg_1076                                |  16|   0|   16|          0|
    |reg_1081                                |  16|   0|   16|          0|
    |reg_1086                                |  16|   0|   16|          0|
    |reg_1091                                |  16|   0|   16|          0|
    |reg_1096                                |  16|   0|   16|          0|
    |reg_1101                                |  16|   0|   16|          0|
    |reg_1106                                |  16|   0|   16|          0|
    |reg_1111                                |  16|   0|   16|          0|
    |reg_1116                                |  16|   0|   16|          0|
    |reg_1121                                |  16|   0|   16|          0|
    |reg_1126                                |  16|   0|   16|          0|
    |reg_1131                                |  16|   0|   16|          0|
    |reg_1136                                |  16|   0|   16|          0|
    |reg_1141                                |  16|   0|   16|          0|
    |reg_1146                                |  16|   0|   16|          0|
    |reg_1151                                |  16|   0|   16|          0|
    |reg_1156                                |  16|   0|   16|          0|
    |reg_1161                                |  16|   0|   16|          0|
    |reg_1166                                |  16|   0|   16|          0|
    |reg_1171                                |  16|   0|   16|          0|
    |reg_1176                                |  16|   0|   16|          0|
    |reg_1181                                |  16|   0|   16|          0|
    |reg_1186                                |  16|   0|   16|          0|
    |reg_1191                                |  16|   0|   16|          0|
    |reg_1196                                |  16|   0|   16|          0|
    |reg_1201                                |  16|   0|   16|          0|
    |reg_1206                                |  16|   0|   16|          0|
    |reg_1211                                |  16|   0|   16|          0|
    |reg_1216                                |  16|   0|   16|          0|
    |reg_1221                                |  16|   0|   16|          0|
    |reg_1226                                |  16|   0|   16|          0|
    |reg_1231                                |  16|   0|   16|          0|
    |reg_1236                                |  16|   0|   16|          0|
    |reg_1241                                |  16|   0|   16|          0|
    |reg_1246                                |  16|   0|   16|          0|
    |reg_1251                                |  16|   0|   16|          0|
    |reg_1256                                |  16|   0|   16|          0|
    |reg_1261                                |  16|   0|   16|          0|
    |reg_1266                                |  16|   0|   16|          0|
    |reg_1271                                |  16|   0|   16|          0|
    |reg_1276                                |  16|   0|   16|          0|
    |reg_1281                                |  16|   0|   16|          0|
    |reg_1286                                |  16|   0|   16|          0|
    |reg_1291                                |  16|   0|   16|          0|
    |reg_1296                                |  16|   0|   16|          0|
    |reg_1301                                |  16|   0|   16|          0|
    |reg_1306                                |  16|   0|   16|          0|
    |reg_1311                                |  16|   0|   16|          0|
    |reg_1316                                |  16|   0|   16|          0|
    |reg_1321                                |  16|   0|   16|          0|
    |reg_1326                                |  16|   0|   16|          0|
    |reg_1331                                |  16|   0|   16|          0|
    |row_assign_reg_620                      |  32|   0|   32|          0|
    |row_reg_2236                            |  32|   0|   32|          0|
    |trunc_ln149_reg_2232                    |   6|   0|    6|          0|
    |trunc_ln162_1_reg_2255                  |  16|   0|   16|          0|
    |trunc_ln162_reg_2250                    |  16|   0|   16|          0|
    |weight_V7_reg_2203                      |  31|   0|   31|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2427|   0| 2428|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |     conv     | return value |
|interrupt             | out |    1| ap_ctrl_hs |     conv     | return value |
|m_axi_IN1_AWVALID     | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWREADY     |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWADDR      | out |   32|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWID        | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWLEN       | out |    8|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWSIZE      | out |    3|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWBURST     | out |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWLOCK      | out |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWCACHE     | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWPROT      | out |    3|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWQOS       | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWREGION    | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_AWUSER      | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WVALID      | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WREADY      |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WDATA       | out |   32|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WSTRB       | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WLAST       | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WID         | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_WUSER       | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARVALID     | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARREADY     |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARADDR      | out |   32|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARID        | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARLEN       | out |    8|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARSIZE      | out |    3|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARBURST     | out |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARLOCK      | out |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARCACHE     | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARPROT      | out |    3|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARQOS       | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARREGION    | out |    4|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_ARUSER      | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RVALID      |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RREADY      | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RDATA       |  in |   32|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RLAST       |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RID         |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RUSER       |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_RRESP       |  in |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_BVALID      |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_BREADY      | out |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_BRESP       |  in |    2|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_BID         |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN1_BUSER       |  in |    1|    m_axi   |      IN1     |    pointer   |
|m_axi_IN2_AWVALID     | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWREADY     |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWADDR      | out |   32|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWID        | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWLEN       | out |    8|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWSIZE      | out |    3|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWBURST     | out |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWLOCK      | out |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWCACHE     | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWPROT      | out |    3|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWQOS       | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWREGION    | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_AWUSER      | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WVALID      | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WREADY      |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WDATA       | out |   32|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WSTRB       | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WLAST       | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WID         | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_WUSER       | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARVALID     | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARREADY     |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARADDR      | out |   32|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARID        | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARLEN       | out |    8|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARSIZE      | out |    3|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARBURST     | out |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARLOCK      | out |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARCACHE     | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARPROT      | out |    3|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARQOS       | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARREGION    | out |    4|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_ARUSER      | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RVALID      |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RREADY      | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RDATA       |  in |   32|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RLAST       |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RID         |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RUSER       |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_RRESP       |  in |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_BVALID      |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_BREADY      | out |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_BRESP       |  in |    2|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_BID         |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN2_BUSER       |  in |    1|    m_axi   |      IN2     |    pointer   |
|m_axi_IN3_AWVALID     | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWREADY     |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWADDR      | out |   32|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWID        | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWLEN       | out |    8|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWSIZE      | out |    3|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWBURST     | out |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWLOCK      | out |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWCACHE     | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWPROT      | out |    3|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWQOS       | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWREGION    | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_AWUSER      | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WVALID      | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WREADY      |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WDATA       | out |   32|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WSTRB       | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WLAST       | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WID         | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_WUSER       | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARVALID     | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARREADY     |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARADDR      | out |   32|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARID        | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARLEN       | out |    8|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARSIZE      | out |    3|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARBURST     | out |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARLOCK      | out |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARCACHE     | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARPROT      | out |    3|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARQOS       | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARREGION    | out |    4|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_ARUSER      | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RVALID      |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RREADY      | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RDATA       |  in |   32|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RLAST       |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RID         |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RUSER       |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_RRESP       |  in |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_BVALID      |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_BREADY      | out |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_BRESP       |  in |    2|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_BID         |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_IN3_BUSER       |  in |    1|    m_axi   |      IN3     |    pointer   |
|m_axi_W_AWVALID       | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWREADY       |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWADDR        | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_AWID          | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWLEN         | out |    8|    m_axi   |       W      |    pointer   |
|m_axi_W_AWSIZE        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_AWBURST       | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_AWLOCK        | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_AWCACHE       | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWPROT        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_AWQOS         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWREGION      | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWUSER        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WVALID        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WREADY        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WDATA         | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_WSTRB         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_WLAST         | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WID           | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WUSER         | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARVALID       | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARREADY       |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARADDR        | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_ARID          | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARLEN         | out |    8|    m_axi   |       W      |    pointer   |
|m_axi_W_ARSIZE        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_ARBURST       | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_ARLOCK        | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_ARCACHE       | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARPROT        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_ARQOS         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARREGION      | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARUSER        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RVALID        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RREADY        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RDATA         |  in |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_RLAST         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RID           |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RUSER         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RRESP         |  in |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_BVALID        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BREADY        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BRESP         |  in |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_BID           |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BUSER         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

