{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707664695156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707664695156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 17:18:15 2024 " "Processing started: Sun Feb 11 17:18:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707664695156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707664695156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2x1Mux -c 2x1Mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2x1Mux -c 2x1Mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707664695156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707664695478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707664695517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707664695517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out mux_2x1.v(2) " "Verilog HDL Implicit Net warning at mux_2x1.v(2): created implicit net for \"out\"" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a mux_2x1.v(1) " "Verilog HDL error at mux_2x1.v(1): object \"a\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b mux_2x1.v(1) " "Verilog HDL error at mux_2x1.v(1): object \"b\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux_2x1.v(1) " "Verilog HDL error at mux_2x1.v(1): object \"sel\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "out mux_2x1.v(1) " "Verilog HDL Module Declaration error at mux_2x1.v(1): port \"out\" is not declared as port" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux_2x1.v(2) " "Verilog HDL error at mux_2x1.v(2): object \"sel\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b mux_2x1.v(2) " "Verilog HDL error at mux_2x1.v(2): object \"b\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a mux_2x1.v(2) " "Verilog HDL error at mux_2x1.v(2): object \"a\" is not declared" {  } { { "mux_2x1.v" "" { Text "C:/D/Google Drive/Courses - Activities/Activities - Workshops/IEEE ASUSB - Verilog/Repository/Digital-Design-Workshop-IEEEASUSB/Session Codes/Session 01/03-2x1 Mux/mux_2x1.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1707664695518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707664695577 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 11 17:18:15 2024 " "Processing ended: Sun Feb 11 17:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707664695577 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707664695577 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707664695577 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707664695577 ""}
