<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

</twCmdLine><twDesign>base_sys_stub_routed.ncd</twDesign><twDesignPath>base_sys_stub_routed.ncd</twDesignPath><twPCF>base_sys_stub.pcf</twPCF><twPcfPath>base_sys_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>149394</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>81007</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.991</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.933</twTotPathDel><twClkSkew dest = "1.624" src = "1.647">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.580</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y45.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;2&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y47.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.933</twTotPathDel><twClkSkew dest = "1.624" src = "1.647">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y45.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y47.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>4.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>5.010</twTotPathDel><twClkSkew dest = "1.558" src = "1.497">-0.061</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg[19]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg_17</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y21.DIBDI17</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.755</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_In_Reg[17]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y21.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>5.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.786</twTotPathDel><twClkSkew dest = "1.490" src = "1.647">0.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.302</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y37.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.484</twLogDel><twRouteDel>3.302</twRouteDel><twTotDel>4.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "1.491" src = "1.647">0.156</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.423</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y36.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/PE_In1_Reg0[11]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>3.423</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew dest = "1.563" src = "1.647">0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;1&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.578</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.762</twTotPathDel><twClkSkew dest = "1.645" src = "1.802">0.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X103Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X103Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg[15]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y12.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.569</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU_Out_Reg[12]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y12.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>3.569</twRouteDel><twTotDel>4.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.757</twTotPathDel><twClkSkew dest = "1.491" src = "1.647">0.156</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.404</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y36.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;2&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y38.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/PE_In1_Reg0[11]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>3.404</twRouteDel><twTotDel>4.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.820</twTotPathDel><twClkSkew dest = "1.563" src = "1.647">0.084</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.260</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;0&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>3.260</twRouteDel><twTotDel>4.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.742</twTotPathDel><twClkSkew dest = "1.493" src = "1.647">0.154</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.D1</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.393</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>4.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.726</twTotPathDel><twClkSkew dest = "1.490" src = "1.647">0.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.414</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;6&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>3.414</twRouteDel><twTotDel>4.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.727</twTotPathDel><twClkSkew dest = "1.493" src = "1.647">0.154</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y40.C1</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.374</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y40.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;2&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>3.374</twRouteDel><twTotDel>4.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.490" src = "1.647">0.157</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.409</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;7&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU_Out_Reg[27]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.315</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11</twDest><twTotPathDel>4.598</twTotPathDel><twClkSkew dest = "1.545" src = "1.823">0.278</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X4Y10.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X4Y10.DOBDO11</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0[11]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Data_Mem_Out5_Reg0_11</twBEL></twPathDel><twLogDel>2.512</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>4.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.724</twTotPathDel><twClkSkew dest = "1.651" src = "1.803">0.152</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X102Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y10.DIBDI2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.469</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_In_Reg[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y10.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>4.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew dest = "1.624" src = "1.647">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.460</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y46.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;5&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y47.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew dest = "1.556" src = "1.647">0.091</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;8&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>3.768</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.791</twTotPathDel><twClkSkew dest = "1.425" src = "1.490">0.065</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X49Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg[11]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y14.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.598</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU_Out_Reg[11]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y14.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>3.598</twRouteDel><twTotDel>4.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9</twDest><twTotPathDel>4.696</twTotPathDel><twClkSkew dest = "1.487" src = "1.647">0.160</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.736</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;8&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/Inst_Mem/Inst_Mem_Addr_9</twBEL></twPathDel><twLogDel>0.960</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.909</twTotPathDel><twClkSkew dest = "1.689" src = "1.634">-0.055</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X98Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y20.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.654</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_In_Reg[4]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y20.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>3.654</twRouteDel><twTotDel>4.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twDest><twTotPathDel>4.828</twTotPathDel><twClkSkew dest = "1.624" src = "1.647">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y45.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y47.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>3.584</twRouteDel><twTotDel>4.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twDest><twTotPathDel>4.828</twTotPathDel><twClkSkew dest = "1.624" src = "1.647">0.023</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X42Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y45.C5</twSite><twDelType>net</twDelType><twFanCnt>275</twFanCnt><twDelInfo twEdge="twRising">3.580</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y45.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_lut&lt;2&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y47.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr[9]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Mcount_Inst_Mem_Addr_xor&lt;9&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/Inst_Mem/Inst_Mem_Addr_8</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>4.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRU12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRU12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10</twSrc><twDest BELType="RAM">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>4.535</twTotPathDel><twClkSkew dest = "1.440" src = "1.753">0.313</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10</twSrc><twDest BELType='RAM'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X59Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg[11]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.342</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_In_Reg[10]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y19.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.193</twLogDel><twRouteDel>3.342</twRouteDel><twTotDel>4.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.846</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.118</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.846</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRL14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.844</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>4.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.844</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRU14</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[19]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.824</twRouteDel><twTotDel>4.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.122</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew dest = "0.930" src = "0.931">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y26.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y26.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>1.822</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X0Y7.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X0Y7.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X0Y3.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X0Y3.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X0Y6.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X0Y6.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X0Y4.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X0Y4.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X3Y28.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X3Y28.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y29.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X3Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X3Y29.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X3Y27.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X3Y27.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X0Y5.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X0Y5.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X1Y5.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X1Y5.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X4Y26.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X4Y26.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X4Y27.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X4Y27.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X5Y15.CLKARDCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X5Y15.CLKARDCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X5Y15.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X5Y15.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y11.CLKARDCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="2.424" period="5.000" constraintValue="5.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X4Y11.CLKARDCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>203241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20818</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.993</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59</twDest><twTotPathDel>9.628</twTotPathDel><twClkSkew dest = "1.505" src = "1.835">0.330</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X5Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X5Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.549</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;47&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RLAST</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/Inst_Mem_Out_Reg0[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;7&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1639_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1639_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_59</twBEL></twPathDel><twLogDel>1.572</twLogDel><twRouteDel>8.056</twRouteDel><twTotDel>9.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twTotPathDel>9.922</twTotPathDel><twClkSkew dest = "1.561" src = "1.585">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR19</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARREADY</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twBEL></twPathDel><twLogDel>3.192</twLogDel><twRouteDel>6.730</twRouteDel><twTotDel>9.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twDest><twTotPathDel>9.576</twTotPathDel><twClkSkew dest = "1.369" src = "1.686">0.317</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X43Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X43Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.836</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y104.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWBURST[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;6&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[6].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.274</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y73.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>7.880</twRouteDel><twTotDel>9.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.381" src = "1.693">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.671</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARESETN[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_25</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>8.430</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.381" src = "1.693">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.671</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARESETN[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_27</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>8.430</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.381" src = "1.693">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.671</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARESETN[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_26</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>8.430</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.381" src = "1.693">0.312</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.A1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.671</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARESETN[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/Inst_Mem_Out_Reg0[53]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/BRAM_Rst_A1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">4.759</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3_BRAM_PORTA_BRAM_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y84.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[27]</twComp><twBEL>base_sys_i/axi_bram_ctrl_3/axi_bram_ctrl_3/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_24</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>8.430</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twDest><twTotPathDel>9.518</twTotPathDel><twClkSkew dest = "1.383" src = "1.746">0.363</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X55Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">8.633</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>9.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58</twDest><twTotPathDel>9.518</twTotPathDel><twClkSkew dest = "1.383" src = "1.746">0.363</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X55Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">8.633</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_58</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>9.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57</twDest><twTotPathDel>9.518</twTotPathDel><twClkSkew dest = "1.383" src = "1.746">0.363</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X55Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">8.633</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_57</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>9.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56</twDest><twTotPathDel>9.518</twTotPathDel><twClkSkew dest = "1.383" src = "1.746">0.363</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X55Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">8.633</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_56</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>8.633</twRouteDel><twTotDel>9.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9</twDest><twTotPathDel>9.842</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID7</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[109]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_9</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11</twDest><twTotPathDel>9.842</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID7</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[109]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_11</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10</twDest><twTotPathDel>9.842</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID7</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[109]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_10</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8</twDest><twTotPathDel>9.842</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID7</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[29]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.C1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[109]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_8</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.098</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.848</twTotPathDel><twClkSkew dest = "1.511" src = "1.530">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.787</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/storage_data1[5]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y138.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;0&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.172</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>8.439</twRouteDel><twTotDel>9.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.846</twTotPathDel><twClkSkew dest = "1.511" src = "1.530">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.917</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y138.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y138.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;0&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.172</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>8.437</twRouteDel><twTotDel>9.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.835</twTotPathDel><twClkSkew dest = "1.561" src = "1.585">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR31</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y95.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N188</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[125]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.212</twLogDel><twRouteDel>6.623</twRouteDel><twTotDel>9.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twTotPathDel>9.835</twTotPathDel><twClkSkew dest = "1.561" src = "1.585">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR17</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARREADY</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twBEL></twPathDel><twLogDel>3.192</twLogDel><twRouteDel>6.643</twRouteDel><twTotDel>9.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twDest><twTotPathDel>9.827</twTotPathDel><twClkSkew dest = "1.561" src = "1.585">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR31</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.527</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y95.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N188</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_ARADDR[125]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3</twBEL></twPathDel><twLogDel>3.214</twLogDel><twRouteDel>6.613</twRouteDel><twTotDel>9.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twTotPathDel>9.814</twTotPathDel><twClkSkew dest = "1.561" src = "1.585">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR15</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y97.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Inst_Mem_Out_Reg1[59]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y103.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARREADY</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0</twBEL></twPathDel><twLogDel>3.192</twLogDel><twRouteDel>6.622</twRouteDel><twTotDel>9.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twDest><twTotPathDel>9.796</twTotPathDel><twClkSkew dest = "1.550" src = "1.585">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_32</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>9.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twDest><twTotPathDel>9.796</twTotPathDel><twClkSkew dest = "1.550" src = "1.585">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>9.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.134</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twDest><twTotPathDel>9.796</twTotPathDel><twClkSkew dest = "1.550" src = "1.585">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID10</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y129.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o124</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y136.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y136.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/Inst_Mem_Out[13]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y120.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y120.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_33</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.642</twRouteDel><twTotDel>9.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.792</twTotPathDel><twClkSkew dest = "1.511" src = "1.530">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.917</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y139.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y139.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_bid_i[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;5&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[5].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o12</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>8.383</twRouteDel><twTotDel>9.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twDest><twTotPathDel>9.787</twTotPathDel><twClkSkew dest = "1.510" src = "1.530">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.917</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y140.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/storage_data1[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;4&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[4].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>8.375</twRouteDel><twTotDel>9.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twTotPathDel>9.493</twTotPathDel><twClkSkew dest = "1.379" src = "1.693">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.881</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU_Out_Reg[23]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/areset_d[1]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[14]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y67.A2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[26]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27</twBEL><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>8.570</twRouteDel><twTotDel>9.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.738</twTotPathDel><twClkSkew dest = "0.169" src = "0.237">0.068</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID3</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y114.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.427</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y114.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>7.463</twRouteDel><twTotDel>9.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.787</twTotPathDel><twClkSkew dest = "1.511" src = "1.530">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.917</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/Data_Mem_Out4_Reg0[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y140.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/storage_data1[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;4&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[4].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_BID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_pop&lt;5&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y137.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>8.375</twRouteDel><twTotDel>9.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType="FF">base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7</twDest><twTotPathDel>9.490</twTotPathDel><twClkSkew dest = "1.379" src = "1.693">0.314</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twSrc><twDest BELType='FF'>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X39Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[3]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.881</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_RVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU_Out_Reg[23]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/areset_d[1]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc_wrap_mod1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[14]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y67.B2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">3.051</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[26]</twComp><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT26</twBEL><twBEL>base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_7</twBEL></twPathDel><twLogDel>0.921</twLogDel><twRouteDel>8.569</twRouteDel><twTotDel>9.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X0Y7.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X0Y7.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X0Y3.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X0Y3.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X0Y6.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X0Y6.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X0Y4.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X0Y4.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X3Y28.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X3Y28.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X3Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X3Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X3Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X3Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X0Y5.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X0Y5.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X1Y5.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X1Y5.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X4Y26.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X4Y26.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB/CLK" locationPin="SLICE_X0Y23.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X39Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.217</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.101</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.182</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X37Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.645</twRouteDel><twTotDel>1.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.120</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.024</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X37Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y137.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y137.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_Clk_To_LowClk_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.563</twTotDel><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twDel>1.155</twDel><twSUTime>0.067</twSUTime><twTotPathDel>1.222</twTotPathDel><twClkSkew dest = "2.878" src = "3.184">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X30Y142.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y146.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y146.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>1.222</twTotDel><twDestClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_LowClk_To_Clk_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.593</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.211</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.258</twTotPathDel><twClkSkew dest = "2.869" src = "3.169">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y140.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>3.258</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.574</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.192</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.239</twTotPathDel><twClkSkew dest = "2.869" src = "3.169">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.750</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.346</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.966</twDel><twSUTime>0.047</twSUTime><twTotPathDel>3.013</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.233</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.851</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.898</twTotPathDel><twClkSkew dest = "2.869" src = "3.169">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>2.898</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.182</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.802</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.160</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.142</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.762</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.809</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>2.809</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.016</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.642</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.689</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.004</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.630</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.677</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.930</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.547</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.594</twTotPathDel><twClkSkew dest = "2.869" src = "3.170">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.905</twRouteDel><twTotDel>2.594</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.897</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.515</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.562</twTotPathDel><twClkSkew dest = "2.869" src = "3.169">0.300</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.873</twRouteDel><twTotDel>2.562</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.835</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.461</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y125.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.800</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.426</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.473</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.473</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.698</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.315</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.362</twTotPathDel><twClkSkew dest = "2.869" src = "3.170">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>2.362</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.695</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.321</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.368</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.741</twRouteDel><twTotDel>2.368</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.677</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.297</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.344</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.863</twLogDel><twRouteDel>1.481</twRouteDel><twTotDel>2.344</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.672</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.279</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.326</twTotPathDel><twClkSkew dest = "2.869" src = "3.180">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.637</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.606</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.226</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.273</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.646</twRouteDel><twTotDel>2.273</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.587</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.200</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "2.869" src = "3.174">0.305</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.578</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.198</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.245</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y131.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y131.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.861</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.572</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.179</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.226</twTotPathDel><twClkSkew dest = "2.869" src = "3.180">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y141.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y140.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.226</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.539</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.165</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.212</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y124.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.212</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.526</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.143</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.190</twTotPathDel><twClkSkew dest = "2.869" src = "3.170">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.501</twRouteDel><twTotDel>2.190</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.491</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.117</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.164</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.164</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.469</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.089</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.136</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>2.136</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.462</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.075</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.122</twTotPathDel><twClkSkew dest = "2.869" src = "3.174">0.305</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.495</twRouteDel><twTotDel>2.122</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.427</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.034</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.081</twTotPathDel><twClkSkew dest = "2.869" src = "3.180">0.311</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y141.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y140.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.392</twRouteDel><twTotDel>2.081</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.419</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.036</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.083</twTotPathDel><twClkSkew dest = "2.869" src = "3.170">0.301</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y118.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[47]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.083</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.412</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.038</twDel><twSUTime>0.047</twSUTime><twTotPathDel>2.085</twTotPathDel><twClkSkew dest = "2.869" src = "3.161">0.292</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.288</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.901</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.948</twTotPathDel><twClkSkew dest = "2.869" src = "3.174">0.305</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[79]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>1.948</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.287</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.907</twDel><twSUTime>0.047</twSUTime><twTotPathDel>1.954</twTotPathDel><twClkSkew dest = "2.869" src = "3.167">0.298</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.627</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>1.954</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="264">0</twUnmetConstCnt><twDataSheet anchorID="265" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>352672</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>105963</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>9.993</twMinPer><twFootnote number="1" /><twMaxFreq>100.070</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Aug 04 18:35:59 2014 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1109 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
