
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000016c  00800200  00001b30  00001bc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b30  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  0080036c  0080036c  00001d30  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d30  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000220  00000000  00000000  00001d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000118d  00000000  00000000  00001fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000087e  00000000  00000000  00003139  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000012a1  00000000  00000000  000039b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000668  00000000  00000000  00004c58  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000071f  00000000  00000000  000052c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000bf5  00000000  00000000  000059df  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a0  00000000  00000000  000065d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	86 c6       	rjmp	.+3340   	; 0xdaa <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	04 07       	cpc	r16, r20
      e6:	72 07       	cpc	r23, r18
      e8:	72 07       	cpc	r23, r18
      ea:	72 07       	cpc	r23, r18
      ec:	72 07       	cpc	r23, r18
      ee:	72 07       	cpc	r23, r18
      f0:	72 07       	cpc	r23, r18
      f2:	72 07       	cpc	r23, r18
      f4:	04 07       	cpc	r16, r20
      f6:	72 07       	cpc	r23, r18
      f8:	72 07       	cpc	r23, r18
      fa:	72 07       	cpc	r23, r18
      fc:	72 07       	cpc	r23, r18
      fe:	72 07       	cpc	r23, r18
     100:	72 07       	cpc	r23, r18
     102:	72 07       	cpc	r23, r18
     104:	06 07       	cpc	r16, r22
     106:	72 07       	cpc	r23, r18
     108:	72 07       	cpc	r23, r18
     10a:	72 07       	cpc	r23, r18
     10c:	72 07       	cpc	r23, r18
     10e:	72 07       	cpc	r23, r18
     110:	72 07       	cpc	r23, r18
     112:	72 07       	cpc	r23, r18
     114:	72 07       	cpc	r23, r18
     116:	72 07       	cpc	r23, r18
     118:	72 07       	cpc	r23, r18
     11a:	72 07       	cpc	r23, r18
     11c:	72 07       	cpc	r23, r18
     11e:	72 07       	cpc	r23, r18
     120:	72 07       	cpc	r23, r18
     122:	72 07       	cpc	r23, r18
     124:	06 07       	cpc	r16, r22
     126:	72 07       	cpc	r23, r18
     128:	72 07       	cpc	r23, r18
     12a:	72 07       	cpc	r23, r18
     12c:	72 07       	cpc	r23, r18
     12e:	72 07       	cpc	r23, r18
     130:	72 07       	cpc	r23, r18
     132:	72 07       	cpc	r23, r18
     134:	72 07       	cpc	r23, r18
     136:	72 07       	cpc	r23, r18
     138:	72 07       	cpc	r23, r18
     13a:	72 07       	cpc	r23, r18
     13c:	72 07       	cpc	r23, r18
     13e:	72 07       	cpc	r23, r18
     140:	72 07       	cpc	r23, r18
     142:	72 07       	cpc	r23, r18
     144:	6c 07       	cpc	r22, r28
     146:	72 07       	cpc	r23, r18
     148:	72 07       	cpc	r23, r18
     14a:	72 07       	cpc	r23, r18
     14c:	72 07       	cpc	r23, r18
     14e:	72 07       	cpc	r23, r18
     150:	72 07       	cpc	r23, r18
     152:	72 07       	cpc	r23, r18
     154:	3d 07       	cpc	r19, r29
     156:	72 07       	cpc	r23, r18
     158:	72 07       	cpc	r23, r18
     15a:	72 07       	cpc	r23, r18
     15c:	72 07       	cpc	r23, r18
     15e:	72 07       	cpc	r23, r18
     160:	72 07       	cpc	r23, r18
     162:	72 07       	cpc	r23, r18
     164:	72 07       	cpc	r23, r18
     166:	72 07       	cpc	r23, r18
     168:	72 07       	cpc	r23, r18
     16a:	72 07       	cpc	r23, r18
     16c:	72 07       	cpc	r23, r18
     16e:	72 07       	cpc	r23, r18
     170:	72 07       	cpc	r23, r18
     172:	72 07       	cpc	r23, r18
     174:	2d 07       	cpc	r18, r29
     176:	72 07       	cpc	r23, r18
     178:	72 07       	cpc	r23, r18
     17a:	72 07       	cpc	r23, r18
     17c:	72 07       	cpc	r23, r18
     17e:	72 07       	cpc	r23, r18
     180:	72 07       	cpc	r23, r18
     182:	72 07       	cpc	r23, r18
     184:	55 07       	cpc	r21, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e3       	ldi	r30, 0x30	; 48
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 36       	cpi	r26, 0x6C	; 108
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac e6       	ldi	r26, 0x6C	; 108
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 39       	cpi	r26, 0x90	; 144
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	96 d1       	rcall	.+812    	; 0x4ee <main>
     1c2:	0c 94 96 0d 	jmp	0x1b2c	; 0x1b2c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}
void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	84 e6       	ldi	r24, 0x64	; 100
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	24 e6       	ldi	r18, 0x64	; 100
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	f9 01       	movw	r30, r18
     1da:	20 81       	ld	r18, Z
     1dc:	2e 7f       	andi	r18, 0xFE	; 254
     1de:	fc 01       	movw	r30, r24
     1e0:	20 83       	st	Z, r18
     1e2:	8c e7       	ldi	r24, 0x7C	; 124
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	2c e7       	ldi	r18, 0x7C	; 124
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	f9 01       	movw	r30, r18
     1ec:	20 81       	ld	r18, Z
     1ee:	20 66       	ori	r18, 0x60	; 96
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 83       	st	Z, r18
     1f4:	8c e7       	ldi	r24, 0x7C	; 124
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	2c e7       	ldi	r18, 0x7C	; 124
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	f9 01       	movw	r30, r18
     1fe:	20 81       	ld	r18, Z
     200:	20 76       	andi	r18, 0x60	; 96
     202:	fc 01       	movw	r30, r24
     204:	20 83       	st	Z, r18
     206:	8a e7       	ldi	r24, 0x7A	; 122
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	2a e7       	ldi	r18, 0x7A	; 122
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	f9 01       	movw	r30, r18
     210:	20 81       	ld	r18, Z
     212:	20 6a       	ori	r18, 0xA0	; 160
     214:	fc 01       	movw	r30, r24
     216:	20 83       	st	Z, r18
     218:	8b e7       	ldi	r24, 0x7B	; 123
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	2b e7       	ldi	r18, 0x7B	; 123
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	f9 01       	movw	r30, r18
     222:	20 81       	ld	r18, Z
     224:	28 7f       	andi	r18, 0xF8	; 248
     226:	fc 01       	movw	r30, r24
     228:	20 83       	st	Z, r18
     22a:	df 91       	pop	r29
     22c:	cf 91       	pop	r28
     22e:	08 95       	ret

00000230 <start_ADC>:
     230:	cf 93       	push	r28
     232:	df 93       	push	r29
     234:	cd b7       	in	r28, 0x3d	; 61
     236:	de b7       	in	r29, 0x3e	; 62
     238:	8a e7       	ldi	r24, 0x7A	; 122
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	2a e7       	ldi	r18, 0x7A	; 122
     23e:	30 e0       	ldi	r19, 0x00	; 0
     240:	f9 01       	movw	r30, r18
     242:	20 81       	ld	r18, Z
     244:	20 6a       	ori	r18, 0xA0	; 160
     246:	fc 01       	movw	r30, r24
     248:	20 83       	st	Z, r18
     24a:	8a e7       	ldi	r24, 0x7A	; 122
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	2a e7       	ldi	r18, 0x7A	; 122
     250:	30 e0       	ldi	r19, 0x00	; 0
     252:	f9 01       	movw	r30, r18
     254:	20 81       	ld	r18, Z
     256:	20 64       	ori	r18, 0x40	; 64
     258:	fc 01       	movw	r30, r24
     25a:	20 83       	st	Z, r18
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <get_ADC_value>:

uint8_t get_ADC_value()
{
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
     266:	cd b7       	in	r28, 0x3d	; 61
     268:	de b7       	in	r29, 0x3e	; 62
	return ADCH;
     26a:	89 e7       	ldi	r24, 0x79	; 121
     26c:	90 e0       	ldi	r25, 0x00	; 0
     26e:	fc 01       	movw	r30, r24
     270:	80 81       	ld	r24, Z
     272:	df 91       	pop	r29
     274:	cf 91       	pop	r28
     276:	08 95       	ret

00000278 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
     280:	8b d3       	rcall	.+1814   	; 0x998 <mcp_2515_init>
     282:	40 e6       	ldi	r20, 0x60	; 96
     284:	64 e6       	ldi	r22, 0x64	; 100
     286:	80 e6       	ldi	r24, 0x60	; 96
     288:	0d d4       	rcall	.+2074   	; 0xaa4 <mcp_2515_bit_modify>
     28a:	41 e0       	ldi	r20, 0x01	; 1
     28c:	6f ef       	ldi	r22, 0xFF	; 255
     28e:	8b e2       	ldi	r24, 0x2B	; 43
     290:	09 d4       	rcall	.+2066   	; 0xaa4 <mcp_2515_bit_modify>
     292:	80 e0       	ldi	r24, 0x00	; 0
     294:	df 91       	pop	r29
     296:	cf 91       	pop	r28
     298:	08 95       	ret

0000029a <CAN_enable_normal_mode>:
     29a:	cf 93       	push	r28
     29c:	df 93       	push	r29
     29e:	cd b7       	in	r28, 0x3d	; 61
     2a0:	de b7       	in	r29, 0x3e	; 62
     2a2:	ab d3       	rcall	.+1878   	; 0x9fa <mcp_2515_enable_normal_operation>
     2a4:	df 91       	pop	r29
     2a6:	cf 91       	pop	r28
     2a8:	08 95       	ret

000002aa <can_send_message>:
     2aa:	cf 93       	push	r28
     2ac:	df 93       	push	r29
     2ae:	cd b7       	in	r28, 0x3d	; 61
     2b0:	de b7       	in	r29, 0x3e	; 62
     2b2:	27 97       	sbiw	r28, 0x07	; 7
     2b4:	0f b6       	in	r0, 0x3f	; 63
     2b6:	f8 94       	cli
     2b8:	de bf       	out	0x3e, r29	; 62
     2ba:	0f be       	out	0x3f, r0	; 63
     2bc:	cd bf       	out	0x3d, r28	; 61
     2be:	9f 83       	std	Y+7, r25	; 0x07
     2c0:	8e 83       	std	Y+6, r24	; 0x06
     2c2:	ee d0       	rcall	.+476    	; 0x4a0 <can_transmit_complete>
     2c4:	88 23       	and	r24, r24
     2c6:	09 f4       	brne	.+2      	; 0x2ca <can_send_message+0x20>
     2c8:	3e c0       	rjmp	.+124    	; 0x346 <can_send_message+0x9c>
     2ca:	8e 81       	ldd	r24, Y+6	; 0x06
     2cc:	9f 81       	ldd	r25, Y+7	; 0x07
     2ce:	fc 01       	movw	r30, r24
     2d0:	80 81       	ld	r24, Z
     2d2:	91 81       	ldd	r25, Z+1	; 0x01
     2d4:	9b 83       	std	Y+3, r25	; 0x03
     2d6:	8a 83       	std	Y+2, r24	; 0x02
     2d8:	8a 81       	ldd	r24, Y+2	; 0x02
     2da:	8c 83       	std	Y+4, r24	; 0x04
     2dc:	8c 81       	ldd	r24, Y+4	; 0x04
     2de:	82 95       	swap	r24
     2e0:	88 0f       	add	r24, r24
     2e2:	80 7e       	andi	r24, 0xE0	; 224
     2e4:	8c 83       	std	Y+4, r24	; 0x04
     2e6:	8a 81       	ldd	r24, Y+2	; 0x02
     2e8:	9b 81       	ldd	r25, Y+3	; 0x03
     2ea:	89 2f       	mov	r24, r25
     2ec:	99 27       	eor	r25, r25
     2ee:	8d 83       	std	Y+5, r24	; 0x05
     2f0:	6d 81       	ldd	r22, Y+5	; 0x05
     2f2:	81 e3       	ldi	r24, 0x31	; 49
     2f4:	b4 d3       	rcall	.+1896   	; 0xa5e <mcp_2515_write>
     2f6:	6c 81       	ldd	r22, Y+4	; 0x04
     2f8:	82 e3       	ldi	r24, 0x32	; 50
     2fa:	b1 d3       	rcall	.+1890   	; 0xa5e <mcp_2515_write>
     2fc:	8e 81       	ldd	r24, Y+6	; 0x06
     2fe:	9f 81       	ldd	r25, Y+7	; 0x07
     300:	fc 01       	movw	r30, r24
     302:	82 81       	ldd	r24, Z+2	; 0x02
     304:	68 2f       	mov	r22, r24
     306:	85 e3       	ldi	r24, 0x35	; 53
     308:	aa d3       	rcall	.+1876   	; 0xa5e <mcp_2515_write>
     30a:	19 82       	std	Y+1, r1	; 0x01
     30c:	11 c0       	rjmp	.+34     	; 0x330 <can_send_message+0x86>
     30e:	89 81       	ldd	r24, Y+1	; 0x01
     310:	88 2f       	mov	r24, r24
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	2e 81       	ldd	r18, Y+6	; 0x06
     316:	3f 81       	ldd	r19, Y+7	; 0x07
     318:	82 0f       	add	r24, r18
     31a:	93 1f       	adc	r25, r19
     31c:	03 96       	adiw	r24, 0x03	; 3
     31e:	fc 01       	movw	r30, r24
     320:	90 81       	ld	r25, Z
     322:	89 81       	ldd	r24, Y+1	; 0x01
     324:	8a 5c       	subi	r24, 0xCA	; 202
     326:	69 2f       	mov	r22, r25
     328:	9a d3       	rcall	.+1844   	; 0xa5e <mcp_2515_write>
     32a:	89 81       	ldd	r24, Y+1	; 0x01
     32c:	8f 5f       	subi	r24, 0xFF	; 255
     32e:	89 83       	std	Y+1, r24	; 0x01
     330:	8e 81       	ldd	r24, Y+6	; 0x06
     332:	9f 81       	ldd	r25, Y+7	; 0x07
     334:	fc 01       	movw	r30, r24
     336:	92 81       	ldd	r25, Z+2	; 0x02
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	89 17       	cp	r24, r25
     33c:	40 f3       	brcs	.-48     	; 0x30e <can_send_message+0x64>
     33e:	81 e8       	ldi	r24, 0x81	; 129
     340:	a3 d3       	rcall	.+1862   	; 0xa88 <mcp_2515_request_to_send>
     342:	81 e0       	ldi	r24, 0x01	; 1
     344:	06 c0       	rjmp	.+12     	; 0x352 <can_send_message+0xa8>
     346:	74 d0       	rcall	.+232    	; 0x430 <can_error>
     348:	88 23       	and	r24, r24
     34a:	11 f0       	breq	.+4      	; 0x350 <can_send_message+0xa6>
     34c:	8f ef       	ldi	r24, 0xFF	; 255
     34e:	01 c0       	rjmp	.+2      	; 0x352 <can_send_message+0xa8>
     350:	80 e0       	ldi	r24, 0x00	; 0
     352:	27 96       	adiw	r28, 0x07	; 7
     354:	0f b6       	in	r0, 0x3f	; 63
     356:	f8 94       	cli
     358:	de bf       	out	0x3e, r29	; 62
     35a:	0f be       	out	0x3f, r0	; 63
     35c:	cd bf       	out	0x3d, r28	; 61
     35e:	df 91       	pop	r29
     360:	cf 91       	pop	r28
     362:	08 95       	ret

00000364 <can_receive_message>:
     364:	0f 93       	push	r16
     366:	1f 93       	push	r17
     368:	cf 93       	push	r28
     36a:	df 93       	push	r29
     36c:	cd b7       	in	r28, 0x3d	; 61
     36e:	de b7       	in	r29, 0x3e	; 62
     370:	2f 97       	sbiw	r28, 0x0f	; 15
     372:	0f b6       	in	r0, 0x3f	; 63
     374:	f8 94       	cli
     376:	de bf       	out	0x3e, r29	; 62
     378:	0f be       	out	0x3f, r0	; 63
     37a:	cd bf       	out	0x3d, r28	; 61
     37c:	8c e2       	ldi	r24, 0x2C	; 44
     37e:	5a d3       	rcall	.+1716   	; 0xa34 <mcp_2515_read>
     380:	88 2f       	mov	r24, r24
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	81 70       	andi	r24, 0x01	; 1
     386:	99 27       	eor	r25, r25
     388:	00 97       	sbiw	r24, 0x00	; 0
     38a:	09 f4       	brne	.+2      	; 0x38e <can_receive_message+0x2a>
     38c:	41 c0       	rjmp	.+130    	; 0x410 <can_receive_message+0xac>
     38e:	81 e6       	ldi	r24, 0x61	; 97
     390:	51 d3       	rcall	.+1698   	; 0xa34 <mcp_2515_read>
     392:	88 2f       	mov	r24, r24
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	18 2f       	mov	r17, r24
     398:	00 27       	eor	r16, r16
     39a:	82 e6       	ldi	r24, 0x62	; 98
     39c:	4b d3       	rcall	.+1686   	; 0xa34 <mcp_2515_read>
     39e:	88 2f       	mov	r24, r24
     3a0:	90 e0       	ldi	r25, 0x00	; 0
     3a2:	80 2b       	or	r24, r16
     3a4:	91 2b       	or	r25, r17
     3a6:	9c 83       	std	Y+4, r25	; 0x04
     3a8:	8b 83       	std	Y+3, r24	; 0x03
     3aa:	8b 81       	ldd	r24, Y+3	; 0x03
     3ac:	9c 81       	ldd	r25, Y+4	; 0x04
     3ae:	96 95       	lsr	r25
     3b0:	87 95       	ror	r24
     3b2:	92 95       	swap	r25
     3b4:	82 95       	swap	r24
     3b6:	8f 70       	andi	r24, 0x0F	; 15
     3b8:	89 27       	eor	r24, r25
     3ba:	9f 70       	andi	r25, 0x0F	; 15
     3bc:	89 27       	eor	r24, r25
     3be:	9e 83       	std	Y+6, r25	; 0x06
     3c0:	8d 83       	std	Y+5, r24	; 0x05
     3c2:	85 e6       	ldi	r24, 0x65	; 101
     3c4:	37 d3       	rcall	.+1646   	; 0xa34 <mcp_2515_read>
     3c6:	8f 83       	std	Y+7, r24	; 0x07
     3c8:	1a 82       	std	Y+2, r1	; 0x02
     3ca:	19 82       	std	Y+1, r1	; 0x01
     3cc:	12 c0       	rjmp	.+36     	; 0x3f2 <can_receive_message+0x8e>
     3ce:	89 81       	ldd	r24, Y+1	; 0x01
     3d0:	8a 59       	subi	r24, 0x9A	; 154
     3d2:	30 d3       	rcall	.+1632   	; 0xa34 <mcp_2515_read>
     3d4:	48 2f       	mov	r20, r24
     3d6:	9e 01       	movw	r18, r28
     3d8:	28 5f       	subi	r18, 0xF8	; 248
     3da:	3f 4f       	sbci	r19, 0xFF	; 255
     3dc:	89 81       	ldd	r24, Y+1	; 0x01
     3de:	9a 81       	ldd	r25, Y+2	; 0x02
     3e0:	82 0f       	add	r24, r18
     3e2:	93 1f       	adc	r25, r19
     3e4:	fc 01       	movw	r30, r24
     3e6:	40 83       	st	Z, r20
     3e8:	89 81       	ldd	r24, Y+1	; 0x01
     3ea:	9a 81       	ldd	r25, Y+2	; 0x02
     3ec:	01 96       	adiw	r24, 0x01	; 1
     3ee:	9a 83       	std	Y+2, r25	; 0x02
     3f0:	89 83       	std	Y+1, r24	; 0x01
     3f2:	8f 81       	ldd	r24, Y+7	; 0x07
     3f4:	28 2f       	mov	r18, r24
     3f6:	30 e0       	ldi	r19, 0x00	; 0
     3f8:	89 81       	ldd	r24, Y+1	; 0x01
     3fa:	9a 81       	ldd	r25, Y+2	; 0x02
     3fc:	82 17       	cp	r24, r18
     3fe:	93 07       	cpc	r25, r19
     400:	34 f3       	brlt	.-52     	; 0x3ce <can_receive_message+0x6a>
     402:	40 e0       	ldi	r20, 0x00	; 0
     404:	61 e0       	ldi	r22, 0x01	; 1
     406:	8c e2       	ldi	r24, 0x2C	; 44
     408:	4d d3       	rcall	.+1690   	; 0xaa4 <mcp_2515_bit_modify>
     40a:	10 92 6c 03 	sts	0x036C, r1
     40e:	03 c0       	rjmp	.+6      	; 0x416 <can_receive_message+0xb2>
     410:	1e 82       	std	Y+6, r1	; 0x06
     412:	1d 82       	std	Y+5, r1	; 0x05
     414:	1f 82       	std	Y+7, r1	; 0x07
     416:	ce 01       	movw	r24, r28
     418:	05 96       	adiw	r24, 0x05	; 5
     41a:	2f 96       	adiw	r28, 0x0f	; 15
     41c:	0f b6       	in	r0, 0x3f	; 63
     41e:	f8 94       	cli
     420:	de bf       	out	0x3e, r29	; 62
     422:	0f be       	out	0x3f, r0	; 63
     424:	cd bf       	out	0x3d, r28	; 61
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	1f 91       	pop	r17
     42c:	0f 91       	pop	r16
     42e:	08 95       	ret

00000430 <can_error>:
// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
     430:	cf 93       	push	r28
     432:	df 93       	push	r29
     434:	1f 92       	push	r1
     436:	cd b7       	in	r28, 0x3d	; 61
     438:	de b7       	in	r29, 0x3e	; 62
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     43a:	80 e3       	ldi	r24, 0x30	; 48
     43c:	fb d2       	rcall	.+1526   	; 0xa34 <mcp_2515_read>
     43e:	89 83       	std	Y+1, r24	; 0x01
	if(test_bit(error_flags,5))
     440:	89 81       	ldd	r24, Y+1	; 0x01
     442:	88 2f       	mov	r24, r24
     444:	90 e0       	ldi	r25, 0x00	; 0
     446:	80 72       	andi	r24, 0x20	; 32
     448:	99 27       	eor	r25, r25
     44a:	00 97       	sbiw	r24, 0x00	; 0
     44c:	31 f0       	breq	.+12     	; 0x45a <can_error+0x2a>
	{
		printf("Message lost arbitration\n");
     44e:	88 e0       	ldi	r24, 0x08	; 8
     450:	92 e0       	ldi	r25, 0x02	; 2
     452:	0e 94 b4 0a 	call	0x1568	; 0x1568 <puts>
		return 1;
     456:	81 e0       	ldi	r24, 0x01	; 1
     458:	1f c0       	rjmp	.+62     	; 0x498 <can_error+0x68>
	}
	if(test_bit(error_flags,4))
     45a:	89 81       	ldd	r24, Y+1	; 0x01
     45c:	88 2f       	mov	r24, r24
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	80 71       	andi	r24, 0x10	; 16
     462:	99 27       	eor	r25, r25
     464:	00 97       	sbiw	r24, 0x00	; 0
     466:	31 f0       	breq	.+12     	; 0x474 <can_error+0x44>
	{
		printf("Transmission error detected\n");
     468:	81 e2       	ldi	r24, 0x21	; 33
     46a:	92 e0       	ldi	r25, 0x02	; 2
     46c:	0e 94 b4 0a 	call	0x1568	; 0x1568 <puts>
		return 2;
     470:	82 e0       	ldi	r24, 0x02	; 2
     472:	12 c0       	rjmp	.+36     	; 0x498 <can_error+0x68>
	}

	if(test_bit(error_flags,6))
     474:	89 81       	ldd	r24, Y+1	; 0x01
     476:	88 2f       	mov	r24, r24
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	80 74       	andi	r24, 0x40	; 64
     47c:	99 27       	eor	r25, r25
     47e:	00 97       	sbiw	r24, 0x00	; 0
     480:	51 f0       	breq	.+20     	; 0x496 <can_error+0x66>
	{
		printf("Receive buffer overflow flag set\n");
     482:	8d e3       	ldi	r24, 0x3D	; 61
     484:	92 e0       	ldi	r25, 0x02	; 2
     486:	0e 94 b4 0a 	call	0x1568	; 0x1568 <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     48a:	40 e4       	ldi	r20, 0x40	; 64
     48c:	60 e4       	ldi	r22, 0x40	; 64
     48e:	8d e2       	ldi	r24, 0x2D	; 45
     490:	09 d3       	rcall	.+1554   	; 0xaa4 <mcp_2515_bit_modify>
		return 3;
     492:	83 e0       	ldi	r24, 0x03	; 3
     494:	01 c0       	rjmp	.+2      	; 0x498 <can_error+0x68>
	}
	return FALSE;
     496:	80 e0       	ldi	r24, 0x00	; 0
}
     498:	0f 90       	pop	r0
     49a:	df 91       	pop	r29
     49c:	cf 91       	pop	r28
     49e:	08 95       	ret

000004a0 <can_transmit_complete>:


uint8_t can_transmit_complete(){
     4a0:	cf 93       	push	r28
     4a2:	df 93       	push	r29
     4a4:	cd b7       	in	r28, 0x3d	; 61
     4a6:	de b7       	in	r29, 0x3e	; 62
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     4a8:	80 e3       	ldi	r24, 0x30	; 48
     4aa:	c4 d2       	rcall	.+1416   	; 0xa34 <mcp_2515_read>
     4ac:	88 2f       	mov	r24, r24
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	88 70       	andi	r24, 0x08	; 8
     4b2:	99 27       	eor	r25, r25
     4b4:	00 97       	sbiw	r24, 0x00	; 0
     4b6:	b9 f0       	breq	.+46     	; 0x4e6 <can_transmit_complete+0x46>
		printf("Transmit not complete\n");
     4b8:	8e e5       	ldi	r24, 0x5E	; 94
     4ba:	92 e0       	ldi	r25, 0x02	; 2
     4bc:	0e 94 b4 0a 	call	0x1568	; 0x1568 <puts>
		number_of_tries++;
     4c0:	80 91 77 03 	lds	r24, 0x0377
     4c4:	8f 5f       	subi	r24, 0xFF	; 255
     4c6:	80 93 77 03 	sts	0x0377, r24
		if(number_of_tries == allowed_tries) {
     4ca:	90 91 77 03 	lds	r25, 0x0377
     4ce:	80 91 06 02 	lds	r24, 0x0206
     4d2:	98 17       	cp	r25, r24
     4d4:	31 f4       	brne	.+12     	; 0x4e2 <can_transmit_complete+0x42>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     4d6:	40 e0       	ldi	r20, 0x00	; 0
     4d8:	68 e0       	ldi	r22, 0x08	; 8
     4da:	80 e3       	ldi	r24, 0x30	; 48
     4dc:	e3 d2       	rcall	.+1478   	; 0xaa4 <mcp_2515_bit_modify>
			number_of_tries = 0;
     4de:	10 92 77 03 	sts	0x0377, r1
		}
		return FALSE;
     4e2:	80 e0       	ldi	r24, 0x00	; 0
     4e4:	01 c0       	rjmp	.+2      	; 0x4e8 <can_transmit_complete+0x48>
	}
	else return TRUE;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
}
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <main>:
	my_delay_ms(100);
	return read_encoder();
}

int main(void)
{
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
     4f2:	cd b7       	in	r28, 0x3d	; 61
     4f4:	de b7       	in	r29, 0x3e	; 62
     4f6:	c7 54       	subi	r28, 0x47	; 71
     4f8:	d1 09       	sbc	r29, r1
     4fa:	0f b6       	in	r0, 0x3f	; 63
     4fc:	f8 94       	cli
     4fe:	de bf       	out	0x3e, r29	; 62
     500:	0f be       	out	0x3f, r0	; 63
     502:	cd bf       	out	0x3d, r28	; 61
	
	init();
     504:	02 d2       	rcall	.+1028   	; 0x90a <init>
	can_message send_message;
	joyValues values;
	direction dir;
	int x_axis;
	int y_axis;
	uint8_t counter = 0;
     506:	19 82       	std	Y+1, r1	; 0x01
	uint8_t adc_value = 0;
     508:	1e 82       	std	Y+6, r1	; 0x06
	int accumulated_value = 0;
     50a:	1b 82       	std	Y+3, r1	; 0x03
     50c:	1a 82       	std	Y+2, r1	; 0x02
	int averaged_value = 0;
     50e:	18 86       	std	Y+8, r1	; 0x08
     510:	1f 82       	std	Y+7, r1	; 0x07
	can_message* received;
	uint8_t previous_button = 0;
     512:	1c 82       	std	Y+4, r1	; 0x04
	float joystick_x_percentage;
	float joystick_y_percentage;
	uint8_t slider = 50;
     514:	82 e3       	ldi	r24, 0x32	; 50
     516:	89 87       	std	Y+9, r24	; 0x09
	
	while(1)
	{
		
		//_delay_ms(10);
		if(paused == FALSE) {
     518:	80 91 6e 03 	lds	r24, 0x036E
     51c:	88 23       	and	r24, r24
     51e:	41 f5       	brne	.+80     	; 0x570 <main+0x82>
			adc_value = get_ADC_value();
     520:	a0 de       	rcall	.-704    	; 0x262 <get_ADC_value>
     522:	8e 83       	std	Y+6, r24	; 0x06
			accumulated_value += adc_value;
     524:	8e 81       	ldd	r24, Y+6	; 0x06
     526:	88 2f       	mov	r24, r24
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	2a 81       	ldd	r18, Y+2	; 0x02
     52c:	3b 81       	ldd	r19, Y+3	; 0x03
     52e:	82 0f       	add	r24, r18
     530:	93 1f       	adc	r25, r19
     532:	9b 83       	std	Y+3, r25	; 0x03
     534:	8a 83       	std	Y+2, r24	; 0x02
			counter++;
     536:	89 81       	ldd	r24, Y+1	; 0x01
     538:	8f 5f       	subi	r24, 0xFF	; 255
     53a:	89 83       	std	Y+1, r24	; 0x01
			if (counter==5)
     53c:	89 81       	ldd	r24, Y+1	; 0x01
     53e:	85 30       	cpi	r24, 0x05	; 5
     540:	b9 f4       	brne	.+46     	; 0x570 <main+0x82>
			{	counter = 0;
     542:	19 82       	std	Y+1, r1	; 0x01
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
     544:	8a 81       	ldd	r24, Y+2	; 0x02
     546:	9b 81       	ldd	r25, Y+3	; 0x03
     548:	25 e0       	ldi	r18, 0x05	; 5
     54a:	30 e0       	ldi	r19, 0x00	; 0
     54c:	b9 01       	movw	r22, r18
     54e:	71 d6       	rcall	.+3298   	; 0x1232 <__divmodhi4>
     550:	cb 01       	movw	r24, r22
     552:	98 87       	std	Y+8, r25	; 0x08
     554:	8f 83       	std	Y+7, r24	; 0x07
				accumulated_value = 0;
     556:	1b 82       	std	Y+3, r1	; 0x03
     558:	1a 82       	std	Y+2, r1	; 0x02
				if (averaged_value < 80) {
     55a:	8f 81       	ldd	r24, Y+7	; 0x07
     55c:	98 85       	ldd	r25, Y+8	; 0x08
     55e:	80 35       	cpi	r24, 0x50	; 80
     560:	91 05       	cpc	r25, r1
     562:	34 f4       	brge	.+12     	; 0x570 <main+0x82>
					averaged_value=0;
     564:	18 86       	std	Y+8, r1	; 0x08
     566:	1f 82       	std	Y+7, r1	; 0x07
					score = score_keeper();
     568:	ea d1       	rcall	.+980    	; 0x93e <score_keeper>
     56a:	80 93 6d 03 	sts	0x036D, r24
					goal_scored();
     56e:	0a d2       	rcall	.+1044   	; 0x984 <goal_scored>
				}
			}
		}
		

		received = malloc(sizeof(can_message));
     570:	8b e0       	ldi	r24, 0x0B	; 11
     572:	90 e0       	ldi	r25, 0x00	; 0
     574:	77 d6       	rcall	.+3310   	; 0x1264 <malloc>
     576:	9b 87       	std	Y+11, r25	; 0x0b
     578:	8a 87       	std	Y+10, r24	; 0x0a
		received = can_receive_message();
     57a:	f4 de       	rcall	.-536    	; 0x364 <can_receive_message>
     57c:	9b 87       	std	Y+11, r25	; 0x0b
     57e:	8a 87       	std	Y+10, r24	; 0x0a
		if(received->ID == 0) {
     580:	8a 85       	ldd	r24, Y+10	; 0x0a
     582:	9b 85       	ldd	r25, Y+11	; 0x0b
     584:	fc 01       	movw	r30, r24
     586:	80 81       	ld	r24, Z
     588:	91 81       	ldd	r25, Z+1	; 0x01
     58a:	00 97       	sbiw	r24, 0x00	; 0
     58c:	19 f4       	brne	.+6      	; 0x594 <main+0xa6>
			printf("no message\n");
     58e:	89 e9       	ldi	r24, 0x99	; 153
     590:	92 e0       	ldi	r25, 0x02	; 2
     592:	ea d7       	rcall	.+4052   	; 0x1568 <puts>
		}
		if (received->ID == 1){
     594:	8a 85       	ldd	r24, Y+10	; 0x0a
     596:	9b 85       	ldd	r25, Y+11	; 0x0b
     598:	fc 01       	movw	r30, r24
     59a:	80 81       	ld	r24, Z
     59c:	91 81       	ldd	r25, Z+1	; 0x01
     59e:	81 30       	cpi	r24, 0x01	; 1
     5a0:	91 05       	cpc	r25, r1
     5a2:	09 f0       	breq	.+2      	; 0x5a6 <main+0xb8>
     5a4:	90 c0       	rjmp	.+288    	; 0x6c6 <main+0x1d8>
			// input data from controller
			values.left_button = received->data[0];
     5a6:	8a 85       	ldd	r24, Y+10	; 0x0a
     5a8:	9b 85       	ldd	r25, Y+11	; 0x0b
     5aa:	fc 01       	movw	r30, r24
     5ac:	83 81       	ldd	r24, Z+3	; 0x03
     5ae:	28 2f       	mov	r18, r24
     5b0:	30 e0       	ldi	r19, 0x00	; 0
     5b2:	ce 01       	movw	r24, r28
     5b4:	80 5c       	subi	r24, 0xC0	; 192
     5b6:	9f 4f       	sbci	r25, 0xFF	; 255
     5b8:	fc 01       	movw	r30, r24
     5ba:	31 83       	std	Z+1, r19	; 0x01
     5bc:	20 83       	st	Z, r18
			values.right_button = received->data[1];
     5be:	8a 85       	ldd	r24, Y+10	; 0x0a
     5c0:	9b 85       	ldd	r25, Y+11	; 0x0b
     5c2:	fc 01       	movw	r30, r24
     5c4:	84 81       	ldd	r24, Z+4	; 0x04
     5c6:	28 2f       	mov	r18, r24
     5c8:	30 e0       	ldi	r19, 0x00	; 0
     5ca:	ce 01       	movw	r24, r28
     5cc:	8e 5b       	subi	r24, 0xBE	; 190
     5ce:	9f 4f       	sbci	r25, 0xFF	; 255
     5d0:	fc 01       	movw	r30, r24
     5d2:	31 83       	std	Z+1, r19	; 0x01
     5d4:	20 83       	st	Z, r18
			values.joystick_button = received->data[2];
     5d6:	8a 85       	ldd	r24, Y+10	; 0x0a
     5d8:	9b 85       	ldd	r25, Y+11	; 0x0b
     5da:	fc 01       	movw	r30, r24
     5dc:	85 81       	ldd	r24, Z+5	; 0x05
     5de:	28 2f       	mov	r18, r24
     5e0:	30 e0       	ldi	r19, 0x00	; 0
     5e2:	ce 01       	movw	r24, r28
     5e4:	8c 5b       	subi	r24, 0xBC	; 188
     5e6:	9f 4f       	sbci	r25, 0xFF	; 255
     5e8:	fc 01       	movw	r30, r24
     5ea:	31 83       	std	Z+1, r19	; 0x01
     5ec:	20 83       	st	Z, r18
			dir = (direction) received->data[3];
     5ee:	8a 85       	ldd	r24, Y+10	; 0x0a
     5f0:	9b 85       	ldd	r25, Y+11	; 0x0b
     5f2:	fc 01       	movw	r30, r24
     5f4:	86 81       	ldd	r24, Z+6	; 0x06
     5f6:	8c 87       	std	Y+12, r24	; 0x0c
			x_axis = received->data[4]<<8 | received->data[5];
     5f8:	8a 85       	ldd	r24, Y+10	; 0x0a
     5fa:	9b 85       	ldd	r25, Y+11	; 0x0b
     5fc:	fc 01       	movw	r30, r24
     5fe:	87 81       	ldd	r24, Z+7	; 0x07
     600:	88 2f       	mov	r24, r24
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	38 2f       	mov	r19, r24
     606:	22 27       	eor	r18, r18
     608:	8a 85       	ldd	r24, Y+10	; 0x0a
     60a:	9b 85       	ldd	r25, Y+11	; 0x0b
     60c:	fc 01       	movw	r30, r24
     60e:	80 85       	ldd	r24, Z+8	; 0x08
     610:	88 2f       	mov	r24, r24
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	82 2b       	or	r24, r18
     616:	93 2b       	or	r25, r19
     618:	9e 87       	std	Y+14, r25	; 0x0e
     61a:	8d 87       	std	Y+13, r24	; 0x0d
			slider = received->data[6];
     61c:	8a 85       	ldd	r24, Y+10	; 0x0a
     61e:	9b 85       	ldd	r25, Y+11	; 0x0b
     620:	fc 01       	movw	r30, r24
     622:	81 85       	ldd	r24, Z+9	; 0x09
     624:	89 87       	std	Y+9, r24	; 0x09
			if(values.left_button == previous_button){
     626:	ce 01       	movw	r24, r28
     628:	80 5c       	subi	r24, 0xC0	; 192
     62a:	9f 4f       	sbci	r25, 0xFF	; 255
     62c:	fc 01       	movw	r30, r24
     62e:	20 81       	ld	r18, Z
     630:	31 81       	ldd	r19, Z+1	; 0x01
     632:	8c 81       	ldd	r24, Y+4	; 0x04
     634:	88 2f       	mov	r24, r24
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	28 17       	cp	r18, r24
     63a:	39 07       	cpc	r19, r25
     63c:	39 f4       	brne	.+14     	; 0x64c <main+0x15e>
				values.left_button = 0;
     63e:	ce 01       	movw	r24, r28
     640:	80 5c       	subi	r24, 0xC0	; 192
     642:	9f 4f       	sbci	r25, 0xFF	; 255
     644:	fc 01       	movw	r30, r24
     646:	11 82       	std	Z+1, r1	; 0x01
     648:	10 82       	st	Z, r1
     64a:	01 c0       	rjmp	.+2      	; 0x64e <main+0x160>
			}
			else{
				previous_button = 0;
     64c:	1c 82       	std	Y+4, r1	; 0x04
			}
			if (values.left_button == 1) {
     64e:	ce 01       	movw	r24, r28
     650:	80 5c       	subi	r24, 0xC0	; 192
     652:	9f 4f       	sbci	r25, 0xFF	; 255
     654:	fc 01       	movw	r30, r24
     656:	80 81       	ld	r24, Z
     658:	91 81       	ldd	r25, Z+1	; 0x01
     65a:	81 30       	cpi	r24, 0x01	; 1
     65c:	91 05       	cpc	r25, r1
     65e:	59 f4       	brne	.+22     	; 0x676 <main+0x188>
				previous_button = values.left_button;
     660:	ce 01       	movw	r24, r28
     662:	80 5c       	subi	r24, 0xC0	; 192
     664:	9f 4f       	sbci	r25, 0xFF	; 255
     666:	fc 01       	movw	r30, r24
     668:	80 81       	ld	r24, Z
     66a:	91 81       	ldd	r25, Z+1	; 0x01
     66c:	8c 83       	std	Y+4, r24	; 0x04
				paused = FALSE;
     66e:	10 92 6e 03 	sts	0x036E, r1
				message_sent = FALSE;
     672:	10 92 6f 03 	sts	0x036F, r1
			}
			printf("X: %d\n",x_axis);
     676:	8e 85       	ldd	r24, Y+14	; 0x0e
     678:	8f 93       	push	r24
     67a:	8d 85       	ldd	r24, Y+13	; 0x0d
     67c:	8f 93       	push	r24
     67e:	84 ea       	ldi	r24, 0xA4	; 164
     680:	92 e0       	ldi	r25, 0x02	; 2
     682:	89 2f       	mov	r24, r25
     684:	8f 93       	push	r24
     686:	84 ea       	ldi	r24, 0xA4	; 164
     688:	92 e0       	ldi	r25, 0x02	; 2
     68a:	8f 93       	push	r24
     68c:	5c d7       	rcall	.+3768   	; 0x1546 <printf>
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
     692:	0f 90       	pop	r0
     694:	0f 90       	pop	r0
			//motor_control_set_velocity(x_axis/100.0);
			//_delay_ms(100);
			if(abs(slider-prev_slider)>6) pwm_set_angle(slider);
     696:	89 85       	ldd	r24, Y+9	; 0x09
     698:	28 2f       	mov	r18, r24
     69a:	30 e0       	ldi	r19, 0x00	; 0
     69c:	8d 81       	ldd	r24, Y+5	; 0x05
     69e:	88 2f       	mov	r24, r24
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	a9 01       	movw	r20, r18
     6a4:	48 1b       	sub	r20, r24
     6a6:	59 0b       	sbc	r21, r25
     6a8:	ca 01       	movw	r24, r20
     6aa:	99 23       	and	r25, r25
     6ac:	1c f4       	brge	.+6      	; 0x6b4 <main+0x1c6>
     6ae:	91 95       	neg	r25
     6b0:	81 95       	neg	r24
     6b2:	91 09       	sbc	r25, r1
     6b4:	87 30       	cpi	r24, 0x07	; 7
     6b6:	91 05       	cpc	r25, r1
     6b8:	24 f0       	brlt	.+8      	; 0x6c2 <main+0x1d4>
     6ba:	89 85       	ldd	r24, Y+9	; 0x09
     6bc:	88 2f       	mov	r24, r24
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	8d d2       	rcall	.+1306   	; 0xbdc <pwm_set_angle>
			prev_slider = slider;
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	8d 83       	std	Y+5, r24	; 0x05
		}
		
		
		
		if(score < 3 && !message_sent) {
     6c6:	80 91 6d 03 	lds	r24, 0x036D
     6ca:	83 30       	cpi	r24, 0x03	; 3
     6cc:	08 f0       	brcs	.+2      	; 0x6d0 <main+0x1e2>
     6ce:	87 c0       	rjmp	.+270    	; 0x7de <main+0x2f0>
     6d0:	80 91 6f 03 	lds	r24, 0x036F
     6d4:	88 23       	and	r24, r24
     6d6:	09 f0       	breq	.+2      	; 0x6da <main+0x1ec>
     6d8:	82 c0       	rjmp	.+260    	; 0x7de <main+0x2f0>
			// Send number of hits
			send_message.ID = 3;
     6da:	83 e0       	ldi	r24, 0x03	; 3
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	9e a7       	std	Y+46, r25	; 0x2e
     6e0:	8d a7       	std	Y+45, r24	; 0x2d
			send_message.length = 1;
     6e2:	81 e0       	ldi	r24, 0x01	; 1
     6e4:	8f a7       	std	Y+47, r24	; 0x2f
			send_message.data[0]=score;
     6e6:	80 91 6d 03 	lds	r24, 0x036D
     6ea:	88 ab       	std	Y+48, r24	; 0x30
			//printf("ADC value: %d \n", get_ADC_value());
			uint8_t sent = can_send_message(&send_message);
     6ec:	ce 01       	movw	r24, r28
     6ee:	8d 96       	adiw	r24, 0x2d	; 45
     6f0:	dc dd       	rcall	.-1096   	; 0x2aa <can_send_message>
     6f2:	8f 87       	std	Y+15, r24	; 0x0f
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	a0 e2       	ldi	r26, 0x20	; 32
     6fa:	b1 e4       	ldi	r27, 0x41	; 65
     6fc:	89 8b       	std	Y+17, r24	; 0x11
     6fe:	9a 8b       	std	Y+18, r25	; 0x12
     700:	ab 8b       	std	Y+19, r26	; 0x13
     702:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     704:	20 e0       	ldi	r18, 0x00	; 0
     706:	30 e0       	ldi	r19, 0x00	; 0
     708:	4a e7       	ldi	r20, 0x7A	; 122
     70a:	53 e4       	ldi	r21, 0x43	; 67
     70c:	69 89       	ldd	r22, Y+17	; 0x11
     70e:	7a 89       	ldd	r23, Y+18	; 0x12
     710:	8b 89       	ldd	r24, Y+19	; 0x13
     712:	9c 89       	ldd	r25, Y+20	; 0x14
     714:	17 d5       	rcall	.+2606   	; 0x1144 <__mulsf3>
     716:	dc 01       	movw	r26, r24
     718:	cb 01       	movw	r24, r22
     71a:	8d 8b       	std	Y+21, r24	; 0x15
     71c:	9e 8b       	std	Y+22, r25	; 0x16
     71e:	af 8b       	std	Y+23, r26	; 0x17
     720:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     722:	20 e0       	ldi	r18, 0x00	; 0
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	40 e8       	ldi	r20, 0x80	; 128
     728:	5f e3       	ldi	r21, 0x3F	; 63
     72a:	6d 89       	ldd	r22, Y+21	; 0x15
     72c:	7e 89       	ldd	r23, Y+22	; 0x16
     72e:	8f 89       	ldd	r24, Y+23	; 0x17
     730:	98 8d       	ldd	r25, Y+24	; 0x18
     732:	5f d4       	rcall	.+2238   	; 0xff2 <__cmpsf2>
     734:	88 23       	and	r24, r24
     736:	2c f4       	brge	.+10     	; 0x742 <main+0x254>
		__ticks = 1;
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	9a 8f       	std	Y+26, r25	; 0x1a
     73e:	89 8f       	std	Y+25, r24	; 0x19
     740:	3b c0       	rjmp	.+118    	; 0x7b8 <main+0x2ca>
	else if (__tmp > 65535)
     742:	20 e0       	ldi	r18, 0x00	; 0
     744:	3f ef       	ldi	r19, 0xFF	; 255
     746:	4f e7       	ldi	r20, 0x7F	; 127
     748:	57 e4       	ldi	r21, 0x47	; 71
     74a:	6d 89       	ldd	r22, Y+21	; 0x15
     74c:	7e 89       	ldd	r23, Y+22	; 0x16
     74e:	8f 89       	ldd	r24, Y+23	; 0x17
     750:	98 8d       	ldd	r25, Y+24	; 0x18
     752:	f4 d4       	rcall	.+2536   	; 0x113c <__gesf2>
     754:	18 16       	cp	r1, r24
     756:	3c f5       	brge	.+78     	; 0x7a6 <main+0x2b8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     758:	20 e0       	ldi	r18, 0x00	; 0
     75a:	30 e0       	ldi	r19, 0x00	; 0
     75c:	40 e2       	ldi	r20, 0x20	; 32
     75e:	51 e4       	ldi	r21, 0x41	; 65
     760:	69 89       	ldd	r22, Y+17	; 0x11
     762:	7a 89       	ldd	r23, Y+18	; 0x12
     764:	8b 89       	ldd	r24, Y+19	; 0x13
     766:	9c 89       	ldd	r25, Y+20	; 0x14
     768:	ed d4       	rcall	.+2522   	; 0x1144 <__mulsf3>
     76a:	dc 01       	movw	r26, r24
     76c:	cb 01       	movw	r24, r22
     76e:	bc 01       	movw	r22, r24
     770:	cd 01       	movw	r24, r26
     772:	43 d4       	rcall	.+2182   	; 0xffa <__fixunssfsi>
     774:	dc 01       	movw	r26, r24
     776:	cb 01       	movw	r24, r22
     778:	9a 8f       	std	Y+26, r25	; 0x1a
     77a:	89 8f       	std	Y+25, r24	; 0x19
     77c:	0f c0       	rjmp	.+30     	; 0x79c <main+0x2ae>
     77e:	89 e1       	ldi	r24, 0x19	; 25
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	9c 8f       	std	Y+28, r25	; 0x1c
     784:	8b 8f       	std	Y+27, r24	; 0x1b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     786:	8b 8d       	ldd	r24, Y+27	; 0x1b
     788:	9c 8d       	ldd	r25, Y+28	; 0x1c
     78a:	01 97       	sbiw	r24, 0x01	; 1
     78c:	f1 f7       	brne	.-4      	; 0x78a <main+0x29c>
     78e:	9c 8f       	std	Y+28, r25	; 0x1c
     790:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     792:	89 8d       	ldd	r24, Y+25	; 0x19
     794:	9a 8d       	ldd	r25, Y+26	; 0x1a
     796:	01 97       	sbiw	r24, 0x01	; 1
     798:	9a 8f       	std	Y+26, r25	; 0x1a
     79a:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     79c:	89 8d       	ldd	r24, Y+25	; 0x19
     79e:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7a0:	00 97       	sbiw	r24, 0x00	; 0
     7a2:	69 f7       	brne	.-38     	; 0x77e <main+0x290>
     7a4:	13 c0       	rjmp	.+38     	; 0x7cc <main+0x2de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7a6:	6d 89       	ldd	r22, Y+21	; 0x15
     7a8:	7e 89       	ldd	r23, Y+22	; 0x16
     7aa:	8f 89       	ldd	r24, Y+23	; 0x17
     7ac:	98 8d       	ldd	r25, Y+24	; 0x18
     7ae:	25 d4       	rcall	.+2122   	; 0xffa <__fixunssfsi>
     7b0:	dc 01       	movw	r26, r24
     7b2:	cb 01       	movw	r24, r22
     7b4:	9a 8f       	std	Y+26, r25	; 0x1a
     7b6:	89 8f       	std	Y+25, r24	; 0x19
     7b8:	89 8d       	ldd	r24, Y+25	; 0x19
     7ba:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7bc:	9e 8f       	std	Y+30, r25	; 0x1e
     7be:	8d 8f       	std	Y+29, r24	; 0x1d
     7c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
     7c2:	9e 8d       	ldd	r25, Y+30	; 0x1e
     7c4:	01 97       	sbiw	r24, 0x01	; 1
     7c6:	f1 f7       	brne	.-4      	; 0x7c4 <main+0x2d6>
     7c8:	9e 8f       	std	Y+30, r25	; 0x1e
     7ca:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(10);
			if (sent == 1) {
     7cc:	8f 85       	ldd	r24, Y+15	; 0x0f
     7ce:	81 30       	cpi	r24, 0x01	; 1
     7d0:	21 f4       	brne	.+8      	; 0x7da <main+0x2ec>
				message_sent = TRUE;
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	80 93 6f 03 	sts	0x036F, r24
     7d8:	02 c0       	rjmp	.+4      	; 0x7de <main+0x2f0>
			}
			else{
				message_sent = FALSE;
     7da:	10 92 6f 03 	sts	0x036F, r1
		}
		
		
		//printf("Received data: id: %d len: %d\n",received->ID,received->length);
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
     7de:	8a 85       	ldd	r24, Y+10	; 0x0a
     7e0:	9b 85       	ldd	r25, Y+11	; 0x0b
     7e2:	d8 d5       	rcall	.+2992   	; 0x1394 <free>
		//Construct return data:
		if(score>=3 && !message_sent) {
     7e4:	80 91 6d 03 	lds	r24, 0x036D
     7e8:	83 30       	cpi	r24, 0x03	; 3
     7ea:	08 f4       	brcc	.+2      	; 0x7ee <main+0x300>
     7ec:	8d c0       	rjmp	.+282    	; 0x908 <main+0x41a>
     7ee:	80 91 6f 03 	lds	r24, 0x036F
     7f2:	88 23       	and	r24, r24
     7f4:	09 f0       	breq	.+2      	; 0x7f8 <main+0x30a>
     7f6:	88 c0       	rjmp	.+272    	; 0x908 <main+0x41a>
			// Game lost, send message
			send_message.ID = 2;
     7f8:	82 e0       	ldi	r24, 0x02	; 2
     7fa:	90 e0       	ldi	r25, 0x00	; 0
     7fc:	9e a7       	std	Y+46, r25	; 0x2e
     7fe:	8d a7       	std	Y+45, r24	; 0x2d
			send_message.length = 1;
     800:	81 e0       	ldi	r24, 0x01	; 1
     802:	8f a7       	std	Y+47, r24	; 0x2f
			send_message.data[0]=score;
     804:	80 91 6d 03 	lds	r24, 0x036D
     808:	88 ab       	std	Y+48, r24	; 0x30
			//printf("ADC value: %d \n", get_ADC_value());
			//printf("HEre\n");
			uint8_t sent = can_send_message(&send_message);
     80a:	ce 01       	movw	r24, r28
     80c:	8d 96       	adiw	r24, 0x2d	; 45
     80e:	4d dd       	rcall	.-1382   	; 0x2aa <can_send_message>
     810:	88 8b       	std	Y+16, r24	; 0x10
     812:	80 e0       	ldi	r24, 0x00	; 0
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	a0 e2       	ldi	r26, 0x20	; 32
     818:	b1 e4       	ldi	r27, 0x41	; 65
     81a:	8f 8f       	std	Y+31, r24	; 0x1f
     81c:	98 a3       	std	Y+32, r25	; 0x20
     81e:	a9 a3       	std	Y+33, r26	; 0x21
     820:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     822:	20 e0       	ldi	r18, 0x00	; 0
     824:	30 e0       	ldi	r19, 0x00	; 0
     826:	4a e7       	ldi	r20, 0x7A	; 122
     828:	53 e4       	ldi	r21, 0x43	; 67
     82a:	6f 8d       	ldd	r22, Y+31	; 0x1f
     82c:	78 a1       	ldd	r23, Y+32	; 0x20
     82e:	89 a1       	ldd	r24, Y+33	; 0x21
     830:	9a a1       	ldd	r25, Y+34	; 0x22
     832:	88 d4       	rcall	.+2320   	; 0x1144 <__mulsf3>
     834:	dc 01       	movw	r26, r24
     836:	cb 01       	movw	r24, r22
     838:	8b a3       	std	Y+35, r24	; 0x23
     83a:	9c a3       	std	Y+36, r25	; 0x24
     83c:	ad a3       	std	Y+37, r26	; 0x25
     83e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     840:	20 e0       	ldi	r18, 0x00	; 0
     842:	30 e0       	ldi	r19, 0x00	; 0
     844:	40 e8       	ldi	r20, 0x80	; 128
     846:	5f e3       	ldi	r21, 0x3F	; 63
     848:	6b a1       	ldd	r22, Y+35	; 0x23
     84a:	7c a1       	ldd	r23, Y+36	; 0x24
     84c:	8d a1       	ldd	r24, Y+37	; 0x25
     84e:	9e a1       	ldd	r25, Y+38	; 0x26
     850:	d0 d3       	rcall	.+1952   	; 0xff2 <__cmpsf2>
     852:	88 23       	and	r24, r24
     854:	2c f4       	brge	.+10     	; 0x860 <main+0x372>
		__ticks = 1;
     856:	81 e0       	ldi	r24, 0x01	; 1
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	98 a7       	std	Y+40, r25	; 0x28
     85c:	8f a3       	std	Y+39, r24	; 0x27
     85e:	3b c0       	rjmp	.+118    	; 0x8d6 <main+0x3e8>
	else if (__tmp > 65535)
     860:	20 e0       	ldi	r18, 0x00	; 0
     862:	3f ef       	ldi	r19, 0xFF	; 255
     864:	4f e7       	ldi	r20, 0x7F	; 127
     866:	57 e4       	ldi	r21, 0x47	; 71
     868:	6b a1       	ldd	r22, Y+35	; 0x23
     86a:	7c a1       	ldd	r23, Y+36	; 0x24
     86c:	8d a1       	ldd	r24, Y+37	; 0x25
     86e:	9e a1       	ldd	r25, Y+38	; 0x26
     870:	65 d4       	rcall	.+2250   	; 0x113c <__gesf2>
     872:	18 16       	cp	r1, r24
     874:	3c f5       	brge	.+78     	; 0x8c4 <main+0x3d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     876:	20 e0       	ldi	r18, 0x00	; 0
     878:	30 e0       	ldi	r19, 0x00	; 0
     87a:	40 e2       	ldi	r20, 0x20	; 32
     87c:	51 e4       	ldi	r21, 0x41	; 65
     87e:	6f 8d       	ldd	r22, Y+31	; 0x1f
     880:	78 a1       	ldd	r23, Y+32	; 0x20
     882:	89 a1       	ldd	r24, Y+33	; 0x21
     884:	9a a1       	ldd	r25, Y+34	; 0x22
     886:	5e d4       	rcall	.+2236   	; 0x1144 <__mulsf3>
     888:	dc 01       	movw	r26, r24
     88a:	cb 01       	movw	r24, r22
     88c:	bc 01       	movw	r22, r24
     88e:	cd 01       	movw	r24, r26
     890:	b4 d3       	rcall	.+1896   	; 0xffa <__fixunssfsi>
     892:	dc 01       	movw	r26, r24
     894:	cb 01       	movw	r24, r22
     896:	98 a7       	std	Y+40, r25	; 0x28
     898:	8f a3       	std	Y+39, r24	; 0x27
     89a:	0f c0       	rjmp	.+30     	; 0x8ba <main+0x3cc>
     89c:	89 e1       	ldi	r24, 0x19	; 25
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	9a a7       	std	Y+42, r25	; 0x2a
     8a2:	89 a7       	std	Y+41, r24	; 0x29
     8a4:	89 a5       	ldd	r24, Y+41	; 0x29
     8a6:	9a a5       	ldd	r25, Y+42	; 0x2a
     8a8:	01 97       	sbiw	r24, 0x01	; 1
     8aa:	f1 f7       	brne	.-4      	; 0x8a8 <main+0x3ba>
     8ac:	9a a7       	std	Y+42, r25	; 0x2a
     8ae:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8b0:	8f a1       	ldd	r24, Y+39	; 0x27
     8b2:	98 a5       	ldd	r25, Y+40	; 0x28
     8b4:	01 97       	sbiw	r24, 0x01	; 1
     8b6:	98 a7       	std	Y+40, r25	; 0x28
     8b8:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8ba:	8f a1       	ldd	r24, Y+39	; 0x27
     8bc:	98 a5       	ldd	r25, Y+40	; 0x28
     8be:	00 97       	sbiw	r24, 0x00	; 0
     8c0:	69 f7       	brne	.-38     	; 0x89c <main+0x3ae>
     8c2:	13 c0       	rjmp	.+38     	; 0x8ea <main+0x3fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8c4:	6b a1       	ldd	r22, Y+35	; 0x23
     8c6:	7c a1       	ldd	r23, Y+36	; 0x24
     8c8:	8d a1       	ldd	r24, Y+37	; 0x25
     8ca:	9e a1       	ldd	r25, Y+38	; 0x26
     8cc:	96 d3       	rcall	.+1836   	; 0xffa <__fixunssfsi>
     8ce:	dc 01       	movw	r26, r24
     8d0:	cb 01       	movw	r24, r22
     8d2:	98 a7       	std	Y+40, r25	; 0x28
     8d4:	8f a3       	std	Y+39, r24	; 0x27
     8d6:	8f a1       	ldd	r24, Y+39	; 0x27
     8d8:	98 a5       	ldd	r25, Y+40	; 0x28
     8da:	9c a7       	std	Y+44, r25	; 0x2c
     8dc:	8b a7       	std	Y+43, r24	; 0x2b
     8de:	8b a5       	ldd	r24, Y+43	; 0x2b
     8e0:	9c a5       	ldd	r25, Y+44	; 0x2c
     8e2:	01 97       	sbiw	r24, 0x01	; 1
     8e4:	f1 f7       	brne	.-4      	; 0x8e2 <main+0x3f4>
     8e6:	9c a7       	std	Y+44, r25	; 0x2c
     8e8:	8b a7       	std	Y+43, r24	; 0x2b
			_delay_ms(10);
			if (sent == 1) {
     8ea:	88 89       	ldd	r24, Y+16	; 0x10
     8ec:	81 30       	cpi	r24, 0x01	; 1
     8ee:	21 f4       	brne	.+8      	; 0x8f8 <main+0x40a>
				message_sent = TRUE;
     8f0:	81 e0       	ldi	r24, 0x01	; 1
     8f2:	80 93 6f 03 	sts	0x036F, r24
     8f6:	02 c0       	rjmp	.+4      	; 0x8fc <main+0x40e>
			}
			else{
				message_sent = FALSE;
     8f8:	10 92 6f 03 	sts	0x036F, r1
			}
			score = 0;
     8fc:	10 92 6d 03 	sts	0x036D, r1
			paused = TRUE;
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	80 93 6e 03 	sts	0x036E, r24
		}
		
	}
     906:	08 ce       	rjmp	.-1008   	; 0x518 <main+0x2a>
     908:	07 ce       	rjmp	.-1010   	; 0x518 <main+0x2a>

0000090a <init>:
}


void init() {
     90a:	cf 93       	push	r28
     90c:	df 93       	push	r29
     90e:	1f 92       	push	r1
     910:	1f 92       	push	r1
     912:	cd b7       	in	r28, 0x3d	; 61
     914:	de b7       	in	r29, 0x3e	; 62
	
	int baud = (int) MYUBRR;
     916:	87 e6       	ldi	r24, 0x67	; 103
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	9a 83       	std	Y+2, r25	; 0x02
     91c:	89 83       	std	Y+1, r24	; 0x01
	USART_Init(baud);
     91e:	89 81       	ldd	r24, Y+1	; 0x01
     920:	9a 81       	ldd	r25, Y+2	; 0x02
     922:	00 d3       	rcall	.+1536   	; 0xf24 <USART_Init>
	printf("Init called \n");
     924:	8b ea       	ldi	r24, 0xAB	; 171
     926:	92 e0       	ldi	r25, 0x02	; 2
     928:	1f d6       	rcall	.+3134   	; 0x1568 <puts>
	can_init();
     92a:	a6 dc       	rcall	.-1716   	; 0x278 <can_init>
	CAN_enable_normal_mode();
     92c:	b6 dc       	rcall	.-1684   	; 0x29a <CAN_enable_normal_mode>
	pwm_init();
     92e:	dd d0       	rcall	.+442    	; 0xaea <pwm_init>
	setup_ADC();
     930:	4b dc       	rcall	.-1898   	; 0x1c8 <setup_ADC>
	start_ADC();
     932:	7e dc       	rcall	.-1796   	; 0x230 <start_ADC>
	//motor_control_init();
}
     934:	0f 90       	pop	r0
     936:	0f 90       	pop	r0
     938:	df 91       	pop	r29
     93a:	cf 91       	pop	r28
     93c:	08 95       	ret

0000093e <score_keeper>:
uint8_t score_keeper()
{
     93e:	cf 93       	push	r28
     940:	df 93       	push	r29
     942:	cd b7       	in	r28, 0x3d	; 61
     944:	de b7       	in	r29, 0x3e	; 62
	score++;
     946:	80 91 6d 03 	lds	r24, 0x036D
     94a:	8f 5f       	subi	r24, 0xFF	; 255
     94c:	80 93 6d 03 	sts	0x036D, r24
	message_sent = FALSE;
     950:	10 92 6f 03 	sts	0x036F, r1
	printf("Score is: %d\n",score);
     954:	80 91 6d 03 	lds	r24, 0x036D
     958:	88 2f       	mov	r24, r24
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	29 2f       	mov	r18, r25
     95e:	2f 93       	push	r18
     960:	8f 93       	push	r24
     962:	88 eb       	ldi	r24, 0xB8	; 184
     964:	92 e0       	ldi	r25, 0x02	; 2
     966:	89 2f       	mov	r24, r25
     968:	8f 93       	push	r24
     96a:	88 eb       	ldi	r24, 0xB8	; 184
     96c:	92 e0       	ldi	r25, 0x02	; 2
     96e:	8f 93       	push	r24
     970:	ea d5       	rcall	.+3028   	; 0x1546 <printf>
     972:	0f 90       	pop	r0
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
	return score;
     97a:	80 91 6d 03 	lds	r24, 0x036D
}
     97e:	df 91       	pop	r29
     980:	cf 91       	pop	r28
     982:	08 95       	ret

00000984 <goal_scored>:

void goal_scored() {
     984:	cf 93       	push	r28
     986:	df 93       	push	r29
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
	paused = TRUE;
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	80 93 6e 03 	sts	0x036E, r24
}
     992:	df 91       	pop	r29
     994:	cf 91       	pop	r28
     996:	08 95       	ret

00000998 <mcp_2515_init>:
		printf("NOT in LOOPBACK mode\n");
		return 1;
	}
	printf("Loopback enabled\n");
	return 0;
}
     998:	cf 93       	push	r28
     99a:	df 93       	push	r29
     99c:	1f 92       	push	r1
     99e:	cd b7       	in	r28, 0x3d	; 61
     9a0:	de b7       	in	r29, 0x3e	; 62
     9a2:	74 d1       	rcall	.+744    	; 0xc8c <spi_init>
     9a4:	97 d0       	rcall	.+302    	; 0xad4 <mcp_2515_reset>
     9a6:	82 ed       	ldi	r24, 0xD2	; 210
     9a8:	92 e0       	ldi	r25, 0x02	; 2
     9aa:	de d5       	rcall	.+3004   	; 0x1568 <puts>
     9ac:	8e e0       	ldi	r24, 0x0E	; 14
     9ae:	42 d0       	rcall	.+132    	; 0xa34 <mcp_2515_read>
     9b0:	89 83       	std	Y+1, r24	; 0x01
     9b2:	89 81       	ldd	r24, Y+1	; 0x01
     9b4:	88 2f       	mov	r24, r24
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	80 7e       	andi	r24, 0xE0	; 224
     9ba:	99 27       	eor	r25, r25
     9bc:	80 38       	cpi	r24, 0x80	; 128
     9be:	91 05       	cpc	r25, r1
     9c0:	29 f0       	breq	.+10     	; 0x9cc <mcp_2515_init+0x34>
     9c2:	8f ed       	ldi	r24, 0xDF	; 223
     9c4:	92 e0       	ldi	r25, 0x02	; 2
     9c6:	d0 d5       	rcall	.+2976   	; 0x1568 <puts>
     9c8:	81 e0       	ldi	r24, 0x01	; 1
     9ca:	13 c0       	rjmp	.+38     	; 0x9f2 <mcp_2515_init+0x5a>
     9cc:	89 81       	ldd	r24, Y+1	; 0x01
     9ce:	88 2f       	mov	r24, r24
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	29 2f       	mov	r18, r25
     9d4:	2f 93       	push	r18
     9d6:	8f 93       	push	r24
     9d8:	81 e1       	ldi	r24, 0x11	; 17
     9da:	93 e0       	ldi	r25, 0x03	; 3
     9dc:	89 2f       	mov	r24, r25
     9de:	8f 93       	push	r24
     9e0:	81 e1       	ldi	r24, 0x11	; 17
     9e2:	93 e0       	ldi	r25, 0x03	; 3
     9e4:	8f 93       	push	r24
     9e6:	af d5       	rcall	.+2910   	; 0x1546 <printf>
     9e8:	0f 90       	pop	r0
     9ea:	0f 90       	pop	r0
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	80 e0       	ldi	r24, 0x00	; 0
     9f2:	0f 90       	pop	r0
     9f4:	df 91       	pop	r29
     9f6:	cf 91       	pop	r28
     9f8:	08 95       	ret

000009fa <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     9fa:	cf 93       	push	r28
     9fc:	df 93       	push	r29
     9fe:	1f 92       	push	r1
     a00:	cd b7       	in	r28, 0x3d	; 61
     a02:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	60 ee       	ldi	r22, 0xE0	; 224
     a08:	8f e0       	ldi	r24, 0x0F	; 15
     a0a:	4c d0       	rcall	.+152    	; 0xaa4 <mcp_2515_bit_modify>
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     a0c:	8e e0       	ldi	r24, 0x0E	; 14
     a0e:	12 d0       	rcall	.+36     	; 0xa34 <mcp_2515_read>
     a10:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     a12:	89 81       	ldd	r24, Y+1	; 0x01
     a14:	88 2f       	mov	r24, r24
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	80 7e       	andi	r24, 0xE0	; 224
     a1a:	99 27       	eor	r25, r25
     a1c:	00 97       	sbiw	r24, 0x00	; 0
     a1e:	11 f0       	breq	.+4      	; 0xa24 <mcp_2515_enable_normal_operation+0x2a>
	{
		return 1;
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	04 c0       	rjmp	.+8      	; 0xa2c <mcp_2515_enable_normal_operation+0x32>
	}
	printf("MCP2515 in normal mode\n");
     a24:	84 e5       	ldi	r24, 0x54	; 84
     a26:	93 e0       	ldi	r25, 0x03	; 3
     a28:	9f d5       	rcall	.+2878   	; 0x1568 <puts>
	return 0;
     a2a:	80 e0       	ldi	r24, 0x00	; 0
}
     a2c:	0f 90       	pop	r0
     a2e:	df 91       	pop	r29
     a30:	cf 91       	pop	r28
     a32:	08 95       	ret

00000a34 <mcp_2515_read>:


uint8_t mcp_2515_read(uint8_t address){
     a34:	cf 93       	push	r28
     a36:	df 93       	push	r29
     a38:	1f 92       	push	r1
     a3a:	1f 92       	push	r1
     a3c:	cd b7       	in	r28, 0x3d	; 61
     a3e:	de b7       	in	r29, 0x3e	; 62
     a40:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t result;
	// Enable slave
	spi_enable();
     a42:	81 d1       	rcall	.+770    	; 0xd46 <spi_enable>
	
	// Send read-command and address to be read
	spi_send(MCP_READ); 
     a44:	83 e0       	ldi	r24, 0x03	; 3
     a46:	53 d1       	rcall	.+678    	; 0xcee <spi_send>
	spi_send(address);
     a48:	8a 81       	ldd	r24, Y+2	; 0x02
     a4a:	51 d1       	rcall	.+674    	; 0xcee <spi_send>
	// Read back result
	result = spi_read();
     a4c:	66 d1       	rcall	.+716    	; 0xd1a <spi_read>
     a4e:	89 83       	std	Y+1, r24	; 0x01
	
	// Disable slave
	spi_disable();
     a50:	93 d1       	rcall	.+806    	; 0xd78 <spi_disable>
	return result;
     a52:	89 81       	ldd	r24, Y+1	; 0x01
}
     a54:	0f 90       	pop	r0
     a56:	0f 90       	pop	r0
     a58:	df 91       	pop	r29
     a5a:	cf 91       	pop	r28
     a5c:	08 95       	ret

00000a5e <mcp_2515_write>:

void mcp_2515_write(uint8_t address, uint8_t data){
     a5e:	cf 93       	push	r28
     a60:	df 93       	push	r29
     a62:	1f 92       	push	r1
     a64:	1f 92       	push	r1
     a66:	cd b7       	in	r28, 0x3d	; 61
     a68:	de b7       	in	r29, 0x3e	; 62
     a6a:	89 83       	std	Y+1, r24	; 0x01
     a6c:	6a 83       	std	Y+2, r22	; 0x02
	// Enable slave
	spi_enable();
     a6e:	6b d1       	rcall	.+726    	; 0xd46 <spi_enable>
	
	// Send write-command, address and data
	spi_send(MCP_WRITE);
     a70:	82 e0       	ldi	r24, 0x02	; 2
     a72:	3d d1       	rcall	.+634    	; 0xcee <spi_send>
	spi_send(address);
     a74:	89 81       	ldd	r24, Y+1	; 0x01
     a76:	3b d1       	rcall	.+630    	; 0xcee <spi_send>
	spi_send(data);
     a78:	8a 81       	ldd	r24, Y+2	; 0x02
     a7a:	39 d1       	rcall	.+626    	; 0xcee <spi_send>
	
	// Disable slave
	spi_disable();
     a7c:	7d d1       	rcall	.+762    	; 0xd78 <spi_disable>
}
     a7e:	0f 90       	pop	r0
     a80:	0f 90       	pop	r0
     a82:	df 91       	pop	r29
     a84:	cf 91       	pop	r28
     a86:	08 95       	ret

00000a88 <mcp_2515_request_to_send>:

void mcp_2515_request_to_send(uint8_t buffer){
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	1f 92       	push	r1
     a8e:	cd b7       	in	r28, 0x3d	; 61
     a90:	de b7       	in	r29, 0x3e	; 62
     a92:	89 83       	std	Y+1, r24	; 0x01
	// Enable slave
	spi_enable();
     a94:	58 d1       	rcall	.+688    	; 0xd46 <spi_enable>
		//buffer = MCP_RTS | buffer;
	//}
	//// Invalid buffer, command will be ignored in MCP2515
	//else buffer = MCP_RTS;
	
	spi_send(buffer);
     a96:	89 81       	ldd	r24, Y+1	; 0x01
     a98:	2a d1       	rcall	.+596    	; 0xcee <spi_send>
	
	// Disable slave
	spi_disable();
     a9a:	6e d1       	rcall	.+732    	; 0xd78 <spi_disable>
}
     a9c:	0f 90       	pop	r0
     a9e:	df 91       	pop	r29
     aa0:	cf 91       	pop	r28
     aa2:	08 95       	ret

00000aa4 <mcp_2515_bit_modify>:

void mcp_2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     aa4:	cf 93       	push	r28
     aa6:	df 93       	push	r29
     aa8:	00 d0       	rcall	.+0      	; 0xaaa <mcp_2515_bit_modify+0x6>
     aaa:	cd b7       	in	r28, 0x3d	; 61
     aac:	de b7       	in	r29, 0x3e	; 62
     aae:	89 83       	std	Y+1, r24	; 0x01
     ab0:	6a 83       	std	Y+2, r22	; 0x02
     ab2:	4b 83       	std	Y+3, r20	; 0x03
	// Enable slave
	spi_enable();
     ab4:	48 d1       	rcall	.+656    	; 0xd46 <spi_enable>
	
	// Send bitmodification command
	spi_send(MCP_BITMOD);
     ab6:	85 e0       	ldi	r24, 0x05	; 5
     ab8:	1a d1       	rcall	.+564    	; 0xcee <spi_send>
	// Send the address of the register we want to change
	spi_send(address);
     aba:	89 81       	ldd	r24, Y+1	; 0x01
     abc:	18 d1       	rcall	.+560    	; 0xcee <spi_send>
	// Send the mask which decides what bits in the register can be modified
	spi_send(mask);
     abe:	8a 81       	ldd	r24, Y+2	; 0x02
     ac0:	16 d1       	rcall	.+556    	; 0xcee <spi_send>
	// Send the new bit values
	// Only the bits enabled by the mask will be modified
	spi_send(data);
     ac2:	8b 81       	ldd	r24, Y+3	; 0x03
     ac4:	14 d1       	rcall	.+552    	; 0xcee <spi_send>
	
	// Disable slave
	spi_disable();
     ac6:	58 d1       	rcall	.+688    	; 0xd78 <spi_disable>
}
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	df 91       	pop	r29
     ad0:	cf 91       	pop	r28
     ad2:	08 95       	ret

00000ad4 <mcp_2515_reset>:

void mcp_2515_reset(){
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	cd b7       	in	r28, 0x3d	; 61
     ada:	de b7       	in	r29, 0x3e	; 62
	// Enable slave
	spi_enable();
     adc:	34 d1       	rcall	.+616    	; 0xd46 <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     ade:	80 ec       	ldi	r24, 0xC0	; 192
     ae0:	06 d1       	rcall	.+524    	; 0xcee <spi_send>
	
	// Disable slave
	spi_disable();
     ae2:	4a d1       	rcall	.+660    	; 0xd78 <spi_disable>
}
     ae4:	df 91       	pop	r29
     ae6:	cf 91       	pop	r28
     ae8:	08 95       	ret

00000aea <pwm_init>:
unsigned int output_range;
unsigned int input_start;
unsigned int input_end;
unsigned int output_start;
unsigned int output_end;
uint8_t pwm_init(){
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29
     aee:	cd b7       	in	r28, 0x3d	; 61
     af0:	de b7       	in	r29, 0x3e	; 62
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     af2:	80 e9       	ldi	r24, 0x90	; 144
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	20 e9       	ldi	r18, 0x90	; 144
     af8:	30 e0       	ldi	r19, 0x00	; 0
     afa:	f9 01       	movw	r30, r18
     afc:	20 81       	ld	r18, Z
     afe:	22 68       	ori	r18, 0x82	; 130
     b00:	fc 01       	movw	r30, r24
     b02:	20 83       	st	Z, r18
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     b04:	80 e9       	ldi	r24, 0x90	; 144
     b06:	90 e0       	ldi	r25, 0x00	; 0
     b08:	20 e9       	ldi	r18, 0x90	; 144
     b0a:	30 e0       	ldi	r19, 0x00	; 0
     b0c:	f9 01       	movw	r30, r18
     b0e:	20 81       	ld	r18, Z
     b10:	2e 7f       	andi	r18, 0xFE	; 254
     b12:	fc 01       	movw	r30, r24
     b14:	20 83       	st	Z, r18
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     b16:	81 e9       	ldi	r24, 0x91	; 145
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	21 e9       	ldi	r18, 0x91	; 145
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	f9 01       	movw	r30, r18
     b20:	20 81       	ld	r18, Z
     b22:	2b 61       	ori	r18, 0x1B	; 27
     b24:	fc 01       	movw	r30, r24
     b26:	20 83       	st	Z, r18
	TCCR3B &= ~(1 << CS32);
     b28:	81 e9       	ldi	r24, 0x91	; 145
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	21 e9       	ldi	r18, 0x91	; 145
     b2e:	30 e0       	ldi	r19, 0x00	; 0
     b30:	f9 01       	movw	r30, r18
     b32:	20 81       	ld	r18, Z
     b34:	2b 7f       	andi	r18, 0xFB	; 251
     b36:	fc 01       	movw	r30, r24
     b38:	20 83       	st	Z, r18
	
	
	
	ICR3 = 5000;
     b3a:	86 e9       	ldi	r24, 0x96	; 150
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	28 e8       	ldi	r18, 0x88	; 136
     b40:	33 e1       	ldi	r19, 0x13	; 19
     b42:	fc 01       	movw	r30, r24
     b44:	31 83       	std	Z+1, r19	; 0x01
     b46:	20 83       	st	Z, r18
	set_bit(DDRE,PE3);
     b48:	8d e2       	ldi	r24, 0x2D	; 45
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	2d e2       	ldi	r18, 0x2D	; 45
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	f9 01       	movw	r30, r18
     b52:	20 81       	ld	r18, Z
     b54:	28 60       	ori	r18, 0x08	; 8
     b56:	fc 01       	movw	r30, r24
     b58:	20 83       	st	Z, r18
	OCR3A = 375;
     b5a:	88 e9       	ldi	r24, 0x98	; 152
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	27 e7       	ldi	r18, 0x77	; 119
     b60:	31 e0       	ldi	r19, 0x01	; 1
     b62:	fc 01       	movw	r30, r24
     b64:	31 83       	std	Z+1, r19	; 0x01
     b66:	20 83       	st	Z, r18

	input_start = 0;
     b68:	10 92 79 03 	sts	0x0379, r1
     b6c:	10 92 78 03 	sts	0x0378, r1
	input_end = 255;
     b70:	8f ef       	ldi	r24, 0xFF	; 255
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	90 93 7b 03 	sts	0x037B, r25
     b78:	80 93 7a 03 	sts	0x037A, r24
	output_start = 250;
     b7c:	8a ef       	ldi	r24, 0xFA	; 250
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	90 93 7f 03 	sts	0x037F, r25
     b84:	80 93 7e 03 	sts	0x037E, r24
	output_end = 500;
     b88:	84 ef       	ldi	r24, 0xF4	; 244
     b8a:	91 e0       	ldi	r25, 0x01	; 1
     b8c:	90 93 83 03 	sts	0x0383, r25
     b90:	80 93 82 03 	sts	0x0382, r24
	input_range = input_end-input_start;
     b94:	20 91 7a 03 	lds	r18, 0x037A
     b98:	30 91 7b 03 	lds	r19, 0x037B
     b9c:	80 91 78 03 	lds	r24, 0x0378
     ba0:	90 91 79 03 	lds	r25, 0x0379
     ba4:	a9 01       	movw	r20, r18
     ba6:	48 1b       	sub	r20, r24
     ba8:	59 0b       	sbc	r21, r25
     baa:	ca 01       	movw	r24, r20
     bac:	90 93 7d 03 	sts	0x037D, r25
     bb0:	80 93 7c 03 	sts	0x037C, r24
	output_range = output_end-output_start;
     bb4:	20 91 82 03 	lds	r18, 0x0382
     bb8:	30 91 83 03 	lds	r19, 0x0383
     bbc:	80 91 7e 03 	lds	r24, 0x037E
     bc0:	90 91 7f 03 	lds	r25, 0x037F
     bc4:	f9 01       	movw	r30, r18
     bc6:	e8 1b       	sub	r30, r24
     bc8:	f9 0b       	sbc	r31, r25
     bca:	cf 01       	movw	r24, r30
     bcc:	90 93 81 03 	sts	0x0381, r25
     bd0:	80 93 80 03 	sts	0x0380, r24
	return 0;
     bd4:	80 e0       	ldi	r24, 0x00	; 0

}
     bd6:	df 91       	pop	r29
     bd8:	cf 91       	pop	r28
     bda:	08 95       	ret

00000bdc <pwm_set_angle>:

uint8_t pwm_set_angle(int angle){
     bdc:	cf 93       	push	r28
     bde:	df 93       	push	r29
     be0:	00 d0       	rcall	.+0      	; 0xbe2 <pwm_set_angle+0x6>
     be2:	00 d0       	rcall	.+0      	; 0xbe4 <pwm_set_angle+0x8>
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	9c 83       	std	Y+4, r25	; 0x04
     bea:	8b 83       	std	Y+3, r24	; 0x03
	int scaled_angle = abs(angle-255);
     bec:	8b 81       	ldd	r24, Y+3	; 0x03
     bee:	9c 81       	ldd	r25, Y+4	; 0x04
     bf0:	8f 5f       	subi	r24, 0xFF	; 255
     bf2:	91 09       	sbc	r25, r1
     bf4:	99 23       	and	r25, r25
     bf6:	1c f4       	brge	.+6      	; 0xbfe <pwm_set_angle+0x22>
     bf8:	91 95       	neg	r25
     bfa:	81 95       	neg	r24
     bfc:	91 09       	sbc	r25, r1
     bfe:	9a 83       	std	Y+2, r25	; 0x02
     c00:	89 83       	std	Y+1, r24	; 0x01
	if(angle >= input_start && angle <= input_end){
     c02:	2b 81       	ldd	r18, Y+3	; 0x03
     c04:	3c 81       	ldd	r19, Y+4	; 0x04
     c06:	80 91 78 03 	lds	r24, 0x0378
     c0a:	90 91 79 03 	lds	r25, 0x0379
     c0e:	28 17       	cp	r18, r24
     c10:	39 07       	cpc	r19, r25
     c12:	90 f1       	brcs	.+100    	; 0xc78 <pwm_set_angle+0x9c>
     c14:	2b 81       	ldd	r18, Y+3	; 0x03
     c16:	3c 81       	ldd	r19, Y+4	; 0x04
     c18:	80 91 7a 03 	lds	r24, 0x037A
     c1c:	90 91 7b 03 	lds	r25, 0x037B
     c20:	82 17       	cp	r24, r18
     c22:	93 07       	cpc	r25, r19
     c24:	48 f1       	brcs	.+82     	; 0xc78 <pwm_set_angle+0x9c>
		OCR3A = (scaled_angle-input_start)*output_range / input_range + output_start;
     c26:	28 e9       	ldi	r18, 0x98	; 152
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	49 81       	ldd	r20, Y+1	; 0x01
     c2c:	5a 81       	ldd	r21, Y+2	; 0x02
     c2e:	80 91 78 03 	lds	r24, 0x0378
     c32:	90 91 79 03 	lds	r25, 0x0379
     c36:	ba 01       	movw	r22, r20
     c38:	68 1b       	sub	r22, r24
     c3a:	79 0b       	sbc	r23, r25
     c3c:	40 91 80 03 	lds	r20, 0x0380
     c40:	50 91 81 03 	lds	r21, 0x0381
     c44:	64 9f       	mul	r22, r20
     c46:	c0 01       	movw	r24, r0
     c48:	65 9f       	mul	r22, r21
     c4a:	90 0d       	add	r25, r0
     c4c:	74 9f       	mul	r23, r20
     c4e:	90 0d       	add	r25, r0
     c50:	11 24       	eor	r1, r1
     c52:	40 91 7c 03 	lds	r20, 0x037C
     c56:	50 91 7d 03 	lds	r21, 0x037D
     c5a:	ba 01       	movw	r22, r20
     c5c:	d6 d2       	rcall	.+1452   	; 0x120a <__udivmodhi4>
     c5e:	cb 01       	movw	r24, r22
     c60:	ac 01       	movw	r20, r24
     c62:	80 91 7e 03 	lds	r24, 0x037E
     c66:	90 91 7f 03 	lds	r25, 0x037F
     c6a:	84 0f       	add	r24, r20
     c6c:	95 1f       	adc	r25, r21
     c6e:	f9 01       	movw	r30, r18
     c70:	91 83       	std	Z+1, r25	; 0x01
     c72:	80 83       	st	Z, r24
		return 0;
     c74:	80 e0       	ldi	r24, 0x00	; 0
     c76:	01 c0       	rjmp	.+2      	; 0xc7a <pwm_set_angle+0x9e>
	}
	
	return 1;
     c78:	81 e0       	ldi	r24, 0x01	; 1
}
     c7a:	26 96       	adiw	r28, 0x06	; 6
     c7c:	0f b6       	in	r0, 0x3f	; 63
     c7e:	f8 94       	cli
     c80:	de bf       	out	0x3e, r29	; 62
     c82:	0f be       	out	0x3f, r0	; 63
     c84:	cd bf       	out	0x3d, r28	; 61
     c86:	df 91       	pop	r29
     c88:	cf 91       	pop	r28
     c8a:	08 95       	ret

00000c8c <spi_init>:
#include "spi.h"
#include "setup.h"


void spi_init()
{
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
     c90:	1f 92       	push	r1
     c92:	1f 92       	push	r1
     c94:	cd b7       	in	r28, 0x3d	; 61
     c96:	de b7       	in	r29, 0x3e	; 62
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     c98:	84 e2       	ldi	r24, 0x24	; 36
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	27 e8       	ldi	r18, 0x87	; 135
     c9e:	fc 01       	movw	r30, r24
     ca0:	20 83       	st	Z, r18
	// MISO as input
	clear_bit(DDRB,PB3);
     ca2:	84 e2       	ldi	r24, 0x24	; 36
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	24 e2       	ldi	r18, 0x24	; 36
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	f9 01       	movw	r30, r18
     cac:	20 81       	ld	r18, Z
     cae:	27 7f       	andi	r18, 0xF7	; 247
     cb0:	fc 01       	movw	r30, r24
     cb2:	20 83       	st	Z, r18
	set_bit(PORTB,PB3);
     cb4:	85 e2       	ldi	r24, 0x25	; 37
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	25 e2       	ldi	r18, 0x25	; 37
     cba:	30 e0       	ldi	r19, 0x00	; 0
     cbc:	f9 01       	movw	r30, r18
     cbe:	20 81       	ld	r18, Z
     cc0:	28 60       	ori	r18, 0x08	; 8
     cc2:	fc 01       	movw	r30, r24
     cc4:	20 83       	st	Z, r18
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     cc6:	8c e4       	ldi	r24, 0x4C	; 76
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	21 e5       	ldi	r18, 0x51	; 81
     ccc:	fc 01       	movw	r30, r24
     cce:	20 83       	st	Z, r18
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     cd0:	8d e4       	ldi	r24, 0x4D	; 77
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	fc 01       	movw	r30, r24
     cd6:	80 81       	ld	r24, Z
     cd8:	89 83       	std	Y+1, r24	; 0x01
	char c2 = SPDR;
     cda:	8e e4       	ldi	r24, 0x4E	; 78
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	fc 01       	movw	r30, r24
     ce0:	80 81       	ld	r24, Z
     ce2:	8a 83       	std	Y+2, r24	; 0x02
}
     ce4:	0f 90       	pop	r0
     ce6:	0f 90       	pop	r0
     ce8:	df 91       	pop	r29
     cea:	cf 91       	pop	r28
     cec:	08 95       	ret

00000cee <spi_send>:
void spi_send(char cData)
{
     cee:	cf 93       	push	r28
     cf0:	df 93       	push	r29
     cf2:	1f 92       	push	r1
     cf4:	cd b7       	in	r28, 0x3d	; 61
     cf6:	de b7       	in	r29, 0x3e	; 62
     cf8:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = cData;
     cfa:	8e e4       	ldi	r24, 0x4E	; 78
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	29 81       	ldd	r18, Y+1	; 0x01
     d00:	fc 01       	movw	r30, r24
     d02:	20 83       	st	Z, r18
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     d04:	00 00       	nop
     d06:	8d e4       	ldi	r24, 0x4D	; 77
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	fc 01       	movw	r30, r24
     d0c:	80 81       	ld	r24, Z
     d0e:	88 23       	and	r24, r24
     d10:	d4 f7       	brge	.-12     	; 0xd06 <spi_send+0x18>
}
     d12:	0f 90       	pop	r0
     d14:	df 91       	pop	r29
     d16:	cf 91       	pop	r28
     d18:	08 95       	ret

00000d1a <spi_read>:

char spi_read() 
{
     d1a:	cf 93       	push	r28
     d1c:	df 93       	push	r29
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62

	SPDR = 0x00; // send dummy data
     d22:	8e e4       	ldi	r24, 0x4E	; 78
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	fc 01       	movw	r30, r24
     d28:	10 82       	st	Z, r1
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     d2a:	00 00       	nop
     d2c:	8d e4       	ldi	r24, 0x4D	; 77
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	fc 01       	movw	r30, r24
     d32:	80 81       	ld	r24, Z
     d34:	88 23       	and	r24, r24
     d36:	d4 f7       	brge	.-12     	; 0xd2c <spi_read+0x12>
	return SPDR;
     d38:	8e e4       	ldi	r24, 0x4E	; 78
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	fc 01       	movw	r30, r24
     d3e:	80 81       	ld	r24, Z
}
     d40:	df 91       	pop	r29
     d42:	cf 91       	pop	r28
     d44:	08 95       	ret

00000d46 <spi_enable>:

void spi_enable()
{
     d46:	cf 93       	push	r28
     d48:	df 93       	push	r29
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
	clear_bit(PORTB,PB7);
     d4e:	85 e2       	ldi	r24, 0x25	; 37
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	25 e2       	ldi	r18, 0x25	; 37
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	f9 01       	movw	r30, r18
     d58:	20 81       	ld	r18, Z
     d5a:	2f 77       	andi	r18, 0x7F	; 127
     d5c:	fc 01       	movw	r30, r24
     d5e:	20 83       	st	Z, r18
	clear_bit(PORTB,PB0);
     d60:	85 e2       	ldi	r24, 0x25	; 37
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	25 e2       	ldi	r18, 0x25	; 37
     d66:	30 e0       	ldi	r19, 0x00	; 0
     d68:	f9 01       	movw	r30, r18
     d6a:	20 81       	ld	r18, Z
     d6c:	2e 7f       	andi	r18, 0xFE	; 254
     d6e:	fc 01       	movw	r30, r24
     d70:	20 83       	st	Z, r18
}
     d72:	df 91       	pop	r29
     d74:	cf 91       	pop	r28
     d76:	08 95       	ret

00000d78 <spi_disable>:

void spi_disable()
{
     d78:	cf 93       	push	r28
     d7a:	df 93       	push	r29
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
	set_bit(PORTB,PB7);
     d80:	85 e2       	ldi	r24, 0x25	; 37
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	25 e2       	ldi	r18, 0x25	; 37
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	f9 01       	movw	r30, r18
     d8a:	20 81       	ld	r18, Z
     d8c:	20 68       	ori	r18, 0x80	; 128
     d8e:	fc 01       	movw	r30, r24
     d90:	20 83       	st	Z, r18
	set_bit(PORTB,PB0);
     d92:	85 e2       	ldi	r24, 0x25	; 37
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	25 e2       	ldi	r18, 0x25	; 37
     d98:	30 e0       	ldi	r19, 0x00	; 0
     d9a:	f9 01       	movw	r30, r18
     d9c:	20 81       	ld	r18, Z
     d9e:	21 60       	ori	r18, 0x01	; 1
     da0:	fc 01       	movw	r30, r24
     da2:	20 83       	st	Z, r18
     da4:	df 91       	pop	r29
     da6:	cf 91       	pop	r28
     da8:	08 95       	ret

00000daa <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     daa:	1f 92       	push	r1
     dac:	0f 92       	push	r0
     dae:	00 90 5f 00 	lds	r0, 0x005F
     db2:	0f 92       	push	r0
     db4:	11 24       	eor	r1, r1
     db6:	00 90 5b 00 	lds	r0, 0x005B
     dba:	0f 92       	push	r0
     dbc:	2f 93       	push	r18
     dbe:	3f 93       	push	r19
     dc0:	4f 93       	push	r20
     dc2:	5f 93       	push	r21
     dc4:	8f 93       	push	r24
     dc6:	9f 93       	push	r25
     dc8:	af 93       	push	r26
     dca:	bf 93       	push	r27
     dcc:	ef 93       	push	r30
     dce:	ff 93       	push	r31
     dd0:	cf 93       	push	r28
     dd2:	df 93       	push	r29
     dd4:	cd b7       	in	r28, 0x3d	; 61
     dd6:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dd8:	89 eb       	ldi	r24, 0xB9	; 185
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	fc 01       	movw	r30, r24
     dde:	80 81       	ld	r24, Z
     de0:	88 2f       	mov	r24, r24
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	aa 27       	eor	r26, r26
     de6:	97 fd       	sbrc	r25, 7
     de8:	a0 95       	com	r26
     dea:	ba 2f       	mov	r27, r26
     dec:	48 e0       	ldi	r20, 0x08	; 8
     dee:	50 e0       	ldi	r21, 0x00	; 0
     df0:	20 e5       	ldi	r18, 0x50	; 80
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	84 1b       	sub	r24, r20
     df6:	95 0b       	sbc	r25, r21
     df8:	28 17       	cp	r18, r24
     dfa:	39 07       	cpc	r19, r25
     dfc:	08 f4       	brcc	.+2      	; 0xe00 <__vector_39+0x56>
     dfe:	72 c0       	rjmp	.+228    	; 0xee4 <__vector_39+0x13a>
     e00:	8e 58       	subi	r24, 0x8E	; 142
     e02:	9f 4f       	sbci	r25, 0xFF	; 255
     e04:	fc 01       	movw	r30, r24
     e06:	28 c2       	rjmp	.+1104   	; 0x1258 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e08:	10 92 76 03 	sts	0x0376, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e0c:	90 91 76 03 	lds	r25, 0x0376
     e10:	80 91 74 03 	lds	r24, 0x0374
     e14:	98 17       	cp	r25, r24
     e16:	b0 f4       	brcc	.+44     	; 0xe44 <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e18:	8b eb       	ldi	r24, 0xBB	; 187
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	20 91 76 03 	lds	r18, 0x0376
     e20:	31 e0       	ldi	r19, 0x01	; 1
     e22:	32 0f       	add	r19, r18
     e24:	30 93 76 03 	sts	0x0376, r19
     e28:	22 2f       	mov	r18, r18
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	20 59       	subi	r18, 0x90	; 144
     e2e:	3c 4f       	sbci	r19, 0xFC	; 252
     e30:	f9 01       	movw	r30, r18
     e32:	20 81       	ld	r18, Z
     e34:	fc 01       	movw	r30, r24
     e36:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e38:	8c eb       	ldi	r24, 0xBC	; 188
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	25 e8       	ldi	r18, 0x85	; 133
     e3e:	fc 01       	movw	r30, r24
     e40:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     e42:	5b c0       	rjmp	.+182    	; 0xefa <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e44:	80 91 75 03 	lds	r24, 0x0375
     e48:	81 60       	ori	r24, 0x01	; 1
     e4a:	80 93 75 03 	sts	0x0375, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e4e:	8c eb       	ldi	r24, 0xBC	; 188
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	24 e9       	ldi	r18, 0x94	; 148
     e54:	fc 01       	movw	r30, r24
     e56:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
     e58:	50 c0       	rjmp	.+160    	; 0xefa <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e5a:	80 91 76 03 	lds	r24, 0x0376
     e5e:	91 e0       	ldi	r25, 0x01	; 1
     e60:	98 0f       	add	r25, r24
     e62:	90 93 76 03 	sts	0x0376, r25
     e66:	88 2f       	mov	r24, r24
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	2b eb       	ldi	r18, 0xBB	; 187
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	f9 01       	movw	r30, r18
     e70:	20 81       	ld	r18, Z
     e72:	80 59       	subi	r24, 0x90	; 144
     e74:	9c 4f       	sbci	r25, 0xFC	; 252
     e76:	fc 01       	movw	r30, r24
     e78:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e7a:	80 91 76 03 	lds	r24, 0x0376
     e7e:	28 2f       	mov	r18, r24
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	80 91 74 03 	lds	r24, 0x0374
     e86:	88 2f       	mov	r24, r24
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	01 97       	sbiw	r24, 0x01	; 1
     e8c:	28 17       	cp	r18, r24
     e8e:	39 07       	cpc	r19, r25
     e90:	34 f4       	brge	.+12     	; 0xe9e <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e92:	8c eb       	ldi	r24, 0xBC	; 188
     e94:	90 e0       	ldi	r25, 0x00	; 0
     e96:	25 ec       	ldi	r18, 0xC5	; 197
     e98:	fc 01       	movw	r30, r24
     e9a:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     e9c:	2e c0       	rjmp	.+92     	; 0xefa <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e9e:	8c eb       	ldi	r24, 0xBC	; 188
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	25 e8       	ldi	r18, 0x85	; 133
     ea4:	fc 01       	movw	r30, r24
     ea6:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
     ea8:	28 c0       	rjmp	.+80     	; 0xefa <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     eaa:	80 91 76 03 	lds	r24, 0x0376
     eae:	88 2f       	mov	r24, r24
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	2b eb       	ldi	r18, 0xBB	; 187
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	f9 01       	movw	r30, r18
     eb8:	20 81       	ld	r18, Z
     eba:	80 59       	subi	r24, 0x90	; 144
     ebc:	9c 4f       	sbci	r25, 0xFC	; 252
     ebe:	fc 01       	movw	r30, r24
     ec0:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ec2:	80 91 75 03 	lds	r24, 0x0375
     ec6:	81 60       	ori	r24, 0x01	; 1
     ec8:	80 93 75 03 	sts	0x0375, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ecc:	8c eb       	ldi	r24, 0xBC	; 188
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	24 e9       	ldi	r18, 0x94	; 148
     ed2:	fc 01       	movw	r30, r24
     ed4:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ed6:	11 c0       	rjmp	.+34     	; 0xefa <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ed8:	8c eb       	ldi	r24, 0xBC	; 188
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	25 ea       	ldi	r18, 0xA5	; 165
     ede:	fc 01       	movw	r30, r24
     ee0:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ee2:	0b c0       	rjmp	.+22     	; 0xefa <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ee4:	89 eb       	ldi	r24, 0xB9	; 185
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	fc 01       	movw	r30, r24
     eea:	80 81       	ld	r24, Z
     eec:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ef0:	8c eb       	ldi	r24, 0xBC	; 188
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	24 e0       	ldi	r18, 0x04	; 4
     ef6:	fc 01       	movw	r30, r24
     ef8:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     efa:	df 91       	pop	r29
     efc:	cf 91       	pop	r28
     efe:	ff 91       	pop	r31
     f00:	ef 91       	pop	r30
     f02:	bf 91       	pop	r27
     f04:	af 91       	pop	r26
     f06:	9f 91       	pop	r25
     f08:	8f 91       	pop	r24
     f0a:	5f 91       	pop	r21
     f0c:	4f 91       	pop	r20
     f0e:	3f 91       	pop	r19
     f10:	2f 91       	pop	r18
     f12:	0f 90       	pop	r0
     f14:	00 92 5b 00 	sts	0x005B, r0
     f18:	0f 90       	pop	r0
     f1a:	00 92 5f 00 	sts	0x005F, r0
     f1e:	0f 90       	pop	r0
     f20:	1f 90       	pop	r1
     f22:	18 95       	reti

00000f24 <USART_Init>:

FILE *uart;


void USART_Init(unsigned int ubrr)
{
     f24:	cf 93       	push	r28
     f26:	df 93       	push	r29
     f28:	1f 92       	push	r1
     f2a:	1f 92       	push	r1
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
     f30:	9a 83       	std	Y+2, r25	; 0x02
     f32:	89 83       	std	Y+1, r24	; 0x01
    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     f34:	85 ec       	ldi	r24, 0xC5	; 197
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	29 81       	ldd	r18, Y+1	; 0x01
     f3a:	3a 81       	ldd	r19, Y+2	; 0x02
     f3c:	23 2f       	mov	r18, r19
     f3e:	33 27       	eor	r19, r19
     f40:	fc 01       	movw	r30, r24
     f42:	20 83       	st	Z, r18
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     f44:	84 ec       	ldi	r24, 0xC4	; 196
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	29 81       	ldd	r18, Y+1	; 0x01
     f4a:	fc 01       	movw	r30, r24
     f4c:	20 83       	st	Z, r18
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     f4e:	81 ec       	ldi	r24, 0xC1	; 193
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	28 e1       	ldi	r18, 0x18	; 24
     f54:	fc 01       	movw	r30, r24
     f56:	20 83       	st	Z, r18
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     f58:	82 ec       	ldi	r24, 0xC2	; 194
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	2e e0       	ldi	r18, 0x0E	; 14
     f5e:	fc 01       	movw	r30, r24
     f60:	20 83       	st	Z, r18
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     f62:	6f ed       	ldi	r22, 0xDF	; 223
     f64:	77 e0       	ldi	r23, 0x07	; 7
     f66:	8f eb       	ldi	r24, 0xBF	; 191
     f68:	97 e0       	ldi	r25, 0x07	; 7
     f6a:	a3 d2       	rcall	.+1350   	; 0x14b2 <fdevopen>
     f6c:	90 93 85 03 	sts	0x0385, r25
     f70:	80 93 84 03 	sts	0x0384, r24
}
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	df 91       	pop	r29
     f7a:	cf 91       	pop	r28
     f7c:	08 95       	ret

00000f7e <USART_Transmit>:

int USART_Transmit(char data, struct __file* dummy)
{
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	00 d0       	rcall	.+0      	; 0xf84 <USART_Transmit+0x6>
     f84:	cd b7       	in	r28, 0x3d	; 61
     f86:	de b7       	in	r29, 0x3e	; 62
     f88:	89 83       	std	Y+1, r24	; 0x01
     f8a:	7b 83       	std	Y+3, r23	; 0x03
     f8c:	6a 83       	std	Y+2, r22	; 0x02
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     f8e:	00 00       	nop
     f90:	80 ec       	ldi	r24, 0xC0	; 192
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	fc 01       	movw	r30, r24
     f96:	80 81       	ld	r24, Z
     f98:	88 2f       	mov	r24, r24
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	80 72       	andi	r24, 0x20	; 32
     f9e:	99 27       	eor	r25, r25
     fa0:	00 97       	sbiw	r24, 0x00	; 0
     fa2:	b1 f3       	breq	.-20     	; 0xf90 <USART_Transmit+0x12>
		;
	UDR0=data;
     fa4:	86 ec       	ldi	r24, 0xC6	; 198
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	29 81       	ldd	r18, Y+1	; 0x01
     faa:	fc 01       	movw	r30, r24
     fac:	20 83       	st	Z, r18
    return 0;
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	90 e0       	ldi	r25, 0x00	; 0
}
     fb2:	0f 90       	pop	r0
     fb4:	0f 90       	pop	r0
     fb6:	0f 90       	pop	r0
     fb8:	df 91       	pop	r29
     fba:	cf 91       	pop	r28
     fbc:	08 95       	ret

00000fbe <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
     fbe:	cf 93       	push	r28
     fc0:	df 93       	push	r29
     fc2:	1f 92       	push	r1
     fc4:	1f 92       	push	r1
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	9a 83       	std	Y+2, r25	; 0x02
     fcc:	89 83       	std	Y+1, r24	; 0x01
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)))
     fce:	00 00       	nop
     fd0:	80 ec       	ldi	r24, 0xC0	; 192
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	fc 01       	movw	r30, r24
     fd6:	80 81       	ld	r24, Z
     fd8:	88 23       	and	r24, r24
     fda:	d4 f7       	brge	.-12     	; 0xfd0 <USART_Recieve+0x12>
		;
	return UDR0;
     fdc:	86 ec       	ldi	r24, 0xC6	; 198
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	fc 01       	movw	r30, r24
     fe2:	80 81       	ld	r24, Z
     fe4:	88 2f       	mov	r24, r24
     fe6:	90 e0       	ldi	r25, 0x00	; 0
}
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
     fec:	df 91       	pop	r29
     fee:	cf 91       	pop	r28
     ff0:	08 95       	ret

00000ff2 <__cmpsf2>:
     ff2:	2f d0       	rcall	.+94     	; 0x1052 <__fp_cmp>
     ff4:	08 f4       	brcc	.+2      	; 0xff8 <__cmpsf2+0x6>
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	08 95       	ret

00000ffa <__fixunssfsi>:
     ffa:	7f d0       	rcall	.+254    	; 0x10fa <__fp_splitA>
     ffc:	88 f0       	brcs	.+34     	; 0x1020 <__fixunssfsi+0x26>
     ffe:	9f 57       	subi	r25, 0x7F	; 127
    1000:	90 f0       	brcs	.+36     	; 0x1026 <__fixunssfsi+0x2c>
    1002:	b9 2f       	mov	r27, r25
    1004:	99 27       	eor	r25, r25
    1006:	b7 51       	subi	r27, 0x17	; 23
    1008:	a0 f0       	brcs	.+40     	; 0x1032 <__fixunssfsi+0x38>
    100a:	d1 f0       	breq	.+52     	; 0x1040 <__fixunssfsi+0x46>
    100c:	66 0f       	add	r22, r22
    100e:	77 1f       	adc	r23, r23
    1010:	88 1f       	adc	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	1a f0       	brmi	.+6      	; 0x101c <__fixunssfsi+0x22>
    1016:	ba 95       	dec	r27
    1018:	c9 f7       	brne	.-14     	; 0x100c <__fixunssfsi+0x12>
    101a:	12 c0       	rjmp	.+36     	; 0x1040 <__fixunssfsi+0x46>
    101c:	b1 30       	cpi	r27, 0x01	; 1
    101e:	81 f0       	breq	.+32     	; 0x1040 <__fixunssfsi+0x46>
    1020:	86 d0       	rcall	.+268    	; 0x112e <__fp_zero>
    1022:	b1 e0       	ldi	r27, 0x01	; 1
    1024:	08 95       	ret
    1026:	83 c0       	rjmp	.+262    	; 0x112e <__fp_zero>
    1028:	67 2f       	mov	r22, r23
    102a:	78 2f       	mov	r23, r24
    102c:	88 27       	eor	r24, r24
    102e:	b8 5f       	subi	r27, 0xF8	; 248
    1030:	39 f0       	breq	.+14     	; 0x1040 <__fixunssfsi+0x46>
    1032:	b9 3f       	cpi	r27, 0xF9	; 249
    1034:	cc f3       	brlt	.-14     	; 0x1028 <__fixunssfsi+0x2e>
    1036:	86 95       	lsr	r24
    1038:	77 95       	ror	r23
    103a:	67 95       	ror	r22
    103c:	b3 95       	inc	r27
    103e:	d9 f7       	brne	.-10     	; 0x1036 <__fixunssfsi+0x3c>
    1040:	3e f4       	brtc	.+14     	; 0x1050 <__fixunssfsi+0x56>
    1042:	90 95       	com	r25
    1044:	80 95       	com	r24
    1046:	70 95       	com	r23
    1048:	61 95       	neg	r22
    104a:	7f 4f       	sbci	r23, 0xFF	; 255
    104c:	8f 4f       	sbci	r24, 0xFF	; 255
    104e:	9f 4f       	sbci	r25, 0xFF	; 255
    1050:	08 95       	ret

00001052 <__fp_cmp>:
    1052:	99 0f       	add	r25, r25
    1054:	00 08       	sbc	r0, r0
    1056:	55 0f       	add	r21, r21
    1058:	aa 0b       	sbc	r26, r26
    105a:	e0 e8       	ldi	r30, 0x80	; 128
    105c:	fe ef       	ldi	r31, 0xFE	; 254
    105e:	16 16       	cp	r1, r22
    1060:	17 06       	cpc	r1, r23
    1062:	e8 07       	cpc	r30, r24
    1064:	f9 07       	cpc	r31, r25
    1066:	c0 f0       	brcs	.+48     	; 0x1098 <__fp_cmp+0x46>
    1068:	12 16       	cp	r1, r18
    106a:	13 06       	cpc	r1, r19
    106c:	e4 07       	cpc	r30, r20
    106e:	f5 07       	cpc	r31, r21
    1070:	98 f0       	brcs	.+38     	; 0x1098 <__fp_cmp+0x46>
    1072:	62 1b       	sub	r22, r18
    1074:	73 0b       	sbc	r23, r19
    1076:	84 0b       	sbc	r24, r20
    1078:	95 0b       	sbc	r25, r21
    107a:	39 f4       	brne	.+14     	; 0x108a <__fp_cmp+0x38>
    107c:	0a 26       	eor	r0, r26
    107e:	61 f0       	breq	.+24     	; 0x1098 <__fp_cmp+0x46>
    1080:	23 2b       	or	r18, r19
    1082:	24 2b       	or	r18, r20
    1084:	25 2b       	or	r18, r21
    1086:	21 f4       	brne	.+8      	; 0x1090 <__fp_cmp+0x3e>
    1088:	08 95       	ret
    108a:	0a 26       	eor	r0, r26
    108c:	09 f4       	brne	.+2      	; 0x1090 <__fp_cmp+0x3e>
    108e:	a1 40       	sbci	r26, 0x01	; 1
    1090:	a6 95       	lsr	r26
    1092:	8f ef       	ldi	r24, 0xFF	; 255
    1094:	81 1d       	adc	r24, r1
    1096:	81 1d       	adc	r24, r1
    1098:	08 95       	ret

0000109a <__fp_inf>:
    109a:	97 f9       	bld	r25, 7
    109c:	9f 67       	ori	r25, 0x7F	; 127
    109e:	80 e8       	ldi	r24, 0x80	; 128
    10a0:	70 e0       	ldi	r23, 0x00	; 0
    10a2:	60 e0       	ldi	r22, 0x00	; 0
    10a4:	08 95       	ret

000010a6 <__fp_nan>:
    10a6:	9f ef       	ldi	r25, 0xFF	; 255
    10a8:	80 ec       	ldi	r24, 0xC0	; 192
    10aa:	08 95       	ret

000010ac <__fp_pscA>:
    10ac:	00 24       	eor	r0, r0
    10ae:	0a 94       	dec	r0
    10b0:	16 16       	cp	r1, r22
    10b2:	17 06       	cpc	r1, r23
    10b4:	18 06       	cpc	r1, r24
    10b6:	09 06       	cpc	r0, r25
    10b8:	08 95       	ret

000010ba <__fp_pscB>:
    10ba:	00 24       	eor	r0, r0
    10bc:	0a 94       	dec	r0
    10be:	12 16       	cp	r1, r18
    10c0:	13 06       	cpc	r1, r19
    10c2:	14 06       	cpc	r1, r20
    10c4:	05 06       	cpc	r0, r21
    10c6:	08 95       	ret

000010c8 <__fp_round>:
    10c8:	09 2e       	mov	r0, r25
    10ca:	03 94       	inc	r0
    10cc:	00 0c       	add	r0, r0
    10ce:	11 f4       	brne	.+4      	; 0x10d4 <__fp_round+0xc>
    10d0:	88 23       	and	r24, r24
    10d2:	52 f0       	brmi	.+20     	; 0x10e8 <__fp_round+0x20>
    10d4:	bb 0f       	add	r27, r27
    10d6:	40 f4       	brcc	.+16     	; 0x10e8 <__fp_round+0x20>
    10d8:	bf 2b       	or	r27, r31
    10da:	11 f4       	brne	.+4      	; 0x10e0 <__fp_round+0x18>
    10dc:	60 ff       	sbrs	r22, 0
    10de:	04 c0       	rjmp	.+8      	; 0x10e8 <__fp_round+0x20>
    10e0:	6f 5f       	subi	r22, 0xFF	; 255
    10e2:	7f 4f       	sbci	r23, 0xFF	; 255
    10e4:	8f 4f       	sbci	r24, 0xFF	; 255
    10e6:	9f 4f       	sbci	r25, 0xFF	; 255
    10e8:	08 95       	ret

000010ea <__fp_split3>:
    10ea:	57 fd       	sbrc	r21, 7
    10ec:	90 58       	subi	r25, 0x80	; 128
    10ee:	44 0f       	add	r20, r20
    10f0:	55 1f       	adc	r21, r21
    10f2:	59 f0       	breq	.+22     	; 0x110a <__fp_splitA+0x10>
    10f4:	5f 3f       	cpi	r21, 0xFF	; 255
    10f6:	71 f0       	breq	.+28     	; 0x1114 <__fp_splitA+0x1a>
    10f8:	47 95       	ror	r20

000010fa <__fp_splitA>:
    10fa:	88 0f       	add	r24, r24
    10fc:	97 fb       	bst	r25, 7
    10fe:	99 1f       	adc	r25, r25
    1100:	61 f0       	breq	.+24     	; 0x111a <__fp_splitA+0x20>
    1102:	9f 3f       	cpi	r25, 0xFF	; 255
    1104:	79 f0       	breq	.+30     	; 0x1124 <__fp_splitA+0x2a>
    1106:	87 95       	ror	r24
    1108:	08 95       	ret
    110a:	12 16       	cp	r1, r18
    110c:	13 06       	cpc	r1, r19
    110e:	14 06       	cpc	r1, r20
    1110:	55 1f       	adc	r21, r21
    1112:	f2 cf       	rjmp	.-28     	; 0x10f8 <__fp_split3+0xe>
    1114:	46 95       	lsr	r20
    1116:	f1 df       	rcall	.-30     	; 0x10fa <__fp_splitA>
    1118:	08 c0       	rjmp	.+16     	; 0x112a <__fp_splitA+0x30>
    111a:	16 16       	cp	r1, r22
    111c:	17 06       	cpc	r1, r23
    111e:	18 06       	cpc	r1, r24
    1120:	99 1f       	adc	r25, r25
    1122:	f1 cf       	rjmp	.-30     	; 0x1106 <__fp_splitA+0xc>
    1124:	86 95       	lsr	r24
    1126:	71 05       	cpc	r23, r1
    1128:	61 05       	cpc	r22, r1
    112a:	08 94       	sec
    112c:	08 95       	ret

0000112e <__fp_zero>:
    112e:	e8 94       	clt

00001130 <__fp_szero>:
    1130:	bb 27       	eor	r27, r27
    1132:	66 27       	eor	r22, r22
    1134:	77 27       	eor	r23, r23
    1136:	cb 01       	movw	r24, r22
    1138:	97 f9       	bld	r25, 7
    113a:	08 95       	ret

0000113c <__gesf2>:
    113c:	8a df       	rcall	.-236    	; 0x1052 <__fp_cmp>
    113e:	08 f4       	brcc	.+2      	; 0x1142 <__gesf2+0x6>
    1140:	8f ef       	ldi	r24, 0xFF	; 255
    1142:	08 95       	ret

00001144 <__mulsf3>:
    1144:	0b d0       	rcall	.+22     	; 0x115c <__mulsf3x>
    1146:	c0 cf       	rjmp	.-128    	; 0x10c8 <__fp_round>
    1148:	b1 df       	rcall	.-158    	; 0x10ac <__fp_pscA>
    114a:	28 f0       	brcs	.+10     	; 0x1156 <__mulsf3+0x12>
    114c:	b6 df       	rcall	.-148    	; 0x10ba <__fp_pscB>
    114e:	18 f0       	brcs	.+6      	; 0x1156 <__mulsf3+0x12>
    1150:	95 23       	and	r25, r21
    1152:	09 f0       	breq	.+2      	; 0x1156 <__mulsf3+0x12>
    1154:	a2 cf       	rjmp	.-188    	; 0x109a <__fp_inf>
    1156:	a7 cf       	rjmp	.-178    	; 0x10a6 <__fp_nan>
    1158:	11 24       	eor	r1, r1
    115a:	ea cf       	rjmp	.-44     	; 0x1130 <__fp_szero>

0000115c <__mulsf3x>:
    115c:	c6 df       	rcall	.-116    	; 0x10ea <__fp_split3>
    115e:	a0 f3       	brcs	.-24     	; 0x1148 <__mulsf3+0x4>

00001160 <__mulsf3_pse>:
    1160:	95 9f       	mul	r25, r21
    1162:	d1 f3       	breq	.-12     	; 0x1158 <__mulsf3+0x14>
    1164:	95 0f       	add	r25, r21
    1166:	50 e0       	ldi	r21, 0x00	; 0
    1168:	55 1f       	adc	r21, r21
    116a:	62 9f       	mul	r22, r18
    116c:	f0 01       	movw	r30, r0
    116e:	72 9f       	mul	r23, r18
    1170:	bb 27       	eor	r27, r27
    1172:	f0 0d       	add	r31, r0
    1174:	b1 1d       	adc	r27, r1
    1176:	63 9f       	mul	r22, r19
    1178:	aa 27       	eor	r26, r26
    117a:	f0 0d       	add	r31, r0
    117c:	b1 1d       	adc	r27, r1
    117e:	aa 1f       	adc	r26, r26
    1180:	64 9f       	mul	r22, r20
    1182:	66 27       	eor	r22, r22
    1184:	b0 0d       	add	r27, r0
    1186:	a1 1d       	adc	r26, r1
    1188:	66 1f       	adc	r22, r22
    118a:	82 9f       	mul	r24, r18
    118c:	22 27       	eor	r18, r18
    118e:	b0 0d       	add	r27, r0
    1190:	a1 1d       	adc	r26, r1
    1192:	62 1f       	adc	r22, r18
    1194:	73 9f       	mul	r23, r19
    1196:	b0 0d       	add	r27, r0
    1198:	a1 1d       	adc	r26, r1
    119a:	62 1f       	adc	r22, r18
    119c:	83 9f       	mul	r24, r19
    119e:	a0 0d       	add	r26, r0
    11a0:	61 1d       	adc	r22, r1
    11a2:	22 1f       	adc	r18, r18
    11a4:	74 9f       	mul	r23, r20
    11a6:	33 27       	eor	r19, r19
    11a8:	a0 0d       	add	r26, r0
    11aa:	61 1d       	adc	r22, r1
    11ac:	23 1f       	adc	r18, r19
    11ae:	84 9f       	mul	r24, r20
    11b0:	60 0d       	add	r22, r0
    11b2:	21 1d       	adc	r18, r1
    11b4:	82 2f       	mov	r24, r18
    11b6:	76 2f       	mov	r23, r22
    11b8:	6a 2f       	mov	r22, r26
    11ba:	11 24       	eor	r1, r1
    11bc:	9f 57       	subi	r25, 0x7F	; 127
    11be:	50 40       	sbci	r21, 0x00	; 0
    11c0:	8a f0       	brmi	.+34     	; 0x11e4 <__mulsf3_pse+0x84>
    11c2:	e1 f0       	breq	.+56     	; 0x11fc <__mulsf3_pse+0x9c>
    11c4:	88 23       	and	r24, r24
    11c6:	4a f0       	brmi	.+18     	; 0x11da <__mulsf3_pse+0x7a>
    11c8:	ee 0f       	add	r30, r30
    11ca:	ff 1f       	adc	r31, r31
    11cc:	bb 1f       	adc	r27, r27
    11ce:	66 1f       	adc	r22, r22
    11d0:	77 1f       	adc	r23, r23
    11d2:	88 1f       	adc	r24, r24
    11d4:	91 50       	subi	r25, 0x01	; 1
    11d6:	50 40       	sbci	r21, 0x00	; 0
    11d8:	a9 f7       	brne	.-22     	; 0x11c4 <__mulsf3_pse+0x64>
    11da:	9e 3f       	cpi	r25, 0xFE	; 254
    11dc:	51 05       	cpc	r21, r1
    11de:	70 f0       	brcs	.+28     	; 0x11fc <__mulsf3_pse+0x9c>
    11e0:	5c cf       	rjmp	.-328    	; 0x109a <__fp_inf>
    11e2:	a6 cf       	rjmp	.-180    	; 0x1130 <__fp_szero>
    11e4:	5f 3f       	cpi	r21, 0xFF	; 255
    11e6:	ec f3       	brlt	.-6      	; 0x11e2 <__mulsf3_pse+0x82>
    11e8:	98 3e       	cpi	r25, 0xE8	; 232
    11ea:	dc f3       	brlt	.-10     	; 0x11e2 <__mulsf3_pse+0x82>
    11ec:	86 95       	lsr	r24
    11ee:	77 95       	ror	r23
    11f0:	67 95       	ror	r22
    11f2:	b7 95       	ror	r27
    11f4:	f7 95       	ror	r31
    11f6:	e7 95       	ror	r30
    11f8:	9f 5f       	subi	r25, 0xFF	; 255
    11fa:	c1 f7       	brne	.-16     	; 0x11ec <__mulsf3_pse+0x8c>
    11fc:	fe 2b       	or	r31, r30
    11fe:	88 0f       	add	r24, r24
    1200:	91 1d       	adc	r25, r1
    1202:	96 95       	lsr	r25
    1204:	87 95       	ror	r24
    1206:	97 f9       	bld	r25, 7
    1208:	08 95       	ret

0000120a <__udivmodhi4>:
    120a:	aa 1b       	sub	r26, r26
    120c:	bb 1b       	sub	r27, r27
    120e:	51 e1       	ldi	r21, 0x11	; 17
    1210:	07 c0       	rjmp	.+14     	; 0x1220 <__udivmodhi4_ep>

00001212 <__udivmodhi4_loop>:
    1212:	aa 1f       	adc	r26, r26
    1214:	bb 1f       	adc	r27, r27
    1216:	a6 17       	cp	r26, r22
    1218:	b7 07       	cpc	r27, r23
    121a:	10 f0       	brcs	.+4      	; 0x1220 <__udivmodhi4_ep>
    121c:	a6 1b       	sub	r26, r22
    121e:	b7 0b       	sbc	r27, r23

00001220 <__udivmodhi4_ep>:
    1220:	88 1f       	adc	r24, r24
    1222:	99 1f       	adc	r25, r25
    1224:	5a 95       	dec	r21
    1226:	a9 f7       	brne	.-22     	; 0x1212 <__udivmodhi4_loop>
    1228:	80 95       	com	r24
    122a:	90 95       	com	r25
    122c:	bc 01       	movw	r22, r24
    122e:	cd 01       	movw	r24, r26
    1230:	08 95       	ret

00001232 <__divmodhi4>:
    1232:	97 fb       	bst	r25, 7
    1234:	07 2e       	mov	r0, r23
    1236:	16 f4       	brtc	.+4      	; 0x123c <__divmodhi4+0xa>
    1238:	00 94       	com	r0
    123a:	06 d0       	rcall	.+12     	; 0x1248 <__divmodhi4_neg1>
    123c:	77 fd       	sbrc	r23, 7
    123e:	08 d0       	rcall	.+16     	; 0x1250 <__divmodhi4_neg2>
    1240:	e4 df       	rcall	.-56     	; 0x120a <__udivmodhi4>
    1242:	07 fc       	sbrc	r0, 7
    1244:	05 d0       	rcall	.+10     	; 0x1250 <__divmodhi4_neg2>
    1246:	3e f4       	brtc	.+14     	; 0x1256 <__divmodhi4_exit>

00001248 <__divmodhi4_neg1>:
    1248:	90 95       	com	r25
    124a:	81 95       	neg	r24
    124c:	9f 4f       	sbci	r25, 0xFF	; 255
    124e:	08 95       	ret

00001250 <__divmodhi4_neg2>:
    1250:	70 95       	com	r23
    1252:	61 95       	neg	r22
    1254:	7f 4f       	sbci	r23, 0xFF	; 255

00001256 <__divmodhi4_exit>:
    1256:	08 95       	ret

00001258 <__tablejump2__>:
    1258:	ee 0f       	add	r30, r30
    125a:	ff 1f       	adc	r31, r31

0000125c <__tablejump__>:
    125c:	05 90       	lpm	r0, Z+
    125e:	f4 91       	lpm	r31, Z
    1260:	e0 2d       	mov	r30, r0
    1262:	19 94       	eijmp

00001264 <malloc>:
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	82 30       	cpi	r24, 0x02	; 2
    126a:	91 05       	cpc	r25, r1
    126c:	10 f4       	brcc	.+4      	; 0x1272 <malloc+0xe>
    126e:	82 e0       	ldi	r24, 0x02	; 2
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	e0 91 88 03 	lds	r30, 0x0388
    1276:	f0 91 89 03 	lds	r31, 0x0389
    127a:	20 e0       	ldi	r18, 0x00	; 0
    127c:	30 e0       	ldi	r19, 0x00	; 0
    127e:	a0 e0       	ldi	r26, 0x00	; 0
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	30 97       	sbiw	r30, 0x00	; 0
    1284:	39 f1       	breq	.+78     	; 0x12d4 <malloc+0x70>
    1286:	40 81       	ld	r20, Z
    1288:	51 81       	ldd	r21, Z+1	; 0x01
    128a:	48 17       	cp	r20, r24
    128c:	59 07       	cpc	r21, r25
    128e:	b8 f0       	brcs	.+46     	; 0x12be <malloc+0x5a>
    1290:	48 17       	cp	r20, r24
    1292:	59 07       	cpc	r21, r25
    1294:	71 f4       	brne	.+28     	; 0x12b2 <malloc+0x4e>
    1296:	82 81       	ldd	r24, Z+2	; 0x02
    1298:	93 81       	ldd	r25, Z+3	; 0x03
    129a:	10 97       	sbiw	r26, 0x00	; 0
    129c:	29 f0       	breq	.+10     	; 0x12a8 <malloc+0x44>
    129e:	13 96       	adiw	r26, 0x03	; 3
    12a0:	9c 93       	st	X, r25
    12a2:	8e 93       	st	-X, r24
    12a4:	12 97       	sbiw	r26, 0x02	; 2
    12a6:	2c c0       	rjmp	.+88     	; 0x1300 <malloc+0x9c>
    12a8:	90 93 89 03 	sts	0x0389, r25
    12ac:	80 93 88 03 	sts	0x0388, r24
    12b0:	27 c0       	rjmp	.+78     	; 0x1300 <malloc+0x9c>
    12b2:	21 15       	cp	r18, r1
    12b4:	31 05       	cpc	r19, r1
    12b6:	31 f0       	breq	.+12     	; 0x12c4 <malloc+0x60>
    12b8:	42 17       	cp	r20, r18
    12ba:	53 07       	cpc	r21, r19
    12bc:	18 f0       	brcs	.+6      	; 0x12c4 <malloc+0x60>
    12be:	a9 01       	movw	r20, r18
    12c0:	db 01       	movw	r26, r22
    12c2:	01 c0       	rjmp	.+2      	; 0x12c6 <malloc+0x62>
    12c4:	ef 01       	movw	r28, r30
    12c6:	9a 01       	movw	r18, r20
    12c8:	bd 01       	movw	r22, r26
    12ca:	df 01       	movw	r26, r30
    12cc:	02 80       	ldd	r0, Z+2	; 0x02
    12ce:	f3 81       	ldd	r31, Z+3	; 0x03
    12d0:	e0 2d       	mov	r30, r0
    12d2:	d7 cf       	rjmp	.-82     	; 0x1282 <malloc+0x1e>
    12d4:	21 15       	cp	r18, r1
    12d6:	31 05       	cpc	r19, r1
    12d8:	f9 f0       	breq	.+62     	; 0x1318 <malloc+0xb4>
    12da:	28 1b       	sub	r18, r24
    12dc:	39 0b       	sbc	r19, r25
    12de:	24 30       	cpi	r18, 0x04	; 4
    12e0:	31 05       	cpc	r19, r1
    12e2:	80 f4       	brcc	.+32     	; 0x1304 <malloc+0xa0>
    12e4:	8a 81       	ldd	r24, Y+2	; 0x02
    12e6:	9b 81       	ldd	r25, Y+3	; 0x03
    12e8:	61 15       	cp	r22, r1
    12ea:	71 05       	cpc	r23, r1
    12ec:	21 f0       	breq	.+8      	; 0x12f6 <malloc+0x92>
    12ee:	fb 01       	movw	r30, r22
    12f0:	93 83       	std	Z+3, r25	; 0x03
    12f2:	82 83       	std	Z+2, r24	; 0x02
    12f4:	04 c0       	rjmp	.+8      	; 0x12fe <malloc+0x9a>
    12f6:	90 93 89 03 	sts	0x0389, r25
    12fa:	80 93 88 03 	sts	0x0388, r24
    12fe:	fe 01       	movw	r30, r28
    1300:	32 96       	adiw	r30, 0x02	; 2
    1302:	44 c0       	rjmp	.+136    	; 0x138c <malloc+0x128>
    1304:	fe 01       	movw	r30, r28
    1306:	e2 0f       	add	r30, r18
    1308:	f3 1f       	adc	r31, r19
    130a:	81 93       	st	Z+, r24
    130c:	91 93       	st	Z+, r25
    130e:	22 50       	subi	r18, 0x02	; 2
    1310:	31 09       	sbc	r19, r1
    1312:	39 83       	std	Y+1, r19	; 0x01
    1314:	28 83       	st	Y, r18
    1316:	3a c0       	rjmp	.+116    	; 0x138c <malloc+0x128>
    1318:	20 91 86 03 	lds	r18, 0x0386
    131c:	30 91 87 03 	lds	r19, 0x0387
    1320:	23 2b       	or	r18, r19
    1322:	41 f4       	brne	.+16     	; 0x1334 <malloc+0xd0>
    1324:	20 91 02 02 	lds	r18, 0x0202
    1328:	30 91 03 02 	lds	r19, 0x0203
    132c:	30 93 87 03 	sts	0x0387, r19
    1330:	20 93 86 03 	sts	0x0386, r18
    1334:	20 91 00 02 	lds	r18, 0x0200
    1338:	30 91 01 02 	lds	r19, 0x0201
    133c:	21 15       	cp	r18, r1
    133e:	31 05       	cpc	r19, r1
    1340:	41 f4       	brne	.+16     	; 0x1352 <malloc+0xee>
    1342:	2d b7       	in	r18, 0x3d	; 61
    1344:	3e b7       	in	r19, 0x3e	; 62
    1346:	40 91 04 02 	lds	r20, 0x0204
    134a:	50 91 05 02 	lds	r21, 0x0205
    134e:	24 1b       	sub	r18, r20
    1350:	35 0b       	sbc	r19, r21
    1352:	e0 91 86 03 	lds	r30, 0x0386
    1356:	f0 91 87 03 	lds	r31, 0x0387
    135a:	e2 17       	cp	r30, r18
    135c:	f3 07       	cpc	r31, r19
    135e:	a0 f4       	brcc	.+40     	; 0x1388 <malloc+0x124>
    1360:	2e 1b       	sub	r18, r30
    1362:	3f 0b       	sbc	r19, r31
    1364:	28 17       	cp	r18, r24
    1366:	39 07       	cpc	r19, r25
    1368:	78 f0       	brcs	.+30     	; 0x1388 <malloc+0x124>
    136a:	ac 01       	movw	r20, r24
    136c:	4e 5f       	subi	r20, 0xFE	; 254
    136e:	5f 4f       	sbci	r21, 0xFF	; 255
    1370:	24 17       	cp	r18, r20
    1372:	35 07       	cpc	r19, r21
    1374:	48 f0       	brcs	.+18     	; 0x1388 <malloc+0x124>
    1376:	4e 0f       	add	r20, r30
    1378:	5f 1f       	adc	r21, r31
    137a:	50 93 87 03 	sts	0x0387, r21
    137e:	40 93 86 03 	sts	0x0386, r20
    1382:	81 93       	st	Z+, r24
    1384:	91 93       	st	Z+, r25
    1386:	02 c0       	rjmp	.+4      	; 0x138c <malloc+0x128>
    1388:	e0 e0       	ldi	r30, 0x00	; 0
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	cf 01       	movw	r24, r30
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	08 95       	ret

00001394 <free>:
    1394:	cf 93       	push	r28
    1396:	df 93       	push	r29
    1398:	00 97       	sbiw	r24, 0x00	; 0
    139a:	09 f4       	brne	.+2      	; 0x139e <free+0xa>
    139c:	87 c0       	rjmp	.+270    	; 0x14ac <free+0x118>
    139e:	fc 01       	movw	r30, r24
    13a0:	32 97       	sbiw	r30, 0x02	; 2
    13a2:	13 82       	std	Z+3, r1	; 0x03
    13a4:	12 82       	std	Z+2, r1	; 0x02
    13a6:	c0 91 88 03 	lds	r28, 0x0388
    13aa:	d0 91 89 03 	lds	r29, 0x0389
    13ae:	20 97       	sbiw	r28, 0x00	; 0
    13b0:	81 f4       	brne	.+32     	; 0x13d2 <free+0x3e>
    13b2:	20 81       	ld	r18, Z
    13b4:	31 81       	ldd	r19, Z+1	; 0x01
    13b6:	28 0f       	add	r18, r24
    13b8:	39 1f       	adc	r19, r25
    13ba:	80 91 86 03 	lds	r24, 0x0386
    13be:	90 91 87 03 	lds	r25, 0x0387
    13c2:	82 17       	cp	r24, r18
    13c4:	93 07       	cpc	r25, r19
    13c6:	79 f5       	brne	.+94     	; 0x1426 <free+0x92>
    13c8:	f0 93 87 03 	sts	0x0387, r31
    13cc:	e0 93 86 03 	sts	0x0386, r30
    13d0:	6d c0       	rjmp	.+218    	; 0x14ac <free+0x118>
    13d2:	de 01       	movw	r26, r28
    13d4:	20 e0       	ldi	r18, 0x00	; 0
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	ae 17       	cp	r26, r30
    13da:	bf 07       	cpc	r27, r31
    13dc:	50 f4       	brcc	.+20     	; 0x13f2 <free+0x5e>
    13de:	12 96       	adiw	r26, 0x02	; 2
    13e0:	4d 91       	ld	r20, X+
    13e2:	5c 91       	ld	r21, X
    13e4:	13 97       	sbiw	r26, 0x03	; 3
    13e6:	9d 01       	movw	r18, r26
    13e8:	41 15       	cp	r20, r1
    13ea:	51 05       	cpc	r21, r1
    13ec:	09 f1       	breq	.+66     	; 0x1430 <free+0x9c>
    13ee:	da 01       	movw	r26, r20
    13f0:	f3 cf       	rjmp	.-26     	; 0x13d8 <free+0x44>
    13f2:	b3 83       	std	Z+3, r27	; 0x03
    13f4:	a2 83       	std	Z+2, r26	; 0x02
    13f6:	40 81       	ld	r20, Z
    13f8:	51 81       	ldd	r21, Z+1	; 0x01
    13fa:	84 0f       	add	r24, r20
    13fc:	95 1f       	adc	r25, r21
    13fe:	8a 17       	cp	r24, r26
    1400:	9b 07       	cpc	r25, r27
    1402:	71 f4       	brne	.+28     	; 0x1420 <free+0x8c>
    1404:	8d 91       	ld	r24, X+
    1406:	9c 91       	ld	r25, X
    1408:	11 97       	sbiw	r26, 0x01	; 1
    140a:	84 0f       	add	r24, r20
    140c:	95 1f       	adc	r25, r21
    140e:	02 96       	adiw	r24, 0x02	; 2
    1410:	91 83       	std	Z+1, r25	; 0x01
    1412:	80 83       	st	Z, r24
    1414:	12 96       	adiw	r26, 0x02	; 2
    1416:	8d 91       	ld	r24, X+
    1418:	9c 91       	ld	r25, X
    141a:	13 97       	sbiw	r26, 0x03	; 3
    141c:	93 83       	std	Z+3, r25	; 0x03
    141e:	82 83       	std	Z+2, r24	; 0x02
    1420:	21 15       	cp	r18, r1
    1422:	31 05       	cpc	r19, r1
    1424:	29 f4       	brne	.+10     	; 0x1430 <free+0x9c>
    1426:	f0 93 89 03 	sts	0x0389, r31
    142a:	e0 93 88 03 	sts	0x0388, r30
    142e:	3e c0       	rjmp	.+124    	; 0x14ac <free+0x118>
    1430:	d9 01       	movw	r26, r18
    1432:	13 96       	adiw	r26, 0x03	; 3
    1434:	fc 93       	st	X, r31
    1436:	ee 93       	st	-X, r30
    1438:	12 97       	sbiw	r26, 0x02	; 2
    143a:	4d 91       	ld	r20, X+
    143c:	5d 91       	ld	r21, X+
    143e:	a4 0f       	add	r26, r20
    1440:	b5 1f       	adc	r27, r21
    1442:	ea 17       	cp	r30, r26
    1444:	fb 07       	cpc	r31, r27
    1446:	79 f4       	brne	.+30     	; 0x1466 <free+0xd2>
    1448:	80 81       	ld	r24, Z
    144a:	91 81       	ldd	r25, Z+1	; 0x01
    144c:	84 0f       	add	r24, r20
    144e:	95 1f       	adc	r25, r21
    1450:	02 96       	adiw	r24, 0x02	; 2
    1452:	d9 01       	movw	r26, r18
    1454:	11 96       	adiw	r26, 0x01	; 1
    1456:	9c 93       	st	X, r25
    1458:	8e 93       	st	-X, r24
    145a:	82 81       	ldd	r24, Z+2	; 0x02
    145c:	93 81       	ldd	r25, Z+3	; 0x03
    145e:	13 96       	adiw	r26, 0x03	; 3
    1460:	9c 93       	st	X, r25
    1462:	8e 93       	st	-X, r24
    1464:	12 97       	sbiw	r26, 0x02	; 2
    1466:	e0 e0       	ldi	r30, 0x00	; 0
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	8a 81       	ldd	r24, Y+2	; 0x02
    146c:	9b 81       	ldd	r25, Y+3	; 0x03
    146e:	00 97       	sbiw	r24, 0x00	; 0
    1470:	19 f0       	breq	.+6      	; 0x1478 <free+0xe4>
    1472:	fe 01       	movw	r30, r28
    1474:	ec 01       	movw	r28, r24
    1476:	f9 cf       	rjmp	.-14     	; 0x146a <free+0xd6>
    1478:	ce 01       	movw	r24, r28
    147a:	02 96       	adiw	r24, 0x02	; 2
    147c:	28 81       	ld	r18, Y
    147e:	39 81       	ldd	r19, Y+1	; 0x01
    1480:	82 0f       	add	r24, r18
    1482:	93 1f       	adc	r25, r19
    1484:	20 91 86 03 	lds	r18, 0x0386
    1488:	30 91 87 03 	lds	r19, 0x0387
    148c:	28 17       	cp	r18, r24
    148e:	39 07       	cpc	r19, r25
    1490:	69 f4       	brne	.+26     	; 0x14ac <free+0x118>
    1492:	30 97       	sbiw	r30, 0x00	; 0
    1494:	29 f4       	brne	.+10     	; 0x14a0 <free+0x10c>
    1496:	10 92 89 03 	sts	0x0389, r1
    149a:	10 92 88 03 	sts	0x0388, r1
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <free+0x110>
    14a0:	13 82       	std	Z+3, r1	; 0x03
    14a2:	12 82       	std	Z+2, r1	; 0x02
    14a4:	d0 93 87 03 	sts	0x0387, r29
    14a8:	c0 93 86 03 	sts	0x0386, r28
    14ac:	df 91       	pop	r29
    14ae:	cf 91       	pop	r28
    14b0:	08 95       	ret

000014b2 <fdevopen>:
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	ec 01       	movw	r28, r24
    14bc:	8b 01       	movw	r16, r22
    14be:	00 97       	sbiw	r24, 0x00	; 0
    14c0:	31 f4       	brne	.+12     	; 0x14ce <fdevopen+0x1c>
    14c2:	61 15       	cp	r22, r1
    14c4:	71 05       	cpc	r23, r1
    14c6:	19 f4       	brne	.+6      	; 0x14ce <fdevopen+0x1c>
    14c8:	80 e0       	ldi	r24, 0x00	; 0
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	37 c0       	rjmp	.+110    	; 0x153c <fdevopen+0x8a>
    14ce:	6e e0       	ldi	r22, 0x0E	; 14
    14d0:	70 e0       	ldi	r23, 0x00	; 0
    14d2:	81 e0       	ldi	r24, 0x01	; 1
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	63 d2       	rcall	.+1222   	; 0x199e <calloc>
    14d8:	fc 01       	movw	r30, r24
    14da:	00 97       	sbiw	r24, 0x00	; 0
    14dc:	a9 f3       	breq	.-22     	; 0x14c8 <fdevopen+0x16>
    14de:	80 e8       	ldi	r24, 0x80	; 128
    14e0:	83 83       	std	Z+3, r24	; 0x03
    14e2:	01 15       	cp	r16, r1
    14e4:	11 05       	cpc	r17, r1
    14e6:	71 f0       	breq	.+28     	; 0x1504 <fdevopen+0x52>
    14e8:	13 87       	std	Z+11, r17	; 0x0b
    14ea:	02 87       	std	Z+10, r16	; 0x0a
    14ec:	81 e8       	ldi	r24, 0x81	; 129
    14ee:	83 83       	std	Z+3, r24	; 0x03
    14f0:	80 91 8a 03 	lds	r24, 0x038A
    14f4:	90 91 8b 03 	lds	r25, 0x038B
    14f8:	89 2b       	or	r24, r25
    14fa:	21 f4       	brne	.+8      	; 0x1504 <fdevopen+0x52>
    14fc:	f0 93 8b 03 	sts	0x038B, r31
    1500:	e0 93 8a 03 	sts	0x038A, r30
    1504:	20 97       	sbiw	r28, 0x00	; 0
    1506:	c9 f0       	breq	.+50     	; 0x153a <fdevopen+0x88>
    1508:	d1 87       	std	Z+9, r29	; 0x09
    150a:	c0 87       	std	Z+8, r28	; 0x08
    150c:	83 81       	ldd	r24, Z+3	; 0x03
    150e:	82 60       	ori	r24, 0x02	; 2
    1510:	83 83       	std	Z+3, r24	; 0x03
    1512:	80 91 8c 03 	lds	r24, 0x038C
    1516:	90 91 8d 03 	lds	r25, 0x038D
    151a:	89 2b       	or	r24, r25
    151c:	71 f4       	brne	.+28     	; 0x153a <fdevopen+0x88>
    151e:	f0 93 8d 03 	sts	0x038D, r31
    1522:	e0 93 8c 03 	sts	0x038C, r30
    1526:	80 91 8e 03 	lds	r24, 0x038E
    152a:	90 91 8f 03 	lds	r25, 0x038F
    152e:	89 2b       	or	r24, r25
    1530:	21 f4       	brne	.+8      	; 0x153a <fdevopen+0x88>
    1532:	f0 93 8f 03 	sts	0x038F, r31
    1536:	e0 93 8e 03 	sts	0x038E, r30
    153a:	cf 01       	movw	r24, r30
    153c:	df 91       	pop	r29
    153e:	cf 91       	pop	r28
    1540:	1f 91       	pop	r17
    1542:	0f 91       	pop	r16
    1544:	08 95       	ret

00001546 <printf>:
    1546:	cf 93       	push	r28
    1548:	df 93       	push	r29
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
    154e:	fe 01       	movw	r30, r28
    1550:	36 96       	adiw	r30, 0x06	; 6
    1552:	61 91       	ld	r22, Z+
    1554:	71 91       	ld	r23, Z+
    1556:	af 01       	movw	r20, r30
    1558:	80 91 8c 03 	lds	r24, 0x038C
    155c:	90 91 8d 03 	lds	r25, 0x038D
    1560:	30 d0       	rcall	.+96     	; 0x15c2 <vfprintf>
    1562:	df 91       	pop	r29
    1564:	cf 91       	pop	r28
    1566:	08 95       	ret

00001568 <puts>:
    1568:	0f 93       	push	r16
    156a:	1f 93       	push	r17
    156c:	cf 93       	push	r28
    156e:	df 93       	push	r29
    1570:	e0 91 8c 03 	lds	r30, 0x038C
    1574:	f0 91 8d 03 	lds	r31, 0x038D
    1578:	23 81       	ldd	r18, Z+3	; 0x03
    157a:	21 ff       	sbrs	r18, 1
    157c:	1b c0       	rjmp	.+54     	; 0x15b4 <puts+0x4c>
    157e:	ec 01       	movw	r28, r24
    1580:	00 e0       	ldi	r16, 0x00	; 0
    1582:	10 e0       	ldi	r17, 0x00	; 0
    1584:	89 91       	ld	r24, Y+
    1586:	60 91 8c 03 	lds	r22, 0x038C
    158a:	70 91 8d 03 	lds	r23, 0x038D
    158e:	db 01       	movw	r26, r22
    1590:	18 96       	adiw	r26, 0x08	; 8
    1592:	ed 91       	ld	r30, X+
    1594:	fc 91       	ld	r31, X
    1596:	19 97       	sbiw	r26, 0x09	; 9
    1598:	88 23       	and	r24, r24
    159a:	31 f0       	breq	.+12     	; 0x15a8 <puts+0x40>
    159c:	19 95       	eicall
    159e:	89 2b       	or	r24, r25
    15a0:	89 f3       	breq	.-30     	; 0x1584 <puts+0x1c>
    15a2:	0f ef       	ldi	r16, 0xFF	; 255
    15a4:	1f ef       	ldi	r17, 0xFF	; 255
    15a6:	ee cf       	rjmp	.-36     	; 0x1584 <puts+0x1c>
    15a8:	8a e0       	ldi	r24, 0x0A	; 10
    15aa:	19 95       	eicall
    15ac:	89 2b       	or	r24, r25
    15ae:	11 f4       	brne	.+4      	; 0x15b4 <puts+0x4c>
    15b0:	c8 01       	movw	r24, r16
    15b2:	02 c0       	rjmp	.+4      	; 0x15b8 <puts+0x50>
    15b4:	8f ef       	ldi	r24, 0xFF	; 255
    15b6:	9f ef       	ldi	r25, 0xFF	; 255
    15b8:	df 91       	pop	r29
    15ba:	cf 91       	pop	r28
    15bc:	1f 91       	pop	r17
    15be:	0f 91       	pop	r16
    15c0:	08 95       	ret

000015c2 <vfprintf>:
    15c2:	2f 92       	push	r2
    15c4:	3f 92       	push	r3
    15c6:	4f 92       	push	r4
    15c8:	5f 92       	push	r5
    15ca:	6f 92       	push	r6
    15cc:	7f 92       	push	r7
    15ce:	8f 92       	push	r8
    15d0:	9f 92       	push	r9
    15d2:	af 92       	push	r10
    15d4:	bf 92       	push	r11
    15d6:	cf 92       	push	r12
    15d8:	df 92       	push	r13
    15da:	ef 92       	push	r14
    15dc:	ff 92       	push	r15
    15de:	0f 93       	push	r16
    15e0:	1f 93       	push	r17
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	cd b7       	in	r28, 0x3d	; 61
    15e8:	de b7       	in	r29, 0x3e	; 62
    15ea:	2c 97       	sbiw	r28, 0x0c	; 12
    15ec:	0f b6       	in	r0, 0x3f	; 63
    15ee:	f8 94       	cli
    15f0:	de bf       	out	0x3e, r29	; 62
    15f2:	0f be       	out	0x3f, r0	; 63
    15f4:	cd bf       	out	0x3d, r28	; 61
    15f6:	7c 01       	movw	r14, r24
    15f8:	6b 01       	movw	r12, r22
    15fa:	8a 01       	movw	r16, r20
    15fc:	fc 01       	movw	r30, r24
    15fe:	17 82       	std	Z+7, r1	; 0x07
    1600:	16 82       	std	Z+6, r1	; 0x06
    1602:	83 81       	ldd	r24, Z+3	; 0x03
    1604:	81 ff       	sbrs	r24, 1
    1606:	b0 c1       	rjmp	.+864    	; 0x1968 <vfprintf+0x3a6>
    1608:	ce 01       	movw	r24, r28
    160a:	01 96       	adiw	r24, 0x01	; 1
    160c:	4c 01       	movw	r8, r24
    160e:	f7 01       	movw	r30, r14
    1610:	93 81       	ldd	r25, Z+3	; 0x03
    1612:	f6 01       	movw	r30, r12
    1614:	93 fd       	sbrc	r25, 3
    1616:	85 91       	lpm	r24, Z+
    1618:	93 ff       	sbrs	r25, 3
    161a:	81 91       	ld	r24, Z+
    161c:	6f 01       	movw	r12, r30
    161e:	88 23       	and	r24, r24
    1620:	09 f4       	brne	.+2      	; 0x1624 <vfprintf+0x62>
    1622:	9e c1       	rjmp	.+828    	; 0x1960 <vfprintf+0x39e>
    1624:	85 32       	cpi	r24, 0x25	; 37
    1626:	39 f4       	brne	.+14     	; 0x1636 <vfprintf+0x74>
    1628:	93 fd       	sbrc	r25, 3
    162a:	85 91       	lpm	r24, Z+
    162c:	93 ff       	sbrs	r25, 3
    162e:	81 91       	ld	r24, Z+
    1630:	6f 01       	movw	r12, r30
    1632:	85 32       	cpi	r24, 0x25	; 37
    1634:	21 f4       	brne	.+8      	; 0x163e <vfprintf+0x7c>
    1636:	b7 01       	movw	r22, r14
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	e8 d1       	rcall	.+976    	; 0x1a0c <fputc>
    163c:	e8 cf       	rjmp	.-48     	; 0x160e <vfprintf+0x4c>
    163e:	51 2c       	mov	r5, r1
    1640:	31 2c       	mov	r3, r1
    1642:	20 e0       	ldi	r18, 0x00	; 0
    1644:	20 32       	cpi	r18, 0x20	; 32
    1646:	a0 f4       	brcc	.+40     	; 0x1670 <vfprintf+0xae>
    1648:	8b 32       	cpi	r24, 0x2B	; 43
    164a:	69 f0       	breq	.+26     	; 0x1666 <vfprintf+0xa4>
    164c:	30 f4       	brcc	.+12     	; 0x165a <vfprintf+0x98>
    164e:	80 32       	cpi	r24, 0x20	; 32
    1650:	59 f0       	breq	.+22     	; 0x1668 <vfprintf+0xa6>
    1652:	83 32       	cpi	r24, 0x23	; 35
    1654:	69 f4       	brne	.+26     	; 0x1670 <vfprintf+0xae>
    1656:	20 61       	ori	r18, 0x10	; 16
    1658:	2c c0       	rjmp	.+88     	; 0x16b2 <vfprintf+0xf0>
    165a:	8d 32       	cpi	r24, 0x2D	; 45
    165c:	39 f0       	breq	.+14     	; 0x166c <vfprintf+0xaa>
    165e:	80 33       	cpi	r24, 0x30	; 48
    1660:	39 f4       	brne	.+14     	; 0x1670 <vfprintf+0xae>
    1662:	21 60       	ori	r18, 0x01	; 1
    1664:	26 c0       	rjmp	.+76     	; 0x16b2 <vfprintf+0xf0>
    1666:	22 60       	ori	r18, 0x02	; 2
    1668:	24 60       	ori	r18, 0x04	; 4
    166a:	23 c0       	rjmp	.+70     	; 0x16b2 <vfprintf+0xf0>
    166c:	28 60       	ori	r18, 0x08	; 8
    166e:	21 c0       	rjmp	.+66     	; 0x16b2 <vfprintf+0xf0>
    1670:	27 fd       	sbrc	r18, 7
    1672:	27 c0       	rjmp	.+78     	; 0x16c2 <vfprintf+0x100>
    1674:	30 ed       	ldi	r19, 0xD0	; 208
    1676:	38 0f       	add	r19, r24
    1678:	3a 30       	cpi	r19, 0x0A	; 10
    167a:	78 f4       	brcc	.+30     	; 0x169a <vfprintf+0xd8>
    167c:	26 ff       	sbrs	r18, 6
    167e:	06 c0       	rjmp	.+12     	; 0x168c <vfprintf+0xca>
    1680:	fa e0       	ldi	r31, 0x0A	; 10
    1682:	5f 9e       	mul	r5, r31
    1684:	30 0d       	add	r19, r0
    1686:	11 24       	eor	r1, r1
    1688:	53 2e       	mov	r5, r19
    168a:	13 c0       	rjmp	.+38     	; 0x16b2 <vfprintf+0xf0>
    168c:	8a e0       	ldi	r24, 0x0A	; 10
    168e:	38 9e       	mul	r3, r24
    1690:	30 0d       	add	r19, r0
    1692:	11 24       	eor	r1, r1
    1694:	33 2e       	mov	r3, r19
    1696:	20 62       	ori	r18, 0x20	; 32
    1698:	0c c0       	rjmp	.+24     	; 0x16b2 <vfprintf+0xf0>
    169a:	8e 32       	cpi	r24, 0x2E	; 46
    169c:	21 f4       	brne	.+8      	; 0x16a6 <vfprintf+0xe4>
    169e:	26 fd       	sbrc	r18, 6
    16a0:	5f c1       	rjmp	.+702    	; 0x1960 <vfprintf+0x39e>
    16a2:	20 64       	ori	r18, 0x40	; 64
    16a4:	06 c0       	rjmp	.+12     	; 0x16b2 <vfprintf+0xf0>
    16a6:	8c 36       	cpi	r24, 0x6C	; 108
    16a8:	11 f4       	brne	.+4      	; 0x16ae <vfprintf+0xec>
    16aa:	20 68       	ori	r18, 0x80	; 128
    16ac:	02 c0       	rjmp	.+4      	; 0x16b2 <vfprintf+0xf0>
    16ae:	88 36       	cpi	r24, 0x68	; 104
    16b0:	41 f4       	brne	.+16     	; 0x16c2 <vfprintf+0x100>
    16b2:	f6 01       	movw	r30, r12
    16b4:	93 fd       	sbrc	r25, 3
    16b6:	85 91       	lpm	r24, Z+
    16b8:	93 ff       	sbrs	r25, 3
    16ba:	81 91       	ld	r24, Z+
    16bc:	6f 01       	movw	r12, r30
    16be:	81 11       	cpse	r24, r1
    16c0:	c1 cf       	rjmp	.-126    	; 0x1644 <vfprintf+0x82>
    16c2:	98 2f       	mov	r25, r24
    16c4:	9f 7d       	andi	r25, 0xDF	; 223
    16c6:	95 54       	subi	r25, 0x45	; 69
    16c8:	93 30       	cpi	r25, 0x03	; 3
    16ca:	28 f4       	brcc	.+10     	; 0x16d6 <vfprintf+0x114>
    16cc:	0c 5f       	subi	r16, 0xFC	; 252
    16ce:	1f 4f       	sbci	r17, 0xFF	; 255
    16d0:	ff e3       	ldi	r31, 0x3F	; 63
    16d2:	f9 83       	std	Y+1, r31	; 0x01
    16d4:	0d c0       	rjmp	.+26     	; 0x16f0 <vfprintf+0x12e>
    16d6:	83 36       	cpi	r24, 0x63	; 99
    16d8:	31 f0       	breq	.+12     	; 0x16e6 <vfprintf+0x124>
    16da:	83 37       	cpi	r24, 0x73	; 115
    16dc:	71 f0       	breq	.+28     	; 0x16fa <vfprintf+0x138>
    16de:	83 35       	cpi	r24, 0x53	; 83
    16e0:	09 f0       	breq	.+2      	; 0x16e4 <vfprintf+0x122>
    16e2:	57 c0       	rjmp	.+174    	; 0x1792 <vfprintf+0x1d0>
    16e4:	21 c0       	rjmp	.+66     	; 0x1728 <vfprintf+0x166>
    16e6:	f8 01       	movw	r30, r16
    16e8:	80 81       	ld	r24, Z
    16ea:	89 83       	std	Y+1, r24	; 0x01
    16ec:	0e 5f       	subi	r16, 0xFE	; 254
    16ee:	1f 4f       	sbci	r17, 0xFF	; 255
    16f0:	44 24       	eor	r4, r4
    16f2:	43 94       	inc	r4
    16f4:	51 2c       	mov	r5, r1
    16f6:	54 01       	movw	r10, r8
    16f8:	14 c0       	rjmp	.+40     	; 0x1722 <vfprintf+0x160>
    16fa:	38 01       	movw	r6, r16
    16fc:	f2 e0       	ldi	r31, 0x02	; 2
    16fe:	6f 0e       	add	r6, r31
    1700:	71 1c       	adc	r7, r1
    1702:	f8 01       	movw	r30, r16
    1704:	a0 80       	ld	r10, Z
    1706:	b1 80       	ldd	r11, Z+1	; 0x01
    1708:	26 ff       	sbrs	r18, 6
    170a:	03 c0       	rjmp	.+6      	; 0x1712 <vfprintf+0x150>
    170c:	65 2d       	mov	r22, r5
    170e:	70 e0       	ldi	r23, 0x00	; 0
    1710:	02 c0       	rjmp	.+4      	; 0x1716 <vfprintf+0x154>
    1712:	6f ef       	ldi	r22, 0xFF	; 255
    1714:	7f ef       	ldi	r23, 0xFF	; 255
    1716:	c5 01       	movw	r24, r10
    1718:	2c 87       	std	Y+12, r18	; 0x0c
    171a:	6d d1       	rcall	.+730    	; 0x19f6 <strnlen>
    171c:	2c 01       	movw	r4, r24
    171e:	83 01       	movw	r16, r6
    1720:	2c 85       	ldd	r18, Y+12	; 0x0c
    1722:	2f 77       	andi	r18, 0x7F	; 127
    1724:	22 2e       	mov	r2, r18
    1726:	16 c0       	rjmp	.+44     	; 0x1754 <vfprintf+0x192>
    1728:	38 01       	movw	r6, r16
    172a:	f2 e0       	ldi	r31, 0x02	; 2
    172c:	6f 0e       	add	r6, r31
    172e:	71 1c       	adc	r7, r1
    1730:	f8 01       	movw	r30, r16
    1732:	a0 80       	ld	r10, Z
    1734:	b1 80       	ldd	r11, Z+1	; 0x01
    1736:	26 ff       	sbrs	r18, 6
    1738:	03 c0       	rjmp	.+6      	; 0x1740 <vfprintf+0x17e>
    173a:	65 2d       	mov	r22, r5
    173c:	70 e0       	ldi	r23, 0x00	; 0
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <vfprintf+0x182>
    1740:	6f ef       	ldi	r22, 0xFF	; 255
    1742:	7f ef       	ldi	r23, 0xFF	; 255
    1744:	c5 01       	movw	r24, r10
    1746:	2c 87       	std	Y+12, r18	; 0x0c
    1748:	44 d1       	rcall	.+648    	; 0x19d2 <strnlen_P>
    174a:	2c 01       	movw	r4, r24
    174c:	2c 85       	ldd	r18, Y+12	; 0x0c
    174e:	20 68       	ori	r18, 0x80	; 128
    1750:	22 2e       	mov	r2, r18
    1752:	83 01       	movw	r16, r6
    1754:	23 fc       	sbrc	r2, 3
    1756:	19 c0       	rjmp	.+50     	; 0x178a <vfprintf+0x1c8>
    1758:	83 2d       	mov	r24, r3
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	48 16       	cp	r4, r24
    175e:	59 06       	cpc	r5, r25
    1760:	a0 f4       	brcc	.+40     	; 0x178a <vfprintf+0x1c8>
    1762:	b7 01       	movw	r22, r14
    1764:	80 e2       	ldi	r24, 0x20	; 32
    1766:	90 e0       	ldi	r25, 0x00	; 0
    1768:	51 d1       	rcall	.+674    	; 0x1a0c <fputc>
    176a:	3a 94       	dec	r3
    176c:	f5 cf       	rjmp	.-22     	; 0x1758 <vfprintf+0x196>
    176e:	f5 01       	movw	r30, r10
    1770:	27 fc       	sbrc	r2, 7
    1772:	85 91       	lpm	r24, Z+
    1774:	27 fe       	sbrs	r2, 7
    1776:	81 91       	ld	r24, Z+
    1778:	5f 01       	movw	r10, r30
    177a:	b7 01       	movw	r22, r14
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	46 d1       	rcall	.+652    	; 0x1a0c <fputc>
    1780:	31 10       	cpse	r3, r1
    1782:	3a 94       	dec	r3
    1784:	f1 e0       	ldi	r31, 0x01	; 1
    1786:	4f 1a       	sub	r4, r31
    1788:	51 08       	sbc	r5, r1
    178a:	41 14       	cp	r4, r1
    178c:	51 04       	cpc	r5, r1
    178e:	79 f7       	brne	.-34     	; 0x176e <vfprintf+0x1ac>
    1790:	de c0       	rjmp	.+444    	; 0x194e <vfprintf+0x38c>
    1792:	84 36       	cpi	r24, 0x64	; 100
    1794:	11 f0       	breq	.+4      	; 0x179a <vfprintf+0x1d8>
    1796:	89 36       	cpi	r24, 0x69	; 105
    1798:	31 f5       	brne	.+76     	; 0x17e6 <vfprintf+0x224>
    179a:	f8 01       	movw	r30, r16
    179c:	27 ff       	sbrs	r18, 7
    179e:	07 c0       	rjmp	.+14     	; 0x17ae <vfprintf+0x1ec>
    17a0:	60 81       	ld	r22, Z
    17a2:	71 81       	ldd	r23, Z+1	; 0x01
    17a4:	82 81       	ldd	r24, Z+2	; 0x02
    17a6:	93 81       	ldd	r25, Z+3	; 0x03
    17a8:	0c 5f       	subi	r16, 0xFC	; 252
    17aa:	1f 4f       	sbci	r17, 0xFF	; 255
    17ac:	08 c0       	rjmp	.+16     	; 0x17be <vfprintf+0x1fc>
    17ae:	60 81       	ld	r22, Z
    17b0:	71 81       	ldd	r23, Z+1	; 0x01
    17b2:	88 27       	eor	r24, r24
    17b4:	77 fd       	sbrc	r23, 7
    17b6:	80 95       	com	r24
    17b8:	98 2f       	mov	r25, r24
    17ba:	0e 5f       	subi	r16, 0xFE	; 254
    17bc:	1f 4f       	sbci	r17, 0xFF	; 255
    17be:	2f 76       	andi	r18, 0x6F	; 111
    17c0:	b2 2e       	mov	r11, r18
    17c2:	97 ff       	sbrs	r25, 7
    17c4:	09 c0       	rjmp	.+18     	; 0x17d8 <vfprintf+0x216>
    17c6:	90 95       	com	r25
    17c8:	80 95       	com	r24
    17ca:	70 95       	com	r23
    17cc:	61 95       	neg	r22
    17ce:	7f 4f       	sbci	r23, 0xFF	; 255
    17d0:	8f 4f       	sbci	r24, 0xFF	; 255
    17d2:	9f 4f       	sbci	r25, 0xFF	; 255
    17d4:	20 68       	ori	r18, 0x80	; 128
    17d6:	b2 2e       	mov	r11, r18
    17d8:	2a e0       	ldi	r18, 0x0A	; 10
    17da:	30 e0       	ldi	r19, 0x00	; 0
    17dc:	a4 01       	movw	r20, r8
    17de:	48 d1       	rcall	.+656    	; 0x1a70 <__ultoa_invert>
    17e0:	a8 2e       	mov	r10, r24
    17e2:	a8 18       	sub	r10, r8
    17e4:	43 c0       	rjmp	.+134    	; 0x186c <vfprintf+0x2aa>
    17e6:	85 37       	cpi	r24, 0x75	; 117
    17e8:	29 f4       	brne	.+10     	; 0x17f4 <vfprintf+0x232>
    17ea:	2f 7e       	andi	r18, 0xEF	; 239
    17ec:	b2 2e       	mov	r11, r18
    17ee:	2a e0       	ldi	r18, 0x0A	; 10
    17f0:	30 e0       	ldi	r19, 0x00	; 0
    17f2:	25 c0       	rjmp	.+74     	; 0x183e <vfprintf+0x27c>
    17f4:	f2 2f       	mov	r31, r18
    17f6:	f9 7f       	andi	r31, 0xF9	; 249
    17f8:	bf 2e       	mov	r11, r31
    17fa:	8f 36       	cpi	r24, 0x6F	; 111
    17fc:	c1 f0       	breq	.+48     	; 0x182e <vfprintf+0x26c>
    17fe:	18 f4       	brcc	.+6      	; 0x1806 <vfprintf+0x244>
    1800:	88 35       	cpi	r24, 0x58	; 88
    1802:	79 f0       	breq	.+30     	; 0x1822 <vfprintf+0x260>
    1804:	ad c0       	rjmp	.+346    	; 0x1960 <vfprintf+0x39e>
    1806:	80 37       	cpi	r24, 0x70	; 112
    1808:	19 f0       	breq	.+6      	; 0x1810 <vfprintf+0x24e>
    180a:	88 37       	cpi	r24, 0x78	; 120
    180c:	21 f0       	breq	.+8      	; 0x1816 <vfprintf+0x254>
    180e:	a8 c0       	rjmp	.+336    	; 0x1960 <vfprintf+0x39e>
    1810:	2f 2f       	mov	r18, r31
    1812:	20 61       	ori	r18, 0x10	; 16
    1814:	b2 2e       	mov	r11, r18
    1816:	b4 fe       	sbrs	r11, 4
    1818:	0d c0       	rjmp	.+26     	; 0x1834 <vfprintf+0x272>
    181a:	8b 2d       	mov	r24, r11
    181c:	84 60       	ori	r24, 0x04	; 4
    181e:	b8 2e       	mov	r11, r24
    1820:	09 c0       	rjmp	.+18     	; 0x1834 <vfprintf+0x272>
    1822:	24 ff       	sbrs	r18, 4
    1824:	0a c0       	rjmp	.+20     	; 0x183a <vfprintf+0x278>
    1826:	9f 2f       	mov	r25, r31
    1828:	96 60       	ori	r25, 0x06	; 6
    182a:	b9 2e       	mov	r11, r25
    182c:	06 c0       	rjmp	.+12     	; 0x183a <vfprintf+0x278>
    182e:	28 e0       	ldi	r18, 0x08	; 8
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	05 c0       	rjmp	.+10     	; 0x183e <vfprintf+0x27c>
    1834:	20 e1       	ldi	r18, 0x10	; 16
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	02 c0       	rjmp	.+4      	; 0x183e <vfprintf+0x27c>
    183a:	20 e1       	ldi	r18, 0x10	; 16
    183c:	32 e0       	ldi	r19, 0x02	; 2
    183e:	f8 01       	movw	r30, r16
    1840:	b7 fe       	sbrs	r11, 7
    1842:	07 c0       	rjmp	.+14     	; 0x1852 <vfprintf+0x290>
    1844:	60 81       	ld	r22, Z
    1846:	71 81       	ldd	r23, Z+1	; 0x01
    1848:	82 81       	ldd	r24, Z+2	; 0x02
    184a:	93 81       	ldd	r25, Z+3	; 0x03
    184c:	0c 5f       	subi	r16, 0xFC	; 252
    184e:	1f 4f       	sbci	r17, 0xFF	; 255
    1850:	06 c0       	rjmp	.+12     	; 0x185e <vfprintf+0x29c>
    1852:	60 81       	ld	r22, Z
    1854:	71 81       	ldd	r23, Z+1	; 0x01
    1856:	80 e0       	ldi	r24, 0x00	; 0
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	0e 5f       	subi	r16, 0xFE	; 254
    185c:	1f 4f       	sbci	r17, 0xFF	; 255
    185e:	a4 01       	movw	r20, r8
    1860:	07 d1       	rcall	.+526    	; 0x1a70 <__ultoa_invert>
    1862:	a8 2e       	mov	r10, r24
    1864:	a8 18       	sub	r10, r8
    1866:	fb 2d       	mov	r31, r11
    1868:	ff 77       	andi	r31, 0x7F	; 127
    186a:	bf 2e       	mov	r11, r31
    186c:	b6 fe       	sbrs	r11, 6
    186e:	0b c0       	rjmp	.+22     	; 0x1886 <vfprintf+0x2c4>
    1870:	2b 2d       	mov	r18, r11
    1872:	2e 7f       	andi	r18, 0xFE	; 254
    1874:	a5 14       	cp	r10, r5
    1876:	50 f4       	brcc	.+20     	; 0x188c <vfprintf+0x2ca>
    1878:	b4 fe       	sbrs	r11, 4
    187a:	0a c0       	rjmp	.+20     	; 0x1890 <vfprintf+0x2ce>
    187c:	b2 fc       	sbrc	r11, 2
    187e:	08 c0       	rjmp	.+16     	; 0x1890 <vfprintf+0x2ce>
    1880:	2b 2d       	mov	r18, r11
    1882:	2e 7e       	andi	r18, 0xEE	; 238
    1884:	05 c0       	rjmp	.+10     	; 0x1890 <vfprintf+0x2ce>
    1886:	7a 2c       	mov	r7, r10
    1888:	2b 2d       	mov	r18, r11
    188a:	03 c0       	rjmp	.+6      	; 0x1892 <vfprintf+0x2d0>
    188c:	7a 2c       	mov	r7, r10
    188e:	01 c0       	rjmp	.+2      	; 0x1892 <vfprintf+0x2d0>
    1890:	75 2c       	mov	r7, r5
    1892:	24 ff       	sbrs	r18, 4
    1894:	0d c0       	rjmp	.+26     	; 0x18b0 <vfprintf+0x2ee>
    1896:	fe 01       	movw	r30, r28
    1898:	ea 0d       	add	r30, r10
    189a:	f1 1d       	adc	r31, r1
    189c:	80 81       	ld	r24, Z
    189e:	80 33       	cpi	r24, 0x30	; 48
    18a0:	11 f4       	brne	.+4      	; 0x18a6 <vfprintf+0x2e4>
    18a2:	29 7e       	andi	r18, 0xE9	; 233
    18a4:	09 c0       	rjmp	.+18     	; 0x18b8 <vfprintf+0x2f6>
    18a6:	22 ff       	sbrs	r18, 2
    18a8:	06 c0       	rjmp	.+12     	; 0x18b6 <vfprintf+0x2f4>
    18aa:	73 94       	inc	r7
    18ac:	73 94       	inc	r7
    18ae:	04 c0       	rjmp	.+8      	; 0x18b8 <vfprintf+0x2f6>
    18b0:	82 2f       	mov	r24, r18
    18b2:	86 78       	andi	r24, 0x86	; 134
    18b4:	09 f0       	breq	.+2      	; 0x18b8 <vfprintf+0x2f6>
    18b6:	73 94       	inc	r7
    18b8:	23 fd       	sbrc	r18, 3
    18ba:	12 c0       	rjmp	.+36     	; 0x18e0 <vfprintf+0x31e>
    18bc:	20 ff       	sbrs	r18, 0
    18be:	06 c0       	rjmp	.+12     	; 0x18cc <vfprintf+0x30a>
    18c0:	5a 2c       	mov	r5, r10
    18c2:	73 14       	cp	r7, r3
    18c4:	18 f4       	brcc	.+6      	; 0x18cc <vfprintf+0x30a>
    18c6:	53 0c       	add	r5, r3
    18c8:	57 18       	sub	r5, r7
    18ca:	73 2c       	mov	r7, r3
    18cc:	73 14       	cp	r7, r3
    18ce:	60 f4       	brcc	.+24     	; 0x18e8 <vfprintf+0x326>
    18d0:	b7 01       	movw	r22, r14
    18d2:	80 e2       	ldi	r24, 0x20	; 32
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	2c 87       	std	Y+12, r18	; 0x0c
    18d8:	99 d0       	rcall	.+306    	; 0x1a0c <fputc>
    18da:	73 94       	inc	r7
    18dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    18de:	f6 cf       	rjmp	.-20     	; 0x18cc <vfprintf+0x30a>
    18e0:	73 14       	cp	r7, r3
    18e2:	10 f4       	brcc	.+4      	; 0x18e8 <vfprintf+0x326>
    18e4:	37 18       	sub	r3, r7
    18e6:	01 c0       	rjmp	.+2      	; 0x18ea <vfprintf+0x328>
    18e8:	31 2c       	mov	r3, r1
    18ea:	24 ff       	sbrs	r18, 4
    18ec:	11 c0       	rjmp	.+34     	; 0x1910 <vfprintf+0x34e>
    18ee:	b7 01       	movw	r22, r14
    18f0:	80 e3       	ldi	r24, 0x30	; 48
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	2c 87       	std	Y+12, r18	; 0x0c
    18f6:	8a d0       	rcall	.+276    	; 0x1a0c <fputc>
    18f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    18fa:	22 ff       	sbrs	r18, 2
    18fc:	16 c0       	rjmp	.+44     	; 0x192a <vfprintf+0x368>
    18fe:	21 ff       	sbrs	r18, 1
    1900:	03 c0       	rjmp	.+6      	; 0x1908 <vfprintf+0x346>
    1902:	88 e5       	ldi	r24, 0x58	; 88
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	02 c0       	rjmp	.+4      	; 0x190c <vfprintf+0x34a>
    1908:	88 e7       	ldi	r24, 0x78	; 120
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	b7 01       	movw	r22, r14
    190e:	0c c0       	rjmp	.+24     	; 0x1928 <vfprintf+0x366>
    1910:	82 2f       	mov	r24, r18
    1912:	86 78       	andi	r24, 0x86	; 134
    1914:	51 f0       	breq	.+20     	; 0x192a <vfprintf+0x368>
    1916:	21 fd       	sbrc	r18, 1
    1918:	02 c0       	rjmp	.+4      	; 0x191e <vfprintf+0x35c>
    191a:	80 e2       	ldi	r24, 0x20	; 32
    191c:	01 c0       	rjmp	.+2      	; 0x1920 <vfprintf+0x35e>
    191e:	8b e2       	ldi	r24, 0x2B	; 43
    1920:	27 fd       	sbrc	r18, 7
    1922:	8d e2       	ldi	r24, 0x2D	; 45
    1924:	b7 01       	movw	r22, r14
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	71 d0       	rcall	.+226    	; 0x1a0c <fputc>
    192a:	a5 14       	cp	r10, r5
    192c:	30 f4       	brcc	.+12     	; 0x193a <vfprintf+0x378>
    192e:	b7 01       	movw	r22, r14
    1930:	80 e3       	ldi	r24, 0x30	; 48
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	6b d0       	rcall	.+214    	; 0x1a0c <fputc>
    1936:	5a 94       	dec	r5
    1938:	f8 cf       	rjmp	.-16     	; 0x192a <vfprintf+0x368>
    193a:	aa 94       	dec	r10
    193c:	f4 01       	movw	r30, r8
    193e:	ea 0d       	add	r30, r10
    1940:	f1 1d       	adc	r31, r1
    1942:	80 81       	ld	r24, Z
    1944:	b7 01       	movw	r22, r14
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	61 d0       	rcall	.+194    	; 0x1a0c <fputc>
    194a:	a1 10       	cpse	r10, r1
    194c:	f6 cf       	rjmp	.-20     	; 0x193a <vfprintf+0x378>
    194e:	33 20       	and	r3, r3
    1950:	09 f4       	brne	.+2      	; 0x1954 <vfprintf+0x392>
    1952:	5d ce       	rjmp	.-838    	; 0x160e <vfprintf+0x4c>
    1954:	b7 01       	movw	r22, r14
    1956:	80 e2       	ldi	r24, 0x20	; 32
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	58 d0       	rcall	.+176    	; 0x1a0c <fputc>
    195c:	3a 94       	dec	r3
    195e:	f7 cf       	rjmp	.-18     	; 0x194e <vfprintf+0x38c>
    1960:	f7 01       	movw	r30, r14
    1962:	86 81       	ldd	r24, Z+6	; 0x06
    1964:	97 81       	ldd	r25, Z+7	; 0x07
    1966:	02 c0       	rjmp	.+4      	; 0x196c <vfprintf+0x3aa>
    1968:	8f ef       	ldi	r24, 0xFF	; 255
    196a:	9f ef       	ldi	r25, 0xFF	; 255
    196c:	2c 96       	adiw	r28, 0x0c	; 12
    196e:	0f b6       	in	r0, 0x3f	; 63
    1970:	f8 94       	cli
    1972:	de bf       	out	0x3e, r29	; 62
    1974:	0f be       	out	0x3f, r0	; 63
    1976:	cd bf       	out	0x3d, r28	; 61
    1978:	df 91       	pop	r29
    197a:	cf 91       	pop	r28
    197c:	1f 91       	pop	r17
    197e:	0f 91       	pop	r16
    1980:	ff 90       	pop	r15
    1982:	ef 90       	pop	r14
    1984:	df 90       	pop	r13
    1986:	cf 90       	pop	r12
    1988:	bf 90       	pop	r11
    198a:	af 90       	pop	r10
    198c:	9f 90       	pop	r9
    198e:	8f 90       	pop	r8
    1990:	7f 90       	pop	r7
    1992:	6f 90       	pop	r6
    1994:	5f 90       	pop	r5
    1996:	4f 90       	pop	r4
    1998:	3f 90       	pop	r3
    199a:	2f 90       	pop	r2
    199c:	08 95       	ret

0000199e <calloc>:
    199e:	0f 93       	push	r16
    19a0:	1f 93       	push	r17
    19a2:	cf 93       	push	r28
    19a4:	df 93       	push	r29
    19a6:	86 9f       	mul	r24, r22
    19a8:	80 01       	movw	r16, r0
    19aa:	87 9f       	mul	r24, r23
    19ac:	10 0d       	add	r17, r0
    19ae:	96 9f       	mul	r25, r22
    19b0:	10 0d       	add	r17, r0
    19b2:	11 24       	eor	r1, r1
    19b4:	c8 01       	movw	r24, r16
    19b6:	56 dc       	rcall	.-1876   	; 0x1264 <malloc>
    19b8:	ec 01       	movw	r28, r24
    19ba:	00 97       	sbiw	r24, 0x00	; 0
    19bc:	21 f0       	breq	.+8      	; 0x19c6 <calloc+0x28>
    19be:	a8 01       	movw	r20, r16
    19c0:	60 e0       	ldi	r22, 0x00	; 0
    19c2:	70 e0       	ldi	r23, 0x00	; 0
    19c4:	11 d0       	rcall	.+34     	; 0x19e8 <memset>
    19c6:	ce 01       	movw	r24, r28
    19c8:	df 91       	pop	r29
    19ca:	cf 91       	pop	r28
    19cc:	1f 91       	pop	r17
    19ce:	0f 91       	pop	r16
    19d0:	08 95       	ret

000019d2 <strnlen_P>:
    19d2:	fc 01       	movw	r30, r24
    19d4:	05 90       	lpm	r0, Z+
    19d6:	61 50       	subi	r22, 0x01	; 1
    19d8:	70 40       	sbci	r23, 0x00	; 0
    19da:	01 10       	cpse	r0, r1
    19dc:	d8 f7       	brcc	.-10     	; 0x19d4 <strnlen_P+0x2>
    19de:	80 95       	com	r24
    19e0:	90 95       	com	r25
    19e2:	8e 0f       	add	r24, r30
    19e4:	9f 1f       	adc	r25, r31
    19e6:	08 95       	ret

000019e8 <memset>:
    19e8:	dc 01       	movw	r26, r24
    19ea:	01 c0       	rjmp	.+2      	; 0x19ee <memset+0x6>
    19ec:	6d 93       	st	X+, r22
    19ee:	41 50       	subi	r20, 0x01	; 1
    19f0:	50 40       	sbci	r21, 0x00	; 0
    19f2:	e0 f7       	brcc	.-8      	; 0x19ec <memset+0x4>
    19f4:	08 95       	ret

000019f6 <strnlen>:
    19f6:	fc 01       	movw	r30, r24
    19f8:	61 50       	subi	r22, 0x01	; 1
    19fa:	70 40       	sbci	r23, 0x00	; 0
    19fc:	01 90       	ld	r0, Z+
    19fe:	01 10       	cpse	r0, r1
    1a00:	d8 f7       	brcc	.-10     	; 0x19f8 <strnlen+0x2>
    1a02:	80 95       	com	r24
    1a04:	90 95       	com	r25
    1a06:	8e 0f       	add	r24, r30
    1a08:	9f 1f       	adc	r25, r31
    1a0a:	08 95       	ret

00001a0c <fputc>:
    1a0c:	0f 93       	push	r16
    1a0e:	1f 93       	push	r17
    1a10:	cf 93       	push	r28
    1a12:	df 93       	push	r29
    1a14:	18 2f       	mov	r17, r24
    1a16:	09 2f       	mov	r16, r25
    1a18:	eb 01       	movw	r28, r22
    1a1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1c:	81 fd       	sbrc	r24, 1
    1a1e:	03 c0       	rjmp	.+6      	; 0x1a26 <fputc+0x1a>
    1a20:	8f ef       	ldi	r24, 0xFF	; 255
    1a22:	9f ef       	ldi	r25, 0xFF	; 255
    1a24:	20 c0       	rjmp	.+64     	; 0x1a66 <fputc+0x5a>
    1a26:	82 ff       	sbrs	r24, 2
    1a28:	10 c0       	rjmp	.+32     	; 0x1a4a <fputc+0x3e>
    1a2a:	4e 81       	ldd	r20, Y+6	; 0x06
    1a2c:	5f 81       	ldd	r21, Y+7	; 0x07
    1a2e:	2c 81       	ldd	r18, Y+4	; 0x04
    1a30:	3d 81       	ldd	r19, Y+5	; 0x05
    1a32:	42 17       	cp	r20, r18
    1a34:	53 07       	cpc	r21, r19
    1a36:	7c f4       	brge	.+30     	; 0x1a56 <fputc+0x4a>
    1a38:	e8 81       	ld	r30, Y
    1a3a:	f9 81       	ldd	r31, Y+1	; 0x01
    1a3c:	9f 01       	movw	r18, r30
    1a3e:	2f 5f       	subi	r18, 0xFF	; 255
    1a40:	3f 4f       	sbci	r19, 0xFF	; 255
    1a42:	39 83       	std	Y+1, r19	; 0x01
    1a44:	28 83       	st	Y, r18
    1a46:	10 83       	st	Z, r17
    1a48:	06 c0       	rjmp	.+12     	; 0x1a56 <fputc+0x4a>
    1a4a:	e8 85       	ldd	r30, Y+8	; 0x08
    1a4c:	f9 85       	ldd	r31, Y+9	; 0x09
    1a4e:	81 2f       	mov	r24, r17
    1a50:	19 95       	eicall
    1a52:	89 2b       	or	r24, r25
    1a54:	29 f7       	brne	.-54     	; 0x1a20 <fputc+0x14>
    1a56:	2e 81       	ldd	r18, Y+6	; 0x06
    1a58:	3f 81       	ldd	r19, Y+7	; 0x07
    1a5a:	2f 5f       	subi	r18, 0xFF	; 255
    1a5c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a5e:	3f 83       	std	Y+7, r19	; 0x07
    1a60:	2e 83       	std	Y+6, r18	; 0x06
    1a62:	81 2f       	mov	r24, r17
    1a64:	90 2f       	mov	r25, r16
    1a66:	df 91       	pop	r29
    1a68:	cf 91       	pop	r28
    1a6a:	1f 91       	pop	r17
    1a6c:	0f 91       	pop	r16
    1a6e:	08 95       	ret

00001a70 <__ultoa_invert>:
    1a70:	fa 01       	movw	r30, r20
    1a72:	aa 27       	eor	r26, r26
    1a74:	28 30       	cpi	r18, 0x08	; 8
    1a76:	51 f1       	breq	.+84     	; 0x1acc <__ultoa_invert+0x5c>
    1a78:	20 31       	cpi	r18, 0x10	; 16
    1a7a:	81 f1       	breq	.+96     	; 0x1adc <__ultoa_invert+0x6c>
    1a7c:	e8 94       	clt
    1a7e:	6f 93       	push	r22
    1a80:	6e 7f       	andi	r22, 0xFE	; 254
    1a82:	6e 5f       	subi	r22, 0xFE	; 254
    1a84:	7f 4f       	sbci	r23, 0xFF	; 255
    1a86:	8f 4f       	sbci	r24, 0xFF	; 255
    1a88:	9f 4f       	sbci	r25, 0xFF	; 255
    1a8a:	af 4f       	sbci	r26, 0xFF	; 255
    1a8c:	b1 e0       	ldi	r27, 0x01	; 1
    1a8e:	3e d0       	rcall	.+124    	; 0x1b0c <__ultoa_invert+0x9c>
    1a90:	b4 e0       	ldi	r27, 0x04	; 4
    1a92:	3c d0       	rcall	.+120    	; 0x1b0c <__ultoa_invert+0x9c>
    1a94:	67 0f       	add	r22, r23
    1a96:	78 1f       	adc	r23, r24
    1a98:	89 1f       	adc	r24, r25
    1a9a:	9a 1f       	adc	r25, r26
    1a9c:	a1 1d       	adc	r26, r1
    1a9e:	68 0f       	add	r22, r24
    1aa0:	79 1f       	adc	r23, r25
    1aa2:	8a 1f       	adc	r24, r26
    1aa4:	91 1d       	adc	r25, r1
    1aa6:	a1 1d       	adc	r26, r1
    1aa8:	6a 0f       	add	r22, r26
    1aaa:	71 1d       	adc	r23, r1
    1aac:	81 1d       	adc	r24, r1
    1aae:	91 1d       	adc	r25, r1
    1ab0:	a1 1d       	adc	r26, r1
    1ab2:	20 d0       	rcall	.+64     	; 0x1af4 <__ultoa_invert+0x84>
    1ab4:	09 f4       	brne	.+2      	; 0x1ab8 <__ultoa_invert+0x48>
    1ab6:	68 94       	set
    1ab8:	3f 91       	pop	r19
    1aba:	2a e0       	ldi	r18, 0x0A	; 10
    1abc:	26 9f       	mul	r18, r22
    1abe:	11 24       	eor	r1, r1
    1ac0:	30 19       	sub	r19, r0
    1ac2:	30 5d       	subi	r19, 0xD0	; 208
    1ac4:	31 93       	st	Z+, r19
    1ac6:	de f6       	brtc	.-74     	; 0x1a7e <__ultoa_invert+0xe>
    1ac8:	cf 01       	movw	r24, r30
    1aca:	08 95       	ret
    1acc:	46 2f       	mov	r20, r22
    1ace:	47 70       	andi	r20, 0x07	; 7
    1ad0:	40 5d       	subi	r20, 0xD0	; 208
    1ad2:	41 93       	st	Z+, r20
    1ad4:	b3 e0       	ldi	r27, 0x03	; 3
    1ad6:	0f d0       	rcall	.+30     	; 0x1af6 <__ultoa_invert+0x86>
    1ad8:	c9 f7       	brne	.-14     	; 0x1acc <__ultoa_invert+0x5c>
    1ada:	f6 cf       	rjmp	.-20     	; 0x1ac8 <__ultoa_invert+0x58>
    1adc:	46 2f       	mov	r20, r22
    1ade:	4f 70       	andi	r20, 0x0F	; 15
    1ae0:	40 5d       	subi	r20, 0xD0	; 208
    1ae2:	4a 33       	cpi	r20, 0x3A	; 58
    1ae4:	18 f0       	brcs	.+6      	; 0x1aec <__ultoa_invert+0x7c>
    1ae6:	49 5d       	subi	r20, 0xD9	; 217
    1ae8:	31 fd       	sbrc	r19, 1
    1aea:	40 52       	subi	r20, 0x20	; 32
    1aec:	41 93       	st	Z+, r20
    1aee:	02 d0       	rcall	.+4      	; 0x1af4 <__ultoa_invert+0x84>
    1af0:	a9 f7       	brne	.-22     	; 0x1adc <__ultoa_invert+0x6c>
    1af2:	ea cf       	rjmp	.-44     	; 0x1ac8 <__ultoa_invert+0x58>
    1af4:	b4 e0       	ldi	r27, 0x04	; 4
    1af6:	a6 95       	lsr	r26
    1af8:	97 95       	ror	r25
    1afa:	87 95       	ror	r24
    1afc:	77 95       	ror	r23
    1afe:	67 95       	ror	r22
    1b00:	ba 95       	dec	r27
    1b02:	c9 f7       	brne	.-14     	; 0x1af6 <__ultoa_invert+0x86>
    1b04:	00 97       	sbiw	r24, 0x00	; 0
    1b06:	61 05       	cpc	r22, r1
    1b08:	71 05       	cpc	r23, r1
    1b0a:	08 95       	ret
    1b0c:	9b 01       	movw	r18, r22
    1b0e:	ac 01       	movw	r20, r24
    1b10:	0a 2e       	mov	r0, r26
    1b12:	06 94       	lsr	r0
    1b14:	57 95       	ror	r21
    1b16:	47 95       	ror	r20
    1b18:	37 95       	ror	r19
    1b1a:	27 95       	ror	r18
    1b1c:	ba 95       	dec	r27
    1b1e:	c9 f7       	brne	.-14     	; 0x1b12 <__ultoa_invert+0xa2>
    1b20:	62 0f       	add	r22, r18
    1b22:	73 1f       	adc	r23, r19
    1b24:	84 1f       	adc	r24, r20
    1b26:	95 1f       	adc	r25, r21
    1b28:	a0 1d       	adc	r26, r0
    1b2a:	08 95       	ret

00001b2c <_exit>:
    1b2c:	f8 94       	cli

00001b2e <__stop_program>:
    1b2e:	ff cf       	rjmp	.-2      	; 0x1b2e <__stop_program>
