testhex output for 2023_10_02_10_09_PM
Testing nothing.hex
python3 load_Vortex_mem_slave.py hex_files/nothing.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:51 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:09:52 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:52 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:09:53 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:53 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:09:53 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:53 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:09:53 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:53 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:09:53 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:09:54 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2209 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 45110 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:09:57 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing three.hex
python3 load_Vortex_mem_slave.py hex_files/three.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:09:58 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:58 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:09:59 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:59 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:09:59 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:59 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:09:59 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:09:59 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:09:59 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:00 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2259 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 46110 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:03 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing loadstore.hex
python3 load_Vortex_mem_slave.py hex_files/loadstore.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:10:04 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:04 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:10:05 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:05 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:10:05 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:05 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:10:05 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:06 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:10:06 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:06 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2273 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 46390 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:09 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing simple.hex
python3 load_Vortex_mem_slave.py hex_files/simple.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:10:10 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:10 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:10:11 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:11 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:10:11 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:11 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:10:12 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:12 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:10:12 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:12 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2209 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 45110 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:15 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing simple2.hex
python3 load_Vortex_mem_slave.py hex_files/simple2.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:16 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:10:16 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:17 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:10:17 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:17 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:10:17 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:17 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:10:18 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:18 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:10:18 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:18 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2406 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 49050 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:21 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing array.hex
python3 load_Vortex_mem_slave.py hex_files/array.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:10:22 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:10:22 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:10:22 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:10:22 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:10:22 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:22 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:10:23 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:23 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:10:23 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:23 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:10:24 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:24 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:10:24 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:24 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:10:24 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:24 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2273 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 46390 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:27 on Oct 02,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

Testing float.hex
python3 load_Vortex_mem_slave.py hex_files/float.hex
SUCCESS: Vortex_mem_slave.sv loaded
#@vlog -sv -work work -suppress 13389 -incr -vopt +define+VX_SYNTHESIS +define+FPU_FPNEW +define+VX_TOP_TRACE +define+SV_TRACE_EN +define+SV_TRACE_CORE_PIPELINE +define+SV_TRACE_CORE_DCACHE +define+SV_TRACE_CACHE_DATA +define+EXT_TEX_ENABLE include/cb_filter_pkg.sv include/ccip_if_pkg.sv include/ecc_pkg.sv include/cf_math_pkg.sv include/fpnew_pkg.sv include/ahb_pkg.sv include/local_mem_cfg_pkg.sv
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/interfaces/VX_icache_rsp_if.sv rtl/interfaces/VX_cmt_to_csr_if.sv rtl/interfaces/VX_writeback_if.sv rtl/interfaces/VX_warp_ctl_if.sv rtl/interfaces/VX_decode_if.sv rtl/interfaces/VX_commit_if.sv rtl/interfaces/VX_branch_ctl_if.sv rtl/interfaces/VX_perf_pipeline_if.sv rtl/interfaces/VX_ibuffer_if.sv rtl/interfaces/VX_ifetch_req_if.sv rtl/interfaces/VX_fpu_to_csr_if.sv rtl/interfaces/VX_ifetch_rsp_if.sv rtl/interfaces/VX_gpu_req_if.sv rtl/interfaces/VX_dcache_req_if.sv rtl/interfaces/VX_perf_tex_if.sv rtl/interfaces/VX_csr_req_if.sv rtl/interfaces/VX_dcache_rsp_if.sv rtl/interfaces/VX_wstall_if.sv rtl/interfaces/VX_tex_csr_if.sv rtl/interfaces/VX_tex_req_if.sv rtl/interfaces/VX_mem_req_if.sv rtl/interfaces/VX_lsu_req_if.sv rtl/interfaces/VX_alu_req_if.sv rtl/interfaces/VX_perf_memsys_if.sv rtl/interfaces/VX_tex_rsp_if.sv rtl/interfaces/VX_fetch_to_csr_if.sv rtl/interfaces/VX_perf_cache_if.sv rtl/interfaces/VX_gpr_req_if.sv rtl/interfaces/VX_fpu_req_if.sv rtl/interfaces/VX_join_if.sv rtl/interfaces/VX_gpr_rsp_if.sv rtl/interfaces/VX_mem_rsp_if.sv rtl/interfaces/VX_icache_req_if.sv 
-- Skipping interface VX_icache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_cmt_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_writeback_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_warp_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_decode_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_commit_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_branch_ctl_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_pipeline_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ibuffer_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_ifetch_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpu_req_if
-- Skipping interface VX_dcache_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_tex_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_csr_req_if
-- Skipping interface VX_dcache_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_wstall_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_req_if
-- Skipping interface VX_mem_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_lsu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_alu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_memsys_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_tex_rsp_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fetch_to_csr_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_perf_cache_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_fpu_req_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_join_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface VX_gpr_rsp_if
-- Skipping interface VX_mem_rsp_if
-- Skipping interface VX_icache_req_if

Top level modules:
	--none--
End time: 22:10:28 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 52
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_if/bus_protocol_if.sv rtl/ahb/ahb_if/ahb_if.sv 
-- Compiling interface bus_protocol_if
-- Skipping interface ahb_if

Top level modules:
	--none--
End time: 22:10:28 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" rtl/ahb/ahb_manager/src/ahb_manager.sv 
-- Compiling package ahb_pkg
-- Skipping module ahb_manager

Top level modules:
	ahb_manager
End time: 22:10:28 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv 
-- Compiling package fpnew_pkg
-- Compiling package cb_filter_pkg
-- Compiling package ecc_pkg
-- Compiling package cf_math_pkg
-- Compiling package defs_div_sqrt_mvp

Top level modules:
	--none--
End time: 22:10:28 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src/common_cells/include" "+incdir+../third_party/fpnew/src/common_cells/src" ../third_party/fpnew/src/fpnew_fma.sv ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv ../third_party/fpnew/src/fpnew_divsqrt_multi.sv ../third_party/fpnew/src/fpnew_fma_multi.sv ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv ../third_party/fpnew/src/fpnew_classifier.sv ../third_party/fpnew/src/fpnew_noncomp.sv ../third_party/fpnew/src/fpnew_cast_multi.sv ../third_party/fpnew/src/fpnew_opgroup_block.sv ../third_party/fpnew/src/fpnew_pkg.sv ../third_party/fpnew/src/fpnew_rounding.sv ../third_party/fpnew/src/fpnew_top.sv ../third_party/fpnew/src/common_cells/src/counter.sv ../third_party/fpnew/src/common_cells/src/stream_delay.sv ../third_party/fpnew/src/common_cells/src/binary_to_gray.sv ../third_party/fpnew/src/common_cells/src/id_queue.sv ../third_party/fpnew/src/common_cells/src/stream_fork_dynamic.sv ../third_party/fpnew/src/common_cells/src/gray_to_binary.sv ../third_party/fpnew/src/common_cells/src/ecc_decode.sv ../third_party/fpnew/src/common_cells/src/cb_filter.sv ../third_party/fpnew/src/common_cells/src/lfsr.sv ../third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv ../third_party/fpnew/src/common_cells/src/spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_register.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter.sv ../third_party/fpnew/src/common_cells/src/cdc_2phase.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_rx.sv ../third_party/fpnew/src/common_cells/src/stream_xbar.sv ../third_party/fpnew/src/common_cells/src/clk_div.sv ../third_party/fpnew/src/common_cells/src/popcount.sv ../third_party/fpnew/src/common_cells/src/mv_filter.sv ../third_party/fpnew/src/common_cells/src/stream_mux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator_tx.sv ../third_party/fpnew/src/common_cells/src/ecc_encode.sv ../third_party/fpnew/src/common_cells/src/edge_detect.sv ../third_party/fpnew/src/common_cells/src/ecc_pkg.sv ../third_party/fpnew/src/common_cells/src/exp_backoff.sv ../third_party/fpnew/src/common_cells/src/rstgen.sv ../third_party/fpnew/src/common_cells/src/delta_counter.sv ../third_party/fpnew/src/common_cells/src/stream_filter.sv ../third_party/fpnew/src/common_cells/src/onehot_to_bin.sv ../third_party/fpnew/src/common_cells/src/isochronous_spill_register.sv ../third_party/fpnew/src/common_cells/src/stream_demux.sv ../third_party/fpnew/src/common_cells/src/edge_propagator.sv ../third_party/fpnew/src/common_cells/src/rstgen_bypass.sv ../third_party/fpnew/src/common_cells/src/fifo_v3.sv ../third_party/fpnew/src/common_cells/src/plru_tree.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_2phase.sv ../third_party/fpnew/src/common_cells/src/unread.sv ../third_party/fpnew/src/common_cells/src/stream_fifo.sv ../third_party/fpnew/src/common_cells/src/cf_math_pkg.sv ../third_party/fpnew/src/common_cells/src/stream_fork.sv ../third_party/fpnew/src/common_cells/src/lzc.sv ../third_party/fpnew/src/common_cells/src/fall_through_register.sv ../third_party/fpnew/src/common_cells/src/sync_wedge.sv ../third_party/fpnew/src/common_cells/src/sub_per_hash.sv ../third_party/fpnew/src/common_cells/src/stream_to_mem.sv ../third_party/fpnew/src/common_cells/src/VX_common_cells_counter.sv ../third_party/fpnew/src/common_cells/src/stream_omega_net.sv ../third_party/fpnew/src/common_cells/src/stream_join.sv ../third_party/fpnew/src/common_cells/src/stream_arbiter_flushable.sv ../third_party/fpnew/src/common_cells/src/rr_arb_tree.sv ../third_party/fpnew/src/common_cells/src/sync.sv ../third_party/fpnew/src/common_cells/src/max_counter.sv ../third_party/fpnew/src/common_cells/src/lfsr_8bit.sv ../third_party/fpnew/src/common_cells/src/stream_intf.sv ../third_party/fpnew/src/common_cells/src/addr_decode.sv ../third_party/fpnew/src/common_cells/src/serial_deglitch.sv ../third_party/fpnew/src/common_cells/src/lfsr_16bit.sv ../third_party/fpnew/src/common_cells/src/shift_reg.sv ../third_party/fpnew/src/common_cells/src/cdc_fifo_gray.sv 
** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma
** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_fmt_slice
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_divsqrt_multi
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(29): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_fma_multi.sv(30): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_fma_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_multifmt_slice
** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_classifier
** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_noncomp
-- Skipping module fpnew_cast_multi
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vlog-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_opgroup_block
-- Compiling package fpnew_pkg
-- Skipping module fpnew_rounding
** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vlog-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Skipping module fpnew_top
-- Compiling module counter
-- Skipping module stream_delay
-- Skipping module binary_to_gray
-- Skipping module id_queue
-- Skipping module stream_fork_dynamic
-- Skipping module gray_to_binary
-- Skipping module ecc_decode
-- Skipping module cb_filter
-- Skipping module hash_block
-- Skipping module lfsr
-- Compiling package cb_filter_pkg
-- Skipping module spill_register
-- Skipping module stream_register
-- Skipping module stream_arbiter
-- Skipping module cdc_2phase
-- Skipping module cdc_2phase_src
-- Skipping module cdc_2phase_dst
-- Skipping module edge_propagator_rx
-- Skipping module stream_xbar
-- Skipping module clk_div
-- Skipping module popcount
-- Skipping module mv_filter
-- Skipping module stream_mux
-- Skipping module edge_propagator_tx
-- Skipping module ecc_encode
-- Skipping module edge_detect
-- Compiling package ecc_pkg
-- Skipping module exp_backoff
-- Skipping module rstgen
-- Skipping module delta_counter
-- Skipping module stream_filter
-- Skipping module onehot_to_bin
-- Skipping module isochronous_spill_register
-- Skipping module stream_demux
-- Skipping module edge_propagator
-- Skipping module rstgen_bypass
-- Skipping module fifo_v3
-- Skipping module plru_tree
-- Skipping module cdc_fifo_2phase
-- Skipping module unread
-- Skipping module stream_fifo
-- Compiling package cf_math_pkg
-- Skipping module stream_fork
-- Skipping module lzc
-- Skipping module fall_through_register
-- Skipping module sync_wedge
-- Skipping module sub_per_hash
-- Skipping module stream_to_mem
-- Skipping module VX_common_cells_counter
-- Skipping module stream_omega_net
-- Skipping module stream_join
-- Skipping module stream_arbiter_flushable
-- Skipping module rr_arb_tree
-- Skipping module sync
-- Skipping module max_counter
-- Skipping module lfsr_8bit
-- Skipping interface STREAM_DV
-- Skipping module addr_decode
-- Skipping module serial_deglitch
-- Skipping module lfsr_16bit
-- Skipping module shift_reg
-- Skipping module cdc_fifo_gray
-- Skipping module cdc_fifo_gray_src
-- Skipping module cdc_fifo_gray_dst

Top level modules:
	fpnew_top
	counter
	stream_delay
	id_queue
	stream_fork_dynamic
	ecc_decode
	cb_filter
	lfsr
	stream_register
	stream_arbiter
	edge_propagator_rx
	clk_div
	mv_filter
	stream_mux
	edge_propagator_tx
	ecc_encode
	edge_detect
	exp_backoff
	rstgen
	stream_filter
	isochronous_spill_register
	edge_propagator
	plru_tree
	cdc_fifo_2phase
	unread
	fall_through_register
	stream_to_mem
	stream_omega_net
	stream_join
	max_counter
	lfsr_8bit
	addr_decode
	serial_deglitch
	shift_reg
	cdc_fifo_gray
End time: 22:10:28 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 13
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:28 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv ../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv 
-- Skipping module iteration_div_sqrt_mvp
-- Skipping module nrbd_nrsc_mvp
-- Skipping package nrbd_nrsc_mvp_sv_unit
-- Compiling package defs_div_sqrt_mvp
-- Skipping module div_sqrt_top_mvp
-- Skipping package div_sqrt_top_mvp_sv_unit
-- Skipping module preprocess_mvp
-- Skipping package preprocess_mvp_sv_unit
-- Skipping module control_mvp
-- Skipping package control_mvp_sv_unit
-- Skipping module norm_div_sqrt_mvp
-- Skipping package norm_div_sqrt_mvp_sv_unit
-- Skipping module div_sqrt_mvp_wrapper
-- Skipping package div_sqrt_mvp_wrapper_sv_unit

Top level modules:
	div_sqrt_mvp_wrapper
End time: 22:10:29 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:29 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" "+incdir+../third_party/fpnew/src" "+incdir+../third_party/fpnew/src/fpu_div_sqrt_mvp/hdl" "+incdir+dpi" rtl/cache/VX_tag_access.sv rtl/cache/VX_cache.sv rtl/cache/VX_bank.sv rtl/cache/VX_data_access.sv rtl/cache/VX_core_req_bank_sel.sv rtl/cache/VX_miss_resrv.sv rtl/cache/VX_core_rsp_merge.sv rtl/cache/VX_shared_mem.sv rtl/cache/VX_nc_bypass.sv rtl/cache/VX_flush_ctrl.sv rtl/fp_cores/VX_fp_div.sv rtl/fp_cores/VX_fp_fma.sv rtl/fp_cores/VX_fp_cvt.sv rtl/fp_cores/VX_fpu_fpga.sv rtl/fp_cores/VX_fp_class.sv rtl/fp_cores/VX_fpu_fpnew.sv rtl/fp_cores/VX_fp_ncomp.sv rtl/fp_cores/VX_fpu_dpi.sv rtl/fp_cores/VX_fp_sqrt.sv rtl/fp_cores/VX_fp_rounding.sv rtl/libs/VX_skid_buffer.sv rtl/libs/VX_scan.sv rtl/libs/VX_divider.sv rtl/libs/VX_lzc.sv rtl/libs/VX_sp_ram.sv rtl/libs/VX_axi_adapter.sv rtl/libs/VX_bypass_buffer.sv rtl/libs/VX_find_first.sv rtl/libs/VX_stream_arbiter.sv rtl/libs/VX_index_buffer.sv rtl/libs/VX_fifo_queue.sv rtl/libs/VX_matrix_arbiter.sv rtl/libs/VX_dp_ram.sv rtl/libs/VX_bits_insert.sv rtl/libs/VX_reset_relay.sv rtl/libs/VX_mux.sv rtl/libs/VX_index_queue.sv rtl/libs/VX_onehot_mux.sv rtl/libs/VX_stream_demux.sv rtl/libs/VX_pipe_register.sv rtl/libs/counter.sv rtl/libs/VX_popcount.sv rtl/libs/VX_onehot_encoder.sv rtl/libs/VX_elastic_buffer.sv rtl/libs/VX_scope.sv rtl/libs/VX_multiplier.sv rtl/libs/VX_pending_size.sv rtl/libs/VX_rr_arbiter.sv rtl/libs/VX_fixed_arbiter.sv rtl/libs/VX_serial_div.sv rtl/libs/VX_priority_encoder.sv rtl/libs/VX_ahb_adapter.sv rtl/libs/VX_bits_remove.sv rtl/libs/VX_shift_register.sv rtl/libs/VX_fair_arbiter.sv rtl/VX_gpu_unit.sv rtl/VX_writeback.sv rtl/VX_cache_arb.sv rtl/VX_decode.sv rtl/VX_csr_unit.sv rtl/VX_warp_sched.sv rtl/Vortex.sv rtl/VX_dispatch.sv rtl/VX_execute.sv rtl/local_mem.sv rtl/VX_lsu_unit.sv rtl/VX_alu_unit.sv rtl/VX_mem_arb.sv rtl/VX_smem_arb.sv rtl/VX_muldiv.sv rtl/Vortex_axi.sv rtl/VX_gpr_stage.sv rtl/VX_fpu_unit.sv rtl/VX_pipeline.sv rtl/vortex_gpu_ahb_dummy.sv rtl/VX_mem_unit.sv rtl/VX_csr_data.sv rtl/VX_icache_stage.sv rtl/VX_ipdom_stack.sv rtl/VX_scoreboard.sv rtl/VX_vortex_local_mem.sv rtl/VX_ibuffer.sv rtl/VX_core.sv rtl/VX_fetch.sv rtl/VX_commit.sv rtl/VX_cluster.sv rtl/VX_issue.sv rtl/VX_ahb.sv rtl/tex_unit/VX_tex_format.sv rtl/tex_unit/VX_tex_sampler.sv rtl/tex_unit/VX_tex_wrap.sv rtl/tex_unit/VX_tex_mem.sv rtl/tex_unit/VX_tex_addr.sv rtl/tex_unit/VX_tex_stride.sv rtl/tex_unit/VX_tex_lerp.sv rtl/tex_unit/VX_tex_unit.sv rtl/tex_unit/VX_tex_sat.sv 
-- Skipping module VX_tag_access
-- Skipping module VX_cache
-- Skipping module VX_bank
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Skipping module VX_data_access
-- Skipping module VX_core_req_bank_sel
-- Skipping module VX_miss_resrv
-- Skipping module VX_core_rsp_merge
-- Skipping module VX_shared_mem
-- Skipping module VX_nc_bypass
-- Skipping module VX_flush_ctrl
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_div
-- Skipping package VX_fp_div_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_fma
-- Skipping package VX_fp_fma_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_cvt
-- Skipping package VX_fp_cvt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpga
-- Skipping package VX_fpu_fpga_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_class
-- Skipping package VX_fp_class_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_fpnew
-- Skipping package VX_fpu_fpnew_sv_unit
-- Compiling package fpnew_pkg
-- Compiling package defs_div_sqrt_mvp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_ncomp
-- Skipping package VX_fp_ncomp_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_dpi
-- Skipping package VX_fpu_dpi_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_sqrt
-- Skipping package VX_fp_sqrt_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fp_rounding
-- Skipping package VX_fp_rounding_sv_unit
-- Skipping module VX_skid_buffer
-- Skipping module VX_scan
-- Skipping module VX_divider
-- Skipping module VX_lzc
-- Skipping module VX_sp_ram
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_axi_adapter
-- Skipping module VX_bypass_buffer
-- Skipping module VX_find_first
-- Skipping module VX_stream_arbiter
-- Skipping module VX_index_buffer
-- Skipping module VX_fifo_queue
-- Skipping module VX_matrix_arbiter
-- Skipping module VX_dp_ram
-- Skipping module VX_bits_insert
-- Skipping module VX_reset_relay
-- Skipping module VX_mux
-- Skipping module VX_index_queue
-- Skipping module VX_onehot_mux
-- Skipping module VX_stream_demux
-- Skipping module VX_pipe_register
-- Compiling module counter
-- Skipping module VX_popcount
-- Skipping module VX_onehot_encoder
-- Skipping module VX_elastic_buffer
-- Skipping module VX_scope
-- Skipping module VX_multiplier
-- Skipping module VX_pending_size
-- Skipping module VX_rr_arbiter
-- Skipping module VX_fixed_arbiter
-- Skipping module VX_serial_div
-- Skipping module VX_priority_encoder
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Skipping module VX_bits_remove
-- Skipping module VX_shift_register_nr
-- Skipping module VX_shift_register_wr
-- Skipping module VX_shift_register
-- Skipping module VX_fair_arbiter
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_writeback
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cache_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_decode
-- Skipping package VX_decode_sv_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_warp_sched
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_dispatch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_execute
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_lsu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_alu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_smem_arb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_muldiv
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_axi
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_gpr_stage
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fpu_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_pipeline
-- Skipping module vortex_gpu_ahb_dummy
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_mem_unit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_csr_data
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_icache_stage
-- Skipping module VX_ipdom_stack
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_scoreboard
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_vortex_to_local_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ibuffer
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_core
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_fetch
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_commit
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_cluster
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_issue
-- Compiling package ahb_pkg
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_ahb
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_format
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_sampler
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_wrap
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_mem
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_addr
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_stride
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_lerp
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module VX_tex_unit
-- Skipping module VX_tex_sat

Top level modules:
	VX_fpu_fpga
	VX_fpu_dpi
	VX_divider
	VX_bypass_buffer
	VX_mux
	VX_index_queue
	VX_onehot_mux
	VX_scope
	VX_ahb_adapter
	Vortex_axi
	vortex_gpu_ahb_dummy
	VX_vortex_to_local_mem
	VX_ahb
End time: 22:10:29 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0, Suppressed Errors: 102
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:29 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/local_mem.sv tb/Vortex_mem_slave.sv tb/Vortex_mem_slave.vh tb/VX_ahb_adapter.sv tb/counter.sv tb/Vortex_wrapper_no_Vortex.sv 
-- Compiling package fpu_types
-- Compiling package gpu_types
-- Compiling module local_mem
** Warning: tb/local_mem.sv(1187): (vlog-2697) MSB -2 of part-select into 'mem_req_ready_reg' is out of bounds.
-- Compiling interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module Vortex_mem_slave
** Warning: tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Compiling module VX_ahb_adapter
-- Compiling module counter
** Warning: ** while parsing file included at tb/Vortex_wrapper_no_Vortex.sv(17)
** at tb/Vortex_mem_slave.vh(17): (vlog-2275) Existing interface 'bus_protocol_if' at line 17 will be overwritten.
-- Skipping interface bus_protocol_if
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping module Vortex_wrapper_no_Vortex

Top level modules:
	local_mem
	Vortex_wrapper_no_Vortex
End time: 22:10:30 on Oct 02,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 3, Suppressed Errors: 6
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:30 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/VX_local_mem_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module VX_local_mem_tb
-- Skipping package VX_local_mem_tb_sv_unit

Top level modules:
	VX_local_mem_tb
End time: 22:10:30 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.4 Compiler 2021.10 Oct 13 2021
Start time: 22:10:30 on Oct 02,2023
vlog -sv -work work -suppress 13389 -incr -vopt "+define+VX_SYNTHESIS" "+define+FPU_FPNEW" "+define+VX_TOP_TRACE" "+define+SV_TRACE_EN" "+define+SV_TRACE_CORE_PIPELINE" "+define+SV_TRACE_CORE_DCACHE" "+define+SV_TRACE_CACHE_DATA" "+define+EXT_TEX_ENABLE" "+incdir+include" tb/Vortex_wrapper_tb.sv 
-- Skipping package fpu_types
-- Skipping package gpu_types
-- Skipping interface bus_protocol_if
-- Skipping module Vortex_wrapper_tb
-- Skipping package Vortex_wrapper_tb_sv_unit

Top level modules:
	Vortex_wrapper_tb
End time: 22:10:30 on Oct 02,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -lib work -c \
Vortex_wrapper_tb \
-voptargs=+acc \
-coverage \
-do "tb/scripts/VX_wrapper_waves.do" \
-do "run -all" \
-do "exit" \

Reading pref.tcl

# 2021.4

# vsim -lib work -c Vortex_wrapper_tb -voptargs="+acc" -coverage -do "tb/scripts/VX_wrapper_waves.do" -do "run -all" -do "exit" 
# Start time: 22:10:30 on Oct 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_fmt_slice.sv(29): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_classifier.sv(20): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast)".
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(30): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_divsqrt_multi.sv(31): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpnew_divsqrt_multi(fast__1)".
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_fma.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(33): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_multifmt_slice.sv(34): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_noncomp.sv(28): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_top.sv(26): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(32): (vopt-13314) Defaulting port 'operands_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../third_party/fpnew/src/fpnew_opgroup_block.sv(33): (vopt-13314) Defaulting port 'is_boxed_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=41.
# //  Questa Sim-64
# //  Version 2021.4 linux_x86_64 Oct 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Vortex_wrapper_tb_sv_unit(fast)
# Loading work.Vortex_wrapper_tb(fast)
# Loading work.bus_protocol_if(fast__1)
# Loading work.ahb_if(fast__1)
# Loading work.Vortex_wrapper_no_Vortex(fast)
# Loading work.Vortex_mem_slave(fast)
# Loading work.VX_ahb_adapter(fast)
# Loading work.counter(fast)
# Loading work.Vortex(fast)
# Loading work.VX_reset_relay(fast)
# Loading work.VX_mem_arb(fast__2)
# Loading work.VX_cluster(fast)
# Loading work.VX_mem_arb(fast__1)
# Loading work.VX_core(fast)
# Loading work.VX_mem_req_if(fast__1)
# Loading work.VX_mem_rsp_if(fast__1)
# Loading work.VX_dcache_req_if(fast__1)
# Loading work.VX_dcache_rsp_if(fast__1)
# Loading work.VX_icache_req_if(fast__1)
# Loading work.VX_icache_rsp_if(fast__1)
# Loading work.VX_pipeline(fast)
# Loading work.VX_dcache_req_if(fast__2)
# Loading work.VX_dcache_rsp_if(fast__2)
# Loading work.VX_icache_req_if(fast__2)
# Loading work.VX_icache_rsp_if(fast__2)
# Loading work.VX_fetch_to_csr_if(fast__1)
# Loading work.VX_cmt_to_csr_if(fast__1)
# Loading work.VX_decode_if(fast__1)
# Loading work.VX_branch_ctl_if(fast__1)
# Loading work.gpu_types(fast)
# Loading work.VX_warp_ctl_if(fast__1)
# Loading work.VX_ifetch_rsp_if(fast__1)
# Loading work.VX_alu_req_if(fast__1)
# Loading work.VX_lsu_req_if(fast__1)
# Loading work.VX_csr_req_if(fast__1)
# Loading work.VX_fpu_req_if(fast__1)
# Loading work.VX_gpu_req_if(fast__1)
# Loading work.VX_writeback_if(fast__1)
# Loading work.VX_wstall_if(fast__1)
# Loading work.VX_join_if(fast__1)
# Loading work.VX_commit_if(fast__1)
# Loading work.VX_commit_if(fast__2)
# Loading work.VX_commit_if(fast__3)
# Loading work.VX_commit_if(fast__4)
# Loading work.VX_fetch(fast)
# Loading work.VX_ifetch_req_if(fast__1)
# Loading work.VX_warp_sched(fast)
# Loading work.VX_popcount(fast)
# Loading work.VX_ipdom_stack(fast)
# Loading work.VX_dp_ram(fast)
# Loading work.VX_lzc(fast)
# Loading work.VX_find_first(fast)
# Loading work.VX_pipe_register(fast)
# Loading work.VX_icache_stage(fast)
# Loading work.VX_dp_ram(fast__1)
# Loading work.VX_pipe_register(fast__1)
# Loading work.VX_decode_sv_unit(fast)
# Loading work.VX_decode(fast)
# Loading work.VX_issue(fast)
# Loading work.VX_ibuffer_if(fast__1)
# Loading work.VX_gpr_req_if(fast__1)
# Loading work.VX_gpr_rsp_if(fast__1)
# Loading work.VX_writeback_if(fast__2)
# Loading work.VX_ibuffer_if(fast__2)
# Loading work.VX_ibuffer_if(fast__3)
# Loading work.VX_ibuffer(fast)
# Loading work.VX_elastic_buffer(fast)
# Loading work.VX_skid_buffer(fast)
# Loading work.VX_rr_arbiter(fast)
# Loading work.VX_scoreboard(fast)
# Loading work.VX_gpr_stage(fast)
# Loading work.VX_dp_ram(fast__2)
# Loading work.VX_dispatch(fast)
# Loading work.VX_skid_buffer(fast__1)
# Loading work.VX_skid_buffer(fast__2)
# Loading work.VX_skid_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__4)
# Loading work.VX_skid_buffer(fast__5)
# Loading work.VX_execute(fast)
# Loading work.VX_dcache_req_if(fast__3)
# Loading work.VX_dcache_rsp_if(fast__3)
# Loading work.VX_tex_csr_if(fast__1)
# Loading work.VX_cache_arb(fast)
# Loading work.VX_bits_insert(fast)
# Loading work.VX_stream_arbiter(fast)
# Loading work.VX_rr_arbiter(fast__1)
# Loading work.VX_skid_buffer(fast__6)
# Loading work.VX_bits_remove(fast)
# Loading work.VX_stream_demux(fast)
# Loading work.VX_skid_buffer(fast__7)
# Loading work.fpu_types(fast)
# Loading work.VX_fpu_to_csr_if(fast__1)
# Loading work.VX_alu_unit(fast)
# Loading work.VX_pipe_register(fast__2)
# Loading work.VX_muldiv(fast)
# Loading work.VX_multiplier(fast)
# Loading work.VX_shift_register(fast)
# Loading work.VX_shift_register_wr(fast)
# Loading work.VX_shift_register_nr(fast)
# Loading work.VX_serial_div(fast)
# Loading work.VX_pipe_register(fast__3)
# Loading work.VX_lsu_unit(fast)
# Loading work.VX_pipe_register(fast__4)
# Loading work.VX_index_buffer(fast)
# Loading work.VX_lzc(fast__1)
# Loading work.VX_find_first(fast__1)
# Loading work.VX_dp_ram(fast__3)
# Loading work.VX_pipe_register(fast__5)
# Loading work.VX_csr_unit(fast)
# Loading work.VX_csr_data(fast)
# Loading work.VX_pipe_register(fast__6)
# Loading work.VX_fpu_unit(fast)
# Loading work.VX_index_buffer(fast__1)
# Loading work.VX_dp_ram(fast__4)
# Loading work.fpnew_pkg(fast)
# Loading work.VX_fpu_fpnew_sv_unit(fast)
# Loading work.VX_fpu_fpnew(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_multi(fast)
# Loading work.defs_div_sqrt_mvp(fast)
# Loading work.div_sqrt_top_mvp_sv_unit(fast)
# Loading work.div_sqrt_top_mvp(fast)
# Loading work.preprocess_mvp_sv_unit(fast)
# Loading work.preprocess_mvp(fast)
# Loading work.lzc(fast__2)
# Loading work.nrbd_nrsc_mvp_sv_unit(fast)
# Loading work.nrbd_nrsc_mvp(fast)
# Loading work.control_mvp_sv_unit(fast)
# Loading work.control_mvp(fast)
# Loading work.iteration_div_sqrt_mvp(fast)
# Loading work.norm_div_sqrt_mvp_sv_unit(fast)
# Loading work.norm_div_sqrt_mvp(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__3)
# Loading work.fpnew_rounding(fast__1)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__4)
# Loading work.fpnew_top(fast__1)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.fpnew_opgroup_fmt_slice(fast__2)
# Loading work.fpnew_fma(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.fpnew_opgroup_block(fast__5)
# Loading work.fpnew_opgroup_multifmt_slice(fast__2)
# Loading work.fpnew_divsqrt_multi(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.fpnew_opgroup_block(fast__6)
# Loading work.fpnew_opgroup_fmt_slice(fast__3)
# Loading work.fpnew_noncomp(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fpnew_opgroup_block(fast__7)
# Loading work.fpnew_opgroup_multifmt_slice(fast__3)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.VX_pipe_register(fast__7)
# Loading work.VX_gpu_unit(fast)
# Loading work.VX_tex_req_if(fast__1)
# Loading work.VX_tex_rsp_if(fast__1)
# Loading work.VX_tex_unit(fast)
# Loading work.VX_tex_addr(fast)
# Loading work.VX_tex_stride(fast)
# Loading work.VX_tex_wrap(fast)
# Loading work.VX_tex_sat(fast)
# Loading work.VX_pipe_register(fast__8)
# Loading work.VX_pipe_register(fast__9)
# Loading work.VX_tex_mem(fast)
# Loading work.VX_fifo_queue(fast)
# Loading work.VX_dp_ram(fast__5)
# Loading work.VX_pipe_register(fast__10)
# Loading work.VX_tex_sampler(fast)
# Loading work.VX_tex_format(fast)
# Loading work.VX_pipe_register(fast__11)
# Loading work.VX_tex_lerp(fast)
# Loading work.VX_pipe_register(fast__12)
# Loading work.VX_commit(fast)
# Loading work.VX_popcount(fast__1)
# Loading work.VX_pipe_register(fast__13)
# Loading work.VX_writeback(fast)
# Loading work.VX_stream_arbiter(fast__1)
# Loading work.VX_rr_arbiter(fast__2)
# Loading work.VX_onehot_encoder(fast)
# Loading work.VX_skid_buffer(fast__8)
# Loading work.VX_pipe_register(fast__14)
# Loading work.VX_mem_unit(fast)
# Loading work.VX_dcache_req_if(fast__4)
# Loading work.VX_dcache_rsp_if(fast__4)
# Loading work.VX_smem_arb(fast)
# Loading work.VX_bits_remove(fast__3)
# Loading work.VX_stream_demux(fast__1)
# Loading work.VX_skid_buffer(fast__17)
# Loading work.VX_bits_insert(fast__3)
# Loading work.VX_stream_arbiter(fast__4)
# Loading work.VX_fixed_arbiter(fast)
# Loading work.VX_priority_encoder(fast__1)
# Loading work.VX_skid_buffer(fast__18)
# Loading work.VX_shared_mem(fast)
# Loading work.VX_core_req_bank_sel(fast__2)
# Loading work.VX_elastic_buffer(fast__7)
# Loading work.VX_skid_buffer(fast__19)
# Loading work.VX_sp_ram(fast__4)
# Loading work.VX_find_first(fast__3)
# Loading work.VX_elastic_buffer(fast__8)
# Loading work.VX_skid_buffer(fast__20)
# Loading work.VX_mem_req_if(fast__2)
# Loading work.VX_mem_rsp_if(fast__2)
# Loading work.VX_mem_req_if(fast__3)
# Loading work.VX_mem_rsp_if(fast__3)
# Loading work.VX_cache(fast)
# Loading work.VX_skid_buffer(fast__10)
# Loading work.VX_skid_buffer(fast__9)
# Loading work.VX_elastic_buffer(fast__1)
# Loading work.VX_flush_ctrl(fast)
# Loading work.VX_core_req_bank_sel(fast)
# Loading work.VX_bank(fast)
# Loading work.VX_elastic_buffer(fast__2)
# Loading work.VX_pipe_register(fast__15)
# Loading work.VX_tag_access(fast)
# Loading work.VX_sp_ram(fast)
# Loading work.VX_pipe_register(fast__16)
# Loading work.VX_data_access(fast)
# Loading work.VX_sp_ram(fast__1)
# Loading work.VX_pending_size(fast)
# Loading work.VX_miss_resrv(fast)
# Loading work.VX_dp_ram(fast__6)
# Loading work.VX_elastic_buffer(fast__3)
# Loading work.VX_skid_buffer(fast__11)
# Loading work.VX_fifo_queue(fast__1)
# Loading work.VX_dp_ram(fast__7)
# Loading work.VX_core_rsp_merge(fast)
# Loading work.VX_stream_arbiter(fast__2)
# Loading work.VX_cache(fast__1)
# Loading work.VX_nc_bypass(fast)
# Loading work.VX_priority_encoder(fast)
# Loading work.VX_scan(fast)
# Loading work.VX_bits_remove(fast__1)
# Loading work.VX_bits_insert(fast__1)
# Loading work.VX_bits_insert(fast__2)
# Loading work.VX_bits_remove(fast__2)
# Loading work.VX_skid_buffer(fast__13)
# Loading work.VX_skid_buffer(fast__12)
# Loading work.VX_elastic_buffer(fast__4)
# Loading work.VX_flush_ctrl(fast__1)
# Loading work.VX_core_req_bank_sel(fast__1)
# Loading work.VX_bank(fast__1)
# Loading work.VX_elastic_buffer(fast__5)
# Loading work.VX_pipe_register(fast__17)
# Loading work.VX_tag_access(fast__1)
# Loading work.VX_sp_ram(fast__2)
# Loading work.VX_pipe_register(fast__18)
# Loading work.VX_data_access(fast__1)
# Loading work.VX_sp_ram(fast__3)
# Loading work.VX_pending_size(fast__1)
# Loading work.VX_miss_resrv(fast__1)
# Loading work.VX_dp_ram(fast__8)
# Loading work.VX_elastic_buffer(fast__6)
# Loading work.VX_skid_buffer(fast__14)
# Loading work.VX_fifo_queue(fast__2)
# Loading work.VX_dp_ram(fast__9)
# Loading work.VX_bank(fast__2)
# Loading work.VX_tag_access(fast__2)
# Loading work.VX_data_access(fast__2)
# Loading work.VX_miss_resrv(fast__2)
# Loading work.VX_bank(fast__3)
# Loading work.VX_tag_access(fast__3)
# Loading work.VX_data_access(fast__3)
# Loading work.VX_miss_resrv(fast__3)
# Loading work.VX_bank(fast__4)
# Loading work.VX_tag_access(fast__4)
# Loading work.VX_data_access(fast__4)
# Loading work.VX_miss_resrv(fast__4)
# Loading work.VX_core_rsp_merge(fast__1)
# Loading work.VX_find_first(fast__2)
# Loading work.VX_skid_buffer(fast__15)
# Loading work.VX_stream_arbiter(fast__3)
# Loading work.VX_rr_arbiter(fast__3)
# Loading work.VX_skid_buffer(fast__16)
# Loading work.VX_mem_arb(fast)
# Loading work.VX_bits_insert(fast__4)
# Loading work.VX_stream_arbiter(fast__5)
# Loading work.VX_skid_buffer(fast__21)
# Loading work.VX_bits_remove(fast__4)
# Loading work.VX_stream_demux(fast__2)
# Loading work.VX_skid_buffer(fast__22)
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_req_tag'. The port definition is at: tb/VX_ahb_adapter.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (56) does not match connection size (57) for port 'mem_rsp_tag'. The port definition is at: tb/VX_ahb_adapter.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_wrapper_no_Vortex_Instance/ahb_manager File: tb/Vortex_wrapper_no_Vortex.sv Line: 307
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_in'. The port definition is at: rtl/libs/VX_serial_div.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (110) does not match connection size (90) for port 'tag_out'. The port definition is at: rtl/libs/VX_serial_div.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/alu_unit/muldiv/divide File: rtl/VX_muldiv.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_i'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'tag_o'. The port definition is at: ../third_party/fpnew/src/fpnew_top.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/pipeline/execute/fpu_unit/fpu_fpnew/genblk1[0]/genblk1/fpnew_core File: rtl/fp_cores/VX_fpu_fpnew.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'core_req_byteen'. The port definition is at: rtl/cache/VX_cache.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /Vortex_wrapper_tb/Vortex_Instance/genblk1[0]/cluster/genblk1[0]/core/mem_unit/icache File: rtl/VX_mem_unit.sv Line: 86
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# do tb/scripts/VX_wrapper_waves.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# run -all
#  
# test_case: Reset Testing
# 	sub_test_case: reset asserted
# 	sub_test_case: checking values during reset
# 	sub_test_case: reset deasserted
# 	sub_test_case: checking values after reset
#  
# test_case: Vortex Reset
#  
# test_case: Vortex Prelim Checks
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
# 	sub_test_case: delay before start reg val set
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: Set Vortex PC Reset Val
# 	sub_test_case: AHB write to PC reg
# 	sub_test_case: AHB read to PC reg
# 	sub_test_case: check AHB rsp PC reg = MEM_SLAVE_AHB_BASE_ADDR
#  
# test_case: Vortex Start
# 	sub_test_case: AHB write to start reg
# 	sub_test_case: check Vortex reset = 0
#  
# test_case: Vortex Running
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 1
#  
# SUCCESS: program finished after        2489 cycles, got busy low
#  
# test_case: Check Busy Reg = 0
# 	sub_test_case: AHB read to busy reg
# 	sub_test_case: check AHB rsp busy reg = 0
#  
# test_case: End of Testbench
# 
# SUCCESS: No Errors in Testbench
#  
# ** Note: $stop    : tb/Vortex_wrapper_tb.sv(1044)
#    Time: 50710 ns  Iteration: 0  Instance: /Vortex_wrapper_tb
# Break in Module Vortex_wrapper_tb at tb/Vortex_wrapper_tb.sv line 1044
# Stopped at tb/Vortex_wrapper_tb.sv line 1044
# exit
# End time: 22:10:34 on Oct 02,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 49

TRACE MATCH: rtlsim and questa traces match
MEM MATCH: rtlsim and questa memory states match

