Processor Design Project at University of California, Irvine.
September 2016 - December 2016

Team Members:
Hikaru Kasai
Kevin Li
Jacky Zhang
Kevin Leung

Hardware Description Language: SystemVerilog
