Initializing gui preferences from file  /home/ahesham/.synopsys_icc_prefs.tcl
##############################################
########### 1. DESIGN SETUP ##################
##############################################
set design sync_fpu
sync_fpu
sh rm -rf $design
set sc_dir "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM                        /home/ahesham/Desktop/Proj/rtl"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/ahesham/Desktop/Proj/rtl
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
create_mw_lib   ./${design}                 -technology $sc_dir/tech/techfile/milkyway/FreePDK45_10m.tf                 -mw_reference_library $sc_dir/lib/Back_End/mdb          -hier_separator {/}             -bus_naming_style {[%d]}                -open
Start to load technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf.
Warning: ContactCode 'VIA45' has undefined or zero enclosures. (line 1102). (TFCHK-073)
Warning: ContactCode 'VIA56' has undefined or zero enclosures. (line 1119). (TFCHK-073)
Warning: ContactCode 'VIA78' has undefined or zero enclosures. (line 1153). (TFCHK-073)
Warning: ContactCode 'VIA89' has undefined or zero enclosures. (line 1170). (TFCHK-073)
Warning: ContactCode 'VIA910' has undefined or zero enclosures. (line 1187). (TFCHK-073)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.13 or 0.165. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175 or 0.14. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.14 or 0.175. (TFCHK-049)
Warning: Layer 'metal4' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal5' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal6' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal7' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal8' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal9' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: Layer 'metal10' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf has been loaded successfully.
{sync_fpu}
set tlupmax "$sc_dir/tech/rcxt/FreePDK45_10m_Cmax.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
set tlupmin "$sc_dir/tech/rcxt/FreePDK45_10m_Cmin.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup
set tech2itf "$sc_dir/tech/rcxt/FreePDK45_10m.map"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m.map
set_tlu_plus_files -max_tluplus $tlupmax                    -min_tluplus $tlupmin                  -tech2itf_map $tech2itf
1
import_designs  ../syn/output/${design}.v                 -format verilog               -top ${design}          -cel ${design}
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'sync_fpu.CEL' now...
Total number of cell instances: 2921
Total number of nets: 2988
Total number of ports: 99 (include 0 PG ports)
Total number of hierarchical cell instances: 122

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
source  ../syn/cons/cons.tcl
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/standard.sldb'
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'sync_fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (122 designs)             sync_fpu.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 110ms
1
set_propagated_clock [get_clocks clk]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
save_mw_cel -as ${design}_1_imported
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_1_imported. (UIG-5)
1
##############################################
########### 2. Floorplan #####################
##############################################
create_floorplan -core_utilization 0.6  -start_first_row -flip_first_row        -left_io2core 2 -bottom_io2core 2 -right_io2core 2 -top_io2core 2
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (6000,6000), dimensions (14000, 14000)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance inputRegister/out_reg_24_ is not completely placed inside top block sync_fpu (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 99.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name       Original Ports
sync_fpu               99
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.612
        Number Of Rows = 53
        Core Width = 75.43
        Core Height = 74.2
        Aspect Ratio = 0.984
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
#set_preferred_routing_direction -layers {metal1 metal3 metal5 metal7 metal9 } -direction vertical
#set_preferred_routing_direction -layers {metal2 metal4 metal6 metal8 metal10 } -direction horizontal
##################################################
########### 3. POWER NETWORK #####################
##################################################
set power                    "VDD"
VDD
set ground                   "VSS"
VSS
set powerPort                "VDD"
VDD
set groundPort               "VSS"
VSS
set mw_logic0_net            "VSS"
VSS
set mw_logic1_net            "VDD"
VDD
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection     -power_net VDD                                  -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 2921 power ports and 2921 ground ports
1
##//CREATING POWER RECTANGULAR RING             
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 0.5 -left_segment_layer metal5 -left_segment_width 0.5 -right_offset 0.5 -right_segment_layer metal5 -right_segment_width 0.5 -bottom_offset 0.5 -bottom_segment_layer metal6 -bottom_segment_width 0.5 -extend_bh -top_offset 0.5 -top_segment_layer metal6 -top_segment_width 0.5
2921 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_1_rings
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_3_1_rings. (UIG-5)
1
create_power_straps  -direction horizontal  -nets  {VDD}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
2921 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction horizontal  -start_at 1.5 -nets  {VSS}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -nets  {VDD}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -start_at 1.5 -nets  {VSS}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_2_straps
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_3_2_straps. (UIG-5)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2921 placeable cells
    0 cover cells
    101 IO cells/pins
    3022 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    1539 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> outRegister/U6
>> outRegister/U5
>> outRegister/U4
>> outRegister/U3
>> outRegister/out_reg_17_
>> outRegister/out_reg_5_
>> outRegister/out_reg_19_
>> outRegister/out_reg_24_
>> outRegister/out_reg_20_
>> outRegister/out_reg_22_
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!636
    636 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    0 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!53
    53 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!53
    53 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!53
    53 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                1590 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  1590 (MW-339)
preroute_standard_cells -nets VDD -connect horizontal
2921 cells out of bound
Prerouting standard cells horizontally: 
 [13.21%]  
 [24.53%]  
 [35.85%]  
 [47.17%]  
 [58.49%]  
 [69.81%]  
 [81.13%]  
 [92.45%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      232M Data =        1M
1
preroute_standard_cells -nets VSS -connect horizontal
Prerouting standard cells horizontally: 
 [11.32%]  
 [22.64%]  
 [33.96%]  
 [45.28%]  
 [56.60%]  
 [67.92%]  
 [79.25%]  
 [90.57%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        1M
1
remove_cell [get_cells -all -filter {ref_name =~ "FILL*"}]
Removing cell 'xofiller!FILLCELL_X32!628'.
Removing cell 'xofiller!FILLCELL_X32!49'.
Removing cell 'xofiller!FILLCELL_X32!399'.
Removing cell 'xofiller!FILLCELL_X32!16'.
Removing cell 'xofiller!FILLCELL_X32!94'.
Removing cell 'xofiller!FILLCELL_X32!191'.
Removing cell 'xofiller!FILLCELL_X32!260'.
Removing cell 'xofiller!FILLCELL_X32!377'.
Removing cell 'xofiller!FILLCELL_X32!325'.
Removing cell 'xofiller!FILLCELL_X4!20'.
Removing cell 'xofiller!FILLCELL_X2!13'.
Removing cell 'xofiller!FILLCELL_X32!533'.
Removing cell 'xofiller!FILLCELL_X32!237'.
Removing cell 'xofiller!FILLCELL_X32!433'.
Removing cell 'xofiller!FILLCELL_X32!553'.
Removing cell 'xofiller!FILLCELL_X32!394'.
Removing cell 'xofiller!FILLCELL_X32!246'.
Removing cell 'xofiller!FILLCELL_X32!359'.
Removing cell 'xofiller!FILLCELL_X32!239'.
Removing cell 'xofiller!FILLCELL_X32!91'.
Removing cell 'xofiller!FILLCELL_X32!153'.
Removing cell 'xofiller!FILLCELL_X32!320'.
Removing cell 'xofiller!FILLCELL_X32!220'.
Removing cell 'xofiller!FILLCELL_X4!41'.
Removing cell 'xofiller!FILLCELL_X32!434'.
Removing cell 'xofiller!FILLCELL_X2!28'.
Removing cell 'xofiller!FILLCELL_X32!586'.
Removing cell 'xofiller!FILLCELL_X32!181'.
Removing cell 'xofiller!FILLCELL_X32!154'.
Removing cell 'xofiller!FILLCELL_X32!6'.
Removing cell 'xofiller!FILLCELL_X32!113'.
Removing cell 'xofiller!FILLCELL_X32!64'.
Removing cell 'xofiller!FILLCELL_X32!100'.
Removing cell 'xofiller!FILLCELL_X32!8'.
Removing cell 'xofiller!FILLCELL_X32!319'.
Removing cell 'xofiller!FILLCELL_X32!594'.
Removing cell 'xofiller!FILLCELL_X32!13'.
Removing cell 'xofiller!FILLCELL_X32!467'.
Removing cell 'xofiller!FILLCELL_X8!13'.
Removing cell 'xofiller!FILLCELL_X32!506'.
Removing cell 'xofiller!FILLCELL_X32!349'.
Removing cell 'xofiller!FILLCELL_X32!583'.
Removing cell 'xofiller!FILLCELL_X32!474'.
Removing cell 'xofiller!FILLCELL_X8!27'.
Removing cell 'xofiller!FILLCELL_X32!559'.
Removing cell 'xofiller!FILLCELL_X32!36'.
Removing cell 'xofiller!FILLCELL_X2!2'.
Removing cell 'xofiller!FILLCELL_X32!249'.
Removing cell 'xofiller!FILLCELL_X2!49'.
Removing cell 'xofiller!FILLCELL_X4!14'.
Removing cell 'xofiller!FILLCELL_X8!22'.
Removing cell 'xofiller!FILLCELL_X2!43'.
Removing cell 'xofiller!FILLCELL_X32!270'.
Removing cell 'xofiller!FILLCELL_X32!39'.
Removing cell 'xofiller!FILLCELL_X32!309'.
Removing cell 'xofiller!FILLCELL_X32!86'.
Removing cell 'xofiller!FILLCELL_X32!256'.
Removing cell 'xofiller!FILLCELL_X32!384'.
Removing cell 'xofiller!FILLCELL_X32!316'.
Removing cell 'xofiller!FILLCELL_X4!11'.
Removing cell 'xofiller!FILLCELL_X4!2'.
Removing cell 'xofiller!FILLCELL_X8!39'.
Removing cell 'xofiller!FILLCELL_X8!37'.
Removing cell 'xofiller!FILLCELL_X32!414'.
Removing cell 'xofiller!FILLCELL_X32!3'.
Removing cell 'xofiller!FILLCELL_X32!350'.
Removing cell 'xofiller!FILLCELL_X32!230'.
Removing cell 'xofiller!FILLCELL_X32!304'.
Removing cell 'xofiller!FILLCELL_X32!591'.
Removing cell 'xofiller!FILLCELL_X32!503'.
Removing cell 'xofiller!FILLCELL_X32!603'.
Removing cell 'xofiller!FILLCELL_X32!134'.
Removing cell 'xofiller!FILLCELL_X32!138'.
Removing cell 'xofiller!FILLCELL_X32!625'.
Removing cell 'xofiller!FILLCELL_X32!204'.
Removing cell 'xofiller!FILLCELL_X32!33'.
Removing cell 'xofiller!FILLCELL_X32!588'.
Removing cell 'xofiller!FILLCELL_X32!539'.
Removing cell 'xofiller!FILLCELL_X32!516'.
Removing cell 'xofiller!FILLCELL_X32!146'.
Removing cell 'xofiller!FILLCELL_X32!56'.
Removing cell 'xofiller!FILLCELL_X32!454'.
Removing cell 'xofiller!FILLCELL_X32!26'.
Removing cell 'xofiller!FILLCELL_X8!32'.
Removing cell 'xofiller!FILLCELL_X32!365'.
Removing cell 'xofiller!FILLCELL_X32!561'.
Removing cell 'xofiller!FILLCELL_X32!265'.
Removing cell 'xofiller!FILLCELL_X32!126'.
Removing cell 'xofiller!FILLCELL_X2!53'.
Removing cell 'xofiller!FILLCELL_X32!69'.
Removing cell 'xofiller!FILLCELL_X32!83'.
Removing cell 'xofiller!FILLCELL_X32!630'.
Removing cell 'xofiller!FILLCELL_X32!421'.
Removing cell 'xofiller!FILLCELL_X32!513'.
Removing cell 'xofiller!FILLCELL_X32!473'.
Removing cell 'xofiller!FILLCELL_X2!22'.
Removing cell 'xofiller!FILLCELL_X32!23'.
Removing cell 'xofiller!FILLCELL_X32!413'.
Removing cell 'xofiller!FILLCELL_X32!622'.
Removing cell 'xofiller!FILLCELL_X8!43'.
Removing cell 'xofiller!FILLCELL_X4!18'.
Removing cell 'xofiller!FILLCELL_X32!571'.
Removing cell 'xofiller!FILLCELL_X2!5'.
Removing cell 'xofiller!FILLCELL_X32!343'.
Removing cell 'xofiller!FILLCELL_X32!338'.
Removing cell 'xofiller!FILLCELL_X8!9'.
Removing cell 'xofiller!FILLCELL_X32!275'.
Removing cell 'xofiller!FILLCELL_X32!201'.
Removing cell 'xofiller!FILLCELL_X4!35'.
Removing cell 'xofiller!FILLCELL_X32!196'.
Removing cell 'xofiller!FILLCELL_X32!171'.
Removing cell 'xofiller!FILLCELL_X2!32'.
Removing cell 'xofiller!FILLCELL_X32!114'.
Removing cell 'xofiller!FILLCELL_X32!128'.
Removing cell 'xofiller!FILLCELL_X32!199'.
Removing cell 'xofiller!FILLCELL_X32!598'.
Removing cell 'xofiller!FILLCELL_X32!214'.
Removing cell 'xofiller!FILLCELL_X32!118'.
Removing cell 'xofiller!FILLCELL_X32!286'.
Removing cell 'xofiller!FILLCELL_X4!53'.
Removing cell 'xofiller!FILLCELL_X32!76'.
Removing cell 'xofiller!FILLCELL_X8!18'.
Removing cell 'xofiller!FILLCELL_X32!519'.
Removing cell 'xofiller!FILLCELL_X32!46'.
Removing cell 'xofiller!FILLCELL_X32!447'.
Removing cell 'xofiller!FILLCELL_X32!131'.
Removing cell 'xofiller!FILLCELL_X32!303'.
Removing cell 'xofiller!FILLCELL_X8!53'.
Removing cell 'xofiller!FILLCELL_X32!566'.
Removing cell 'xofiller!FILLCELL_X32!294'.
Removing cell 'xofiller!FILLCELL_X32!211'.
Removing cell 'xofiller!FILLCELL_X32!524'.
Removing cell 'xofiller!FILLCELL_X32!401'.
Removing cell 'xofiller!FILLCELL_X32!493'.
Removing cell 'xofiller!FILLCELL_X32!541'.
Removing cell 'xofiller!FILLCELL_X32!283'.
Removing cell 'xofiller!FILLCELL_X32!617'.
Removing cell 'xofiller!FILLCELL_X32!604'.
Removing cell 'xofiller!FILLCELL_X32!268'.
Removing cell 'xofiller!FILLCELL_X32!371'.
Removing cell 'xofiller!FILLCELL_X32!327'.
Removing cell 'xofiller!FILLCELL_X4!7'.
Removing cell 'xofiller!FILLCELL_X2!15'.
Removing cell 'xofiller!FILLCELL_X4!25'.
Removing cell 'xofiller!FILLCELL_X32!551'.
Removing cell 'xofiller!FILLCELL_X32!328'.
Removing cell 'xofiller!FILLCELL_X32!163'.
Removing cell 'xofiller!FILLCELL_X32!483'.
Removing cell 'xofiller!FILLCELL_X32!244'.
Removing cell 'xofiller!FILLCELL_X32!228'.
Removing cell 'xofiller!FILLCELL_X8!46'.
Removing cell 'xofiller!FILLCELL_X32!322'.
Removing cell 'xofiller!FILLCELL_X2!19'.
Removing cell 'xofiller!FILLCELL_X32!436'.
Removing cell 'xofiller!FILLCELL_X32!123'.
Removing cell 'xofiller!FILLCELL_X32!331'.
Removing cell 'xofiller!FILLCELL_X32!186'.
Removing cell 'xofiller!FILLCELL_X32!151'.
Removing cell 'xofiller!FILLCELL_X8!5'.
Removing cell 'xofiller!FILLCELL_X32!291'.
Removing cell 'xofiller!FILLCELL_X32!108'.
Removing cell 'xofiller!FILLCELL_X4!43'.
Removing cell 'xofiller!FILLCELL_X4!32'.
Removing cell 'xofiller!FILLCELL_X32!66'.
Removing cell 'xofiller!FILLCELL_X32!521'.
Removing cell 'xofiller!FILLCELL_X32!50'.
Removing cell 'xofiller!FILLCELL_X32!346'.
Removing cell 'xofiller!FILLCELL_X32!225'.
Removing cell 'xofiller!FILLCELL_X32!111'.
Removing cell 'xofiller!FILLCELL_X32!461'.
Removing cell 'xofiller!FILLCELL_X32!106'.
Removing cell 'xofiller!FILLCELL_X8!11'.
Removing cell 'xofiller!FILLCELL_X32!576'.
Removing cell 'xofiller!FILLCELL_X32!534'.
Removing cell 'xofiller!FILLCELL_X32!164'.
Removing cell 'xofiller!FILLCELL_X32!476'.
Removing cell 'xofiller!FILLCELL_X32!478'.
Removing cell 'xofiller!FILLCELL_X32!504'.
Removing cell 'xofiller!FILLCELL_X32!263'.
Removing cell 'xofiller!FILLCELL_X32!453'.
Removing cell 'xofiller!FILLCELL_X2!24'.
Removing cell 'xofiller!FILLCELL_X32!489'.
Removing cell 'xofiller!FILLCELL_X4!16'.
Removing cell 'xofiller!FILLCELL_X32!10'.
Removing cell 'xofiller!FILLCELL_X4!22'.
Removing cell 'xofiller!FILLCELL_X32!531'.
Removing cell 'xofiller!FILLCELL_X32!193'.
Removing cell 'xofiller!FILLCELL_X32!235'.
Removing cell 'xofiller!FILLCELL_X8!16'.
Removing cell 'xofiller!FILLCELL_X32!636'.
Removing cell 'xofiller!FILLCELL_X32!84'.
Removing cell 'xofiller!FILLCELL_X4!39'.
Removing cell 'xofiller!FILLCELL_X32!254'.
Removing cell 'xofiller!FILLCELL_X4!13'.
Removing cell 'xofiller!FILLCELL_X32!273'.
Removing cell 'xofiller!FILLCELL_X2!34'.
Removing cell 'xofiller!FILLCELL_X32!4'.
Removing cell 'xofiller!FILLCELL_X32!315'.
Removing cell 'xofiller!FILLCELL_X32!580'.
Removing cell 'xofiller!FILLCELL_X32!183'.
Removing cell 'xofiller!FILLCELL_X32!441'.
Removing cell 'xofiller!FILLCELL_X32!501'.
Removing cell 'xofiller!FILLCELL_X32!40'.
Removing cell 'xofiller!FILLCELL_X32!601'.
Removing cell 'xofiller!FILLCELL_X32!546'.
Removing cell 'xofiller!FILLCELL_X32!389'.
Removing cell 'xofiller!FILLCELL_X32!424'.
Removing cell 'xofiller!FILLCELL_X32!528'.
Removing cell 'xofiller!FILLCELL_X32!596'.
Removing cell 'xofiller!FILLCELL_X32!458'.
Removing cell 'xofiller!FILLCELL_X32!144'.
Removing cell 'xofiller!FILLCELL_X32!514'.
Removing cell 'xofiller!FILLCELL_X32!367'.
Removing cell 'xofiller!FILLCELL_X32!468'.
Removing cell 'xofiller!FILLCELL_X32!209'.
Removing cell 'xofiller!FILLCELL_X8!25'.
Removing cell 'xofiller!FILLCELL_X32!374'.
Removing cell 'xofiller!FILLCELL_X32!397'.
Removing cell 'xofiller!FILLCELL_X32!423'.
Removing cell 'xofiller!FILLCELL_X32!137'.
Removing cell 'xofiller!FILLCELL_X8!20'.
Removing cell 'xofiller!FILLCELL_X32!92'.
Removing cell 'xofiller!FILLCELL_X32!81'.
Removing cell 'xofiller!FILLCELL_X32!464'.
Removing cell 'xofiller!FILLCELL_X32!511'.
Removing cell 'xofiller!FILLCELL_X32!143'.
Removing cell 'xofiller!FILLCELL_X2!38'.
Removing cell 'xofiller!FILLCELL_X32!392'.
Removing cell 'xofiller!FILLCELL_X32!310'.
Removing cell 'xofiller!FILLCELL_X8!41'.
Removing cell 'xofiller!FILLCELL_X32!1'.
Removing cell 'xofiller!FILLCELL_X32!103'.
Removing cell 'xofiller!FILLCELL_X4!44'.
Removing cell 'xofiller!FILLCELL_X2!21'.
Removing cell 'xofiller!FILLCELL_X32!633'.
Removing cell 'xofiller!FILLCELL_X2!9'.
Removing cell 'xofiller!FILLCELL_X8!35'.
Removing cell 'xofiller!FILLCELL_X32!387'.
Removing cell 'xofiller!FILLCELL_X32!416'.
Removing cell 'xofiller!FILLCELL_X32!352'.
Removing cell 'xofiller!FILLCELL_X32!306'.
Removing cell 'xofiller!FILLCELL_X32!55'.
Removing cell 'xofiller!FILLCELL_X32!593'.
Removing cell 'xofiller!FILLCELL_X32!289'.
Removing cell 'xofiller!FILLCELL_X32!404'.
Removing cell 'xofiller!FILLCELL_X32!70'.
Removing cell 'xofiller!FILLCELL_X32!556'.
Removing cell 'xofiller!FILLCELL_X32!340'.
Removing cell 'xofiller!FILLCELL_X32!438'.
Removing cell 'xofiller!FILLCELL_X32!496'.
Removing cell 'xofiller!FILLCELL_X32!259'.
Removing cell 'xofiller!FILLCELL_X8!51'.
Removing cell 'xofiller!FILLCELL_X32!448'.
Removing cell 'xofiller!FILLCELL_X32!508'.
Removing cell 'xofiller!FILLCELL_X32!456'.
Removing cell 'xofiller!FILLCELL_X2!40'.
Removing cell 'xofiller!FILLCELL_X32!124'.
Removing cell 'xofiller!FILLCELL_X32!29'.
Removing cell 'xofiller!FILLCELL_X8!30'.
Removing cell 'xofiller!FILLCELL_X32!45'.
Removing cell 'xofiller!FILLCELL_X32!491'.
Removing cell 'xofiller!FILLCELL_X32!444'.
Removing cell 'xofiller!FILLCELL_X32!299'.
Removing cell 'xofiller!FILLCELL_X32!30'.
Removing cell 'xofiller!FILLCELL_X32!373'.
Removing cell 'xofiller!FILLCELL_X32!615'.
Removing cell 'xofiller!FILLCELL_X2!45'.
Removing cell 'xofiller!FILLCELL_X4!5'.
Removing cell 'xofiller!FILLCELL_X2!17'.
Removing cell 'xofiller!FILLCELL_X32!620'.
Removing cell 'xofiller!FILLCELL_X32!382'.
Removing cell 'xofiller!FILLCELL_X32!355'.
Removing cell 'xofiller!FILLCELL_X32!242'.
Removing cell 'xofiller!FILLCELL_X2!50'.
Removing cell 'xofiller!FILLCELL_X2!7'.
Removing cell 'xofiller!FILLCELL_X32!195'.
Removing cell 'xofiller!FILLCELL_X2!31'.
Removing cell 'xofiller!FILLCELL_X4!37'.
Removing cell 'xofiller!FILLCELL_X8!44'.
Removing cell 'xofiller!FILLCELL_X32!172'.
Removing cell 'xofiller!FILLCELL_X32!177'.
Removing cell 'xofiller!FILLCELL_X32!568'.
Removing cell 'xofiller!FILLCELL_X32!333'.
Removing cell 'xofiller!FILLCELL_X32!481'.
Removing cell 'xofiller!FILLCELL_X32!418'.
Removing cell 'xofiller!FILLCELL_X32!428'.
Removing cell 'xofiller!FILLCELL_X32!486'.
Removing cell 'xofiller!FILLCELL_X32!58'.
Removing cell 'xofiller!FILLCELL_X32!60'.
Removing cell 'xofiller!FILLCELL_X32!202'.
Removing cell 'xofiller!FILLCELL_X32!280'.
Removing cell 'xofiller!FILLCELL_X32!334'.
Removing cell 'xofiller!FILLCELL_X32!463'.
Removing cell 'xofiller!FILLCELL_X32!564'.
Removing cell 'xofiller!FILLCELL_X32!185'.
Removing cell 'xofiller!FILLCELL_X32!470'.
Removing cell 'xofiller!FILLCELL_X32!117'.
Removing cell 'xofiller!FILLCELL_X32!104'.
Removing cell 'xofiller!FILLCELL_X32!296'.
Removing cell 'xofiller!FILLCELL_X32!403'.
Removing cell 'xofiller!FILLCELL_X32!20'.
Removing cell 'xofiller!FILLCELL_X32!18'.
Removing cell 'xofiller!FILLCELL_X32!99'.
Removing cell 'xofiller!FILLCELL_X32!522'.
Removing cell 'xofiller!FILLCELL_X32!226'.
Removing cell 'xofiller!FILLCELL_X32!252'.
Removing cell 'xofiller!FILLCELL_X8!14'.
Removing cell 'xofiller!FILLCELL_X32!189'.
Removing cell 'xofiller!FILLCELL_X32!278'.
Removing cell 'xofiller!FILLCELL_X32!15'.
Removing cell 'xofiller!FILLCELL_X4!27'.
Removing cell 'xofiller!FILLCELL_X32!161'.
Removing cell 'xofiller!FILLCELL_X32!585'.
Removing cell 'xofiller!FILLCELL_X32!629'.
Removing cell 'xofiller!FILLCELL_X32!121'.
Removing cell 'xofiller!FILLCELL_X32!75'.
Removing cell 'xofiller!FILLCELL_X32!408'.
Removing cell 'xofiller!FILLCELL_X32!548'.
Removing cell 'xofiller!FILLCELL_X8!2'.
Removing cell 'xofiller!FILLCELL_X32!89'.
Removing cell 'xofiller!FILLCELL_X32!212'.
Removing cell 'xofiller!FILLCELL_X8!7'.
Removing cell 'xofiller!FILLCELL_X32!293'.
Removing cell 'xofiller!FILLCELL_X32!358'.
Removing cell 'xofiller!FILLCELL_X32!238'.
Removing cell 'xofiller!FILLCELL_X32!450'.
Removing cell 'xofiller!FILLCELL_X32!52'.
Removing cell 'xofiller!FILLCELL_X32!426'.
Removing cell 'xofiller!FILLCELL_X32!574'.
Removing cell 'xofiller!FILLCELL_X8!49'.
Removing cell 'xofiller!FILLCELL_X32!607'.
Removing cell 'xofiller!FILLCELL_X32!544'.
Removing cell 'xofiller!FILLCELL_X32!97'.
Removing cell 'xofiller!FILLCELL_X32!435'.
Removing cell 'xofiller!FILLCELL_X32!361'.
Removing cell 'xofiller!FILLCELL_X32!261'.
Removing cell 'xofiller!FILLCELL_X32!223'.
Removing cell 'xofiller!FILLCELL_X32!65'.
Removing cell 'xofiller!FILLCELL_X8!28'.
Removing cell 'xofiller!FILLCELL_X32!376'.
Removing cell 'xofiller!FILLCELL_X32!532'.
Removing cell 'xofiller!FILLCELL_X2!10'.
Removing cell 'xofiller!FILLCELL_X32!247'.
Removing cell 'xofiller!FILLCELL_X32!236'.
Removing cell 'xofiller!FILLCELL_X2!26'.
Removing cell 'xofiller!FILLCELL_X32!395'.
Removing cell 'xofiller!FILLCELL_X32!12'.
Removing cell 'xofiller!FILLCELL_X32!466'.
Removing cell 'xofiller!FILLCELL_X32!612'.
Removing cell 'xofiller!FILLCELL_X32!90'.
Removing cell 'xofiller!FILLCELL_X32!634'.
Removing cell 'xofiller!FILLCELL_X32!321'.
Removing cell 'xofiller!FILLCELL_X2!48'.
Removing cell 'xofiller!FILLCELL_X32!152'.
Removing cell 'xofiller!FILLCELL_X2!29'.
Removing cell 'xofiller!FILLCELL_X32!157'.
Removing cell 'xofiller!FILLCELL_X32!141'.
Removing cell 'xofiller!FILLCELL_X32!618'.
Removing cell 'xofiller!FILLCELL_X32!233'.
Removing cell 'xofiller!FILLCELL_X2!1'.
Removing cell 'xofiller!FILLCELL_X32!390'.
Removing cell 'xofiller!FILLCELL_X32!271'.
Removing cell 'xofiller!FILLCELL_X32!101'.
Removing cell 'xofiller!FILLCELL_X4!46'.
Removing cell 'xofiller!FILLCELL_X32!626'.
Removing cell 'xofiller!FILLCELL_X2!36'.
Removing cell 'xofiller!FILLCELL_X4!29'.
Removing cell 'xofiller!FILLCELL_X32!78'.
Removing cell 'xofiller!FILLCELL_X32!385'.
Removing cell 'xofiller!FILLCELL_X32!257'.
Removing cell 'xofiller!FILLCELL_X32!348'.
Removing cell 'xofiller!FILLCELL_X32!72'.
Removing cell 'xofiller!FILLCELL_X32!430'.
Removing cell 'xofiller!FILLCELL_X32!317'.
Removing cell 'xofiller!FILLCELL_X32!582'.
Removing cell 'xofiller!FILLCELL_X32!42'.
Removing cell 'xofiller!FILLCELL_X32!415'.
Removing cell 'xofiller!FILLCELL_X32!443'.
Removing cell 'xofiller!FILLCELL_X32!2'.
Removing cell 'xofiller!FILLCELL_X8!23'.
Removing cell 'xofiller!FILLCELL_X32!554'.
Removing cell 'xofiller!FILLCELL_X32!494'.
Removing cell 'xofiller!FILLCELL_X2!42'.
Removing cell 'xofiller!FILLCELL_X32!562'.
Removing cell 'xofiller!FILLCELL_X32!590'.
Removing cell 'xofiller!FILLCELL_X4!48'.
Removing cell 'xofiller!FILLCELL_X32!266'.
Removing cell 'xofiller!FILLCELL_X32!502'.
Removing cell 'xofiller!FILLCELL_X32!135'.
Removing cell 'xofiller!FILLCELL_X32!38'.
Removing cell 'xofiller!FILLCELL_X32!538'.
Removing cell 'xofiller!FILLCELL_X32!32'.
Removing cell 'xofiller!FILLCELL_X4!10'.
Removing cell 'xofiller!FILLCELL_X2!47'.
Removing cell 'xofiller!FILLCELL_X4!3'.
Removing cell 'xofiller!FILLCELL_X32!364'.
Removing cell 'xofiller!FILLCELL_X32!35'.
Removing cell 'xofiller!FILLCELL_X8!33'.
Removing cell 'xofiller!FILLCELL_X32!608'.
Removing cell 'xofiller!FILLCELL_X32!179'.
Removing cell 'xofiller!FILLCELL_X32!305'.
Removing cell 'xofiller!FILLCELL_X32!82'.
Removing cell 'xofiller!FILLCELL_X2!52'.
Removing cell 'xofiller!FILLCELL_X32!631'.
Removing cell 'xofiller!FILLCELL_X32!380'.
Removing cell 'xofiller!FILLCELL_X32!312'.
Removing cell 'xofiller!FILLCELL_X32!240'.
Removing cell 'xofiller!FILLCELL_X2!23'.
Removing cell 'xofiller!FILLCELL_X32!139'.
Removing cell 'xofiller!FILLCELL_X32!285'.
Removing cell 'xofiller!FILLCELL_X32!410'.
Removing cell 'xofiller!FILLCELL_X32!219'.
Removing cell 'xofiller!FILLCELL_X32!57'.
Removing cell 'xofiller!FILLCELL_X32!62'.
Removing cell 'xofiller!FILLCELL_X32!300'.
Removing cell 'xofiller!FILLCELL_X8!42'.
Removing cell 'xofiller!FILLCELL_X32!406'.
Removing cell 'xofiller!FILLCELL_X2!4'.
Removing cell 'xofiller!FILLCELL_X32!127'.
Removing cell 'xofiller!FILLCELL_X32!342'.
Removing cell 'xofiller!FILLCELL_X32!336'.
Removing cell 'xofiller!FILLCELL_X32!484'.
Removing cell 'xofiller!FILLCELL_X8!8'.
Removing cell 'xofiller!FILLCELL_X32!200'.
Removing cell 'xofiller!FILLCELL_X32!25'.
Removing cell 'xofiller!FILLCELL_X32!169'.
Removing cell 'xofiller!FILLCELL_X32!572'.
Removing cell 'xofiller!FILLCELL_X32!276'.
Removing cell 'xofiller!FILLCELL_X32!512'.
Removing cell 'xofiller!FILLCELL_X32!379'.
Removing cell 'xofiller!FILLCELL_X32!472'.
Removing cell 'xofiller!FILLCELL_X32!207'.
Removing cell 'xofiller!FILLCELL_X32!129'.
Removing cell 'xofiller!FILLCELL_X32!115'.
Removing cell 'xofiller!FILLCELL_X32!22'.
Removing cell 'xofiller!FILLCELL_X32!518'.
Removing cell 'xofiller!FILLCELL_X32!47'.
Removing cell 'xofiller!FILLCELL_X32!132'.
Removing cell 'xofiller!FILLCELL_X32!446'.
Removing cell 'xofiller!FILLCELL_X32!623'.
Removing cell 'xofiller!FILLCELL_X4!34'.
Removing cell 'xofiller!FILLCELL_X32!339'.
Removing cell 'xofiller!FILLCELL_X32!527'.
Removing cell 'xofiller!FILLCELL_X32!159'.
Removing cell 'xofiller!FILLCELL_X32!250'.
Removing cell 'xofiller!FILLCELL_X32!217'.
Removing cell 'xofiller!FILLCELL_X32!357'.
Removing cell 'xofiller!FILLCELL_X32!369'.
Removing cell 'xofiller!FILLCELL_X32!269'.
Removing cell 'xofiller!FILLCELL_X32!197'.
Removing cell 'xofiller!FILLCELL_X32!170'.
Removing cell 'xofiller!FILLCELL_X2!33'.
Removing cell 'xofiller!FILLCELL_X32!175'.
Removing cell 'xofiller!FILLCELL_X32!119'.
Removing cell 'xofiller!FILLCELL_X32!77'.
Removing cell 'xofiller!FILLCELL_X8!19'.
Removing cell 'xofiller!FILLCELL_X4!31'.
Removing cell 'xofiller!FILLCELL_X8!52'.
Removing cell 'xofiller!FILLCELL_X32!542'.
Removing cell 'xofiller!FILLCELL_X32!498'.
Removing cell 'xofiller!FILLCELL_X32!567'.
Removing cell 'xofiller!FILLCELL_X32!162'.
Removing cell 'xofiller!FILLCELL_X32!329'.
Removing cell 'xofiller!FILLCELL_X32!210'.
Removing cell 'xofiller!FILLCELL_X32!282'.
Removing cell 'xofiller!FILLCELL_X4!24'.
Removing cell 'xofiller!FILLCELL_X32!537'.
Removing cell 'xofiller!FILLCELL_X32!149'.
Removing cell 'xofiller!FILLCELL_X32!578'.
Removing cell 'xofiller!FILLCELL_X32!437'.
Removing cell 'xofiller!FILLCELL_X32!187'.
Removing cell 'xofiller!FILLCELL_X32!363'.
Removing cell 'xofiller!FILLCELL_X4!50'.
Removing cell 'xofiller!FILLCELL_X32!605'.
Removing cell 'xofiller!FILLCELL_X32!109'.
Removing cell 'xofiller!FILLCELL_X32!48'.
Removing cell 'xofiller!FILLCELL_X32!95'.
Removing cell 'xofiller!FILLCELL_X32!67'.
Removing cell 'xofiller!FILLCELL_X32!190'.
Removing cell 'xofiller!FILLCELL_X32!290'.
Removing cell 'xofiller!FILLCELL_X32!370'.
Removing cell 'xofiller!FILLCELL_X4!8'.
Removing cell 'xofiller!FILLCELL_X32!520'.
Removing cell 'xofiller!FILLCELL_X32!324'.
Removing cell 'xofiller!FILLCELL_X2!12'.
Removing cell 'xofiller!FILLCELL_X32!224'.
Removing cell 'xofiller!FILLCELL_X32!345'.
Removing cell 'xofiller!FILLCELL_X32!577'.
Removing cell 'xofiller!FILLCELL_X32!460'.
Removing cell 'xofiller!FILLCELL_X32!245'.
Removing cell 'xofiller!FILLCELL_X32!323'.
Removing cell 'xofiller!FILLCELL_X32!167'.
Removing cell 'xofiller!FILLCELL_X32!610'.
Removing cell 'xofiller!FILLCELL_X32!398'.
Removing cell 'xofiller!FILLCELL_X4!40'.
Removing cell 'xofiller!FILLCELL_X32!17'.
Removing cell 'xofiller!FILLCELL_X2!25'.
Removing cell 'xofiller!FILLCELL_X8!4'.
Removing cell 'xofiller!FILLCELL_X32!587'.
Removing cell 'xofiller!FILLCELL_X32!150'.
Removing cell 'xofiller!FILLCELL_X32!155'.
Removing cell 'xofiller!FILLCELL_X4!21'.
Removing cell 'xofiller!FILLCELL_X32!51'.
Removing cell 'xofiller!FILLCELL_X32!107'.
Removing cell 'xofiller!FILLCELL_X32!318'.
Removing cell 'xofiller!FILLCELL_X32!9'.
Removing cell 'xofiller!FILLCELL_X8!17'.
Removing cell 'xofiller!FILLCELL_X32!432'.
Removing cell 'xofiller!FILLCELL_X4!38'.
Removing cell 'xofiller!FILLCELL_X32!552'.
Removing cell 'xofiller!FILLCELL_X32!255'.
Removing cell 'xofiller!FILLCELL_X32!475'.
Removing cell 'xofiller!FILLCELL_X8!26'.
Removing cell 'xofiller!FILLCELL_X32!452'.
Removing cell 'xofiller!FILLCELL_X32!558'.
Removing cell 'xofiller!FILLCELL_X32!221'.
Removing cell 'xofiller!FILLCELL_X4!15'.
Removing cell 'xofiller!FILLCELL_X32!530'.
Removing cell 'xofiller!FILLCELL_X32!112'.
Removing cell 'xofiller!FILLCELL_X32!180'.
Removing cell 'xofiller!FILLCELL_X32!41'.
Removing cell 'xofiller!FILLCELL_X32!7'.
Removing cell 'xofiller!FILLCELL_X32!500'.
Removing cell 'xofiller!FILLCELL_X32!234'.
Removing cell 'xofiller!FILLCELL_X32!440'.
Removing cell 'xofiller!FILLCELL_X8!12'.
Removing cell 'xofiller!FILLCELL_X32!595'.
Removing cell 'xofiller!FILLCELL_X32!507'.
Removing cell 'xofiller!FILLCELL_X4!1'.
Removing cell 'xofiller!FILLCELL_X4!12'.
Removing cell 'xofiller!FILLCELL_X8!38'.
Removing cell 'xofiller!FILLCELL_X32!366'.
Removing cell 'xofiller!FILLCELL_X32!37'.
Removing cell 'xofiller!FILLCELL_X32!351'.
Removing cell 'xofiller!FILLCELL_X32!231'.
Removing cell 'xofiller!FILLCELL_X2!3'.
Removing cell 'xofiller!FILLCELL_X32!248'.
Removing cell 'xofiller!FILLCELL_X2!35'.
Removing cell 'xofiller!FILLCELL_X32!602'.
Removing cell 'xofiller!FILLCELL_X32!80'.
Removing cell 'xofiller!FILLCELL_X32!624'.
Removing cell 'xofiller!FILLCELL_X32!547'.
Removing cell 'xofiller!FILLCELL_X32!308'.
Removing cell 'xofiller!FILLCELL_X32!142'.
Removing cell 'xofiller!FILLCELL_X32!87'.
Removing cell 'xofiller!FILLCELL_X32!425'.
Removing cell 'xofiller!FILLCELL_X2!39'.
Removing cell 'xofiller!FILLCELL_X32!517'.
Removing cell 'xofiller!FILLCELL_X8!40'.
Removing cell 'xofiller!FILLCELL_X32!455'.
Removing cell 'xofiller!FILLCELL_X32!311'.
Removing cell 'xofiller!FILLCELL_X32!208'.
Removing cell 'xofiller!FILLCELL_X8!36'.
Removing cell 'xofiller!FILLCELL_X32!27'.
Removing cell 'xofiller!FILLCELL_X32!560'.
Removing cell 'xofiller!FILLCELL_X32!417'.
Removing cell 'xofiller!FILLCELL_X8!21'.
Removing cell 'xofiller!FILLCELL_X32!264'.
Removing cell 'xofiller!FILLCELL_X32!68'.
Removing cell 'xofiller!FILLCELL_X32!420'.
Removing cell 'xofiller!FILLCELL_X32!592'.
Removing cell 'xofiller!FILLCELL_X32!288'.
Removing cell 'xofiller!FILLCELL_X32!510'.
Removing cell 'xofiller!FILLCELL_X32!557'.
Removing cell 'xofiller!FILLCELL_X32!589'.
Removing cell 'xofiller!FILLCELL_X32!205'.
Removing cell 'xofiller!FILLCELL_X32!147'.
Removing cell 'xofiller!FILLCELL_X32!393'.
Removing cell 'xofiller!FILLCELL_X4!45'.
Removing cell 'xofiller!FILLCELL_X32!28'.
Removing cell 'xofiller!FILLCELL_X2!8'.
Removing cell 'xofiller!FILLCELL_X8!31'.
Removing cell 'xofiller!FILLCELL_X32!307'.
Removing cell 'xofiller!FILLCELL_X32!215'.
Removing cell 'xofiller!FILLCELL_X32!71'.
Removing cell 'xofiller!FILLCELL_X32!439'.
Removing cell 'xofiller!FILLCELL_X32!405'.
Removing cell 'xofiller!FILLCELL_X32!497'.
Removing cell 'xofiller!FILLCELL_X32!599'.
Removing cell 'xofiller!FILLCELL_X32!287'.
Removing cell 'xofiller!FILLCELL_X32!383'.
Removing cell 'xofiller!FILLCELL_X32!412'.
Removing cell 'xofiller!FILLCELL_X8!50'.
Removing cell 'xofiller!FILLCELL_X2!6'.
Removing cell 'xofiller!FILLCELL_X32!302'.
Removing cell 'xofiller!FILLCELL_X32!125'.
Removing cell 'xofiller!FILLCELL_X4!19'.
Removing cell 'xofiller!FILLCELL_X32!570'.
Removing cell 'xofiller!FILLCELL_X32!400'.
Removing cell 'xofiller!FILLCELL_X32!274'.
Removing cell 'xofiller!FILLCELL_X32!540'.
Removing cell 'xofiller!FILLCELL_X32!492'.
Removing cell 'xofiller!FILLCELL_X32!569'.
Removing cell 'xofiller!FILLCELL_X32!198'.
Removing cell 'xofiller!FILLCELL_X32!298'.
Removing cell 'xofiller!FILLCELL_X32!61'.
Removing cell 'xofiller!FILLCELL_X2!44'.
Removing cell 'xofiller!FILLCELL_X32!372'.
Removing cell 'xofiller!FILLCELL_X32!429'.
Removing cell 'xofiller!FILLCELL_X32!487'.
Removing cell 'xofiller!FILLCELL_X32!59'.
Removing cell 'xofiller!FILLCELL_X4!52'.
Removing cell 'xofiller!FILLCELL_X4!6'.
Removing cell 'xofiller!FILLCELL_X32!326'.
Removing cell 'xofiller!FILLCELL_X2!14'.
Removing cell 'xofiller!FILLCELL_X32!130'.
Removing cell 'xofiller!FILLCELL_X32!243'.
Removing cell 'xofiller!FILLCELL_X32!621'.
Removing cell 'xofiller!FILLCELL_X32!335'.
Removing cell 'xofiller!FILLCELL_X32!354'.
Removing cell 'xofiller!FILLCELL_X32!462'.
Removing cell 'xofiller!FILLCELL_X32!295'.
Removing cell 'xofiller!FILLCELL_X4!36'.
Removing cell 'xofiller!FILLCELL_X32!525'.
Removing cell 'xofiller!FILLCELL_X32!229'.
Removing cell 'xofiller!FILLCELL_X32!176'.
Removing cell 'xofiller!FILLCELL_X32!419'.
Removing cell 'xofiller!FILLCELL_X8!1'.
Removing cell 'xofiller!FILLCELL_X32!616'.
Removing cell 'xofiller!FILLCELL_X32!122'.
Removing cell 'xofiller!FILLCELL_X32!98'.
Removing cell 'xofiller!FILLCELL_X4!42'.
Removing cell 'xofiller!FILLCELL_X4!33'.
Removing cell 'xofiller!FILLCELL_X32!253'.
Removing cell 'xofiller!FILLCELL_X8!15'.
Removing cell 'xofiller!FILLCELL_X32!565'.
Removing cell 'xofiller!FILLCELL_X32!160'.
Removing cell 'xofiller!FILLCELL_X32!105'.
Removing cell 'xofiller!FILLCELL_X32!14'.
Removing cell 'xofiller!FILLCELL_X4!26'.
Removing cell 'xofiller!FILLCELL_X32!535'.
Removing cell 'xofiller!FILLCELL_X32!482'.
Removing cell 'xofiller!FILLCELL_X32!550'.
Removing cell 'xofiller!FILLCELL_X32!477'.
Removing cell 'xofiller!FILLCELL_X2!18'.
Removing cell 'xofiller!FILLCELL_X8!47'.
Removing cell 'xofiller!FILLCELL_X32!330'.
Removing cell 'xofiller!FILLCELL_X32!409'.
Removing cell 'xofiller!FILLCELL_X32!262'.
Removing cell 'xofiller!FILLCELL_X32!549'.
Removing cell 'xofiller!FILLCELL_X32!488'.
Removing cell 'xofiller!FILLCELL_X4!17'.
Removing cell 'xofiller!FILLCELL_X32!192'.
Removing cell 'xofiller!FILLCELL_X32!292'.
Removing cell 'xofiller!FILLCELL_X32!110'.
Removing cell 'xofiller!FILLCELL_X32!575'.
Removing cell 'xofiller!FILLCELL_X8!10'.
Removing cell 'xofiller!FILLCELL_X32!347'.
Removing cell 'xofiller!FILLCELL_X32!279'.
Removing cell 'xofiller!FILLCELL_X32!584'.
Removing cell 'xofiller!FILLCELL_X32!360'.
Removing cell 'xofiller!FILLCELL_X32!165'.
Removing cell 'xofiller!FILLCELL_X32!222'.
Removing cell 'xofiller!FILLCELL_X32!505'.
Removing cell 'xofiller!FILLCELL_X8!29'.
Removing cell 'xofiller!FILLCELL_X32!479'.
Removing cell 'xofiller!FILLCELL_X32!88'.
Removing cell 'xofiller!FILLCELL_X32!11'.
Removing cell 'xofiller!FILLCELL_X2!27'.
Removing cell 'xofiller!FILLCELL_X4!23'.
Removing cell 'xofiller!FILLCELL_X8!6'.
Removing cell 'xofiller!FILLCELL_X32!581'.
Removing cell 'xofiller!FILLCELL_X32!613'.
Removing cell 'xofiller!FILLCELL_X32!600'.
Removing cell 'xofiller!FILLCELL_X32!635'.
Removing cell 'xofiller!FILLCELL_X8!48'.
Removing cell 'xofiller!FILLCELL_X32!427'.
Removing cell 'xofiller!FILLCELL_X32!53'.
Removing cell 'xofiller!FILLCELL_X32!529'.
Removing cell 'xofiller!FILLCELL_X32!388'.
Removing cell 'xofiller!FILLCELL_X32!545'.
Removing cell 'xofiller!FILLCELL_X32!140'.
Removing cell 'xofiller!FILLCELL_X32!96'.
Removing cell 'xofiller!FILLCELL_X32!85'.
Removing cell 'xofiller!FILLCELL_X32!515'.
Removing cell 'xofiller!FILLCELL_X32!469'.
Removing cell 'xofiller!FILLCELL_X32!272'.
Removing cell 'xofiller!FILLCELL_X32!375'.
Removing cell 'xofiller!FILLCELL_X8!24'.
Removing cell 'xofiller!FILLCELL_X32!422'.
Removing cell 'xofiller!FILLCELL_X32!396'.
Removing cell 'xofiller!FILLCELL_X32!314'.
Removing cell 'xofiller!FILLCELL_X2!11'.
Removing cell 'xofiller!FILLCELL_X32!5'.
Removing cell 'xofiller!FILLCELL_X32!93'.
Removing cell 'xofiller!FILLCELL_X32!431'.
Removing cell 'xofiller!FILLCELL_X32!79'.
Removing cell 'xofiller!FILLCELL_X32!182'.
Removing cell 'xofiller!FILLCELL_X32!43'.
Removing cell 'xofiller!FILLCELL_X32!555'.
Removing cell 'xofiller!FILLCELL_X32!442'.
Removing cell 'xofiller!FILLCELL_X32!619'.
Removing cell 'xofiller!FILLCELL_X32!597'.
Removing cell 'xofiller!FILLCELL_X32!459'.
Removing cell 'xofiller!FILLCELL_X32!156'.
Removing cell 'xofiller!FILLCELL_X32!145'.
Removing cell 'xofiller!FILLCELL_X32!232'.
Removing cell 'xofiller!FILLCELL_X32!102'.
Removing cell 'xofiller!FILLCELL_X32!391'.
Removing cell 'xofiller!FILLCELL_X4!49'.
Removing cell 'xofiller!FILLCELL_X4!47'.
Removing cell 'xofiller!FILLCELL_X32!136'.
Removing cell 'xofiller!FILLCELL_X32!353'.
Removing cell 'xofiller!FILLCELL_X32!627'.
Removing cell 'xofiller!FILLCELL_X32!54'.
Removing cell 'xofiller!FILLCELL_X2!37'.
Removing cell 'xofiller!FILLCELL_X4!28'.
Removing cell 'xofiller!FILLCELL_X32!465'.
Removing cell 'xofiller!FILLCELL_X32!73'.
Removing cell 'xofiller!FILLCELL_X32!258'.
Removing cell 'xofiller!FILLCELL_X32!495'.
Removing cell 'xofiller!FILLCELL_X32!449'.
Removing cell 'xofiller!FILLCELL_X32!509'.
Removing cell 'xofiller!FILLCELL_X32!34'.
Removing cell 'xofiller!FILLCELL_X32!609'.
Removing cell 'xofiller!FILLCELL_X32!178'.
Removing cell 'xofiller!FILLCELL_X32!563'.
Removing cell 'xofiller!FILLCELL_X32!267'.
Removing cell 'xofiller!FILLCELL_X32!381'.
Removing cell 'xofiller!FILLCELL_X32!457'.
Removing cell 'xofiller!FILLCELL_X2!41'.
Removing cell 'xofiller!FILLCELL_X32!313'.
Removing cell 'xofiller!FILLCELL_X2!20'.
Removing cell 'xofiller!FILLCELL_X8!34'.
Removing cell 'xofiller!FILLCELL_X32!632'.
Removing cell 'xofiller!FILLCELL_X32!386'.
Removing cell 'xofiller!FILLCELL_X32!411'.
Removing cell 'xofiller!FILLCELL_X32!490'.
Removing cell 'xofiller!FILLCELL_X32!63'.
Removing cell 'xofiller!FILLCELL_X2!46'.
Removing cell 'xofiller!FILLCELL_X32!218'.
Removing cell 'xofiller!FILLCELL_X4!4'.
Removing cell 'xofiller!FILLCELL_X2!16'.
Removing cell 'xofiller!FILLCELL_X32!341'.
Removing cell 'xofiller!FILLCELL_X32!485'.
Removing cell 'xofiller!FILLCELL_X32!337'.
Removing cell 'xofiller!FILLCELL_X32!573'.
Removing cell 'xofiller!FILLCELL_X32!194'.
Removing cell 'xofiller!FILLCELL_X32!241'.
Removing cell 'xofiller!FILLCELL_X32!277'.
Removing cell 'xofiller!FILLCELL_X2!30'.
Removing cell 'xofiller!FILLCELL_X32!206'.
Removing cell 'xofiller!FILLCELL_X32!378'.
Removing cell 'xofiller!FILLCELL_X32!284'.
Removing cell 'xofiller!FILLCELL_X32!173'.
Removing cell 'xofiller!FILLCELL_X32!445'.
Removing cell 'xofiller!FILLCELL_X32!44'.
Removing cell 'xofiller!FILLCELL_X32!31'.
Removing cell 'xofiller!FILLCELL_X32!301'.
Removing cell 'xofiller!FILLCELL_X32!133'.
Removing cell 'xofiller!FILLCELL_X32!614'.
Removing cell 'xofiller!FILLCELL_X32!24'.
Removing cell 'xofiller!FILLCELL_X32!407'.
Removing cell 'xofiller!FILLCELL_X32!168'.
Removing cell 'xofiller!FILLCELL_X32!281'.
Removing cell 'xofiller!FILLCELL_X2!51'.
Removing cell 'xofiller!FILLCELL_X32!526'.
Removing cell 'xofiller!FILLCELL_X32!158'.
Removing cell 'xofiller!FILLCELL_X32!251'.
Removing cell 'xofiller!FILLCELL_X32!471'.
Removing cell 'xofiller!FILLCELL_X8!45'.
Removing cell 'xofiller!FILLCELL_X32!402'.
Removing cell 'xofiller!FILLCELL_X32!480'.
Removing cell 'xofiller!FILLCELL_X32!332'.
Removing cell 'xofiller!FILLCELL_X32!19'.
Removing cell 'xofiller!FILLCELL_X32!21'.
Removing cell 'xofiller!FILLCELL_X32!499'.
Removing cell 'xofiller!FILLCELL_X32!203'.
Removing cell 'xofiller!FILLCELL_X32!368'.
Removing cell 'xofiller!FILLCELL_X32!184'.
Removing cell 'xofiller!FILLCELL_X32!116'.
Removing cell 'xofiller!FILLCELL_X32!188'.
Removing cell 'xofiller!FILLCELL_X32!216'.
Removing cell 'xofiller!FILLCELL_X32!356'.
Removing cell 'xofiller!FILLCELL_X32!362'.
Removing cell 'xofiller!FILLCELL_X4!51'.
Removing cell 'xofiller!FILLCELL_X32!297'.
Removing cell 'xofiller!FILLCELL_X32!174'.
Removing cell 'xofiller!FILLCELL_X32!120'.
Removing cell 'xofiller!FILLCELL_X32!74'.
Removing cell 'xofiller!FILLCELL_X4!30'.
Removing cell 'xofiller!FILLCELL_X32!344'.
Removing cell 'xofiller!FILLCELL_X4!9'.
Removing cell 'xofiller!FILLCELL_X32!523'.
Removing cell 'xofiller!FILLCELL_X8!3'.
Removing cell 'xofiller!FILLCELL_X32!213'.
Removing cell 'xofiller!FILLCELL_X32!227'.
Removing cell 'xofiller!FILLCELL_X32!543'.
Removing cell 'xofiller!FILLCELL_X32!536'.
Removing cell 'xofiller!FILLCELL_X32!166'.
Removing cell 'xofiller!FILLCELL_X32!148'.
Removing cell 'xofiller!FILLCELL_X32!611'.
Removing cell 'xofiller!FILLCELL_X32!579'.
Removing cell 'xofiller!FILLCELL_X32!606'.
Removing cell 'xofiller!FILLCELL_X32!451'.
1
##############################################
########### 4. Placement #####################
##############################################
puts "start_place"
start_place
place_opt -effort high -congestion -continue_on_missing_scandef 
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'sync_fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (122 designs)             sync_fpu.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 83ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.
Memory usage for placement task 24 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Skipped NV clk driver clk
Found 33

 Processing Buffer Trees ... 

    [4]  10% ...
    [8]  20% ...
    [12]  30% ...
    [16]  40% ...
    [20]  50% ...
    [24]  60% ...
    [28]  70% ...
    [32]  80% ...
    [33] 100% Done ...


Information: Automatic high-fanout synthesis deletes 105 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 35 new cells. (PSYN-864)






  WNS: 0.26  TNS: 7.00  Number of Violating Paths: 31
  Nets with DRC Violations: 0
  Total moveable cell area: 3381.9
  Total fixed cell area: 0.0
  Total physical cell area: 3381.9
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3381.9      0.26       7.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    3381.9      0.26       7.0       0.0                          
    0:00:03    3415.2      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3415.2
  Total fixed cell area: 0.0
  Total physical cell area: 3415.2
  Core area: (20000 20000 774300 762000)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...20%...40%...60%...80%...100% done.
Memory usage for placement task 14 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3415.2
  Total fixed cell area: 0.0
  Total physical cell area: 3415.2
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    3415.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:09    3351.9      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:07 2017
****************************************
Std cell utilization: 59.89%  (12601/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 59.89%  (12601/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12601    sites, (non-fixed:12601  fixed:0)
                      2860     cells, (non-fixed:2860   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       46 
Avg. std cell width:  1.26 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:07 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2860 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:07 2017
****************************************

avg cell displacement:    0.370 um ( 0.26 row height)
max cell displacement:    0.913 um ( 0.65 row height)
std deviation:            0.192 um ( 0.14 row height)
number of cell moved:      2860 cells (out of 2860 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3351.8
  Total fixed cell area: 0.0
  Total physical cell area: 3351.8
  Core area: (20000 20000 774300 762000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
Memory usage for placement task 11 Mbytes -- main task 233 Mbytes.
40%...60%...80%...100% done.
Memory usage for placement task 12 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3351.8
  Total fixed cell area: 0.0
  Total physical cell area: 3351.8
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    3351.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    3351.9      0.00       0.0       0.0                          
    0:00:14    3351.9      0.00       0.0       0.0                          
    0:00:15    3231.6      0.00       0.0       0.0                          
    0:00:15    3231.6      0.00       0.0       0.0                          
    0:00:15    3231.6      0.00       0.0       0.0                          
    0:00:15    3231.6      0.00       0.0       0.0                          
    0:00:15    3224.2      0.00       0.0       0.0                          
    0:00:15    3224.2      0.00       0.0       0.0                          
    0:00:15    3224.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 26 Mbytes -- main task 233 Mbytes.
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 27 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:17 2017
****************************************
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12121    sites, (non-fixed:12121  fixed:0)
                      2689     cells, (non-fixed:2689   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:17 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2689 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:17 2017
****************************************

avg cell displacement:    0.368 um ( 0.26 row height)
max cell displacement:    1.312 um ( 0.94 row height)
std deviation:            0.204 um ( 0.15 row height)
number of cell moved:      2689 cells (out of 2689 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3224.2
  Total fixed cell area: 0.0
  Total physical cell area: 3224.2
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12121    sites, (non-fixed:12121  fixed:0)
                      2689     cells, (non-fixed:2689   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3224.2
  Total fixed cell area: 0.0
  Total physical cell area: 3224.2
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
    0:00:20    3224.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.61%  (12121/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12121    sites, (non-fixed:12121  fixed:0)
                      2689     cells, (non-fixed:2689   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:18 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3224.2
  Total fixed cell area: 0.0
  Total physical cell area: 3224.2
  Core area: (20000 20000 774300 762000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3224.2
  Total fixed cell area: 0.0
  Total physical cell area: 3224.2
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20    3224.2      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:20    3220.7      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 19 Mbytes -- main task 233 Mbytes.
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 20 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:25 2017
****************************************
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12108    sites, (non-fixed:12108  fixed:0)
                      2687     cells, (non-fixed:2687   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:25 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2687 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:25 2017
****************************************

avg cell displacement:    0.366 um ( 0.26 row height)
max cell displacement:    2.006 um ( 1.43 row height)
std deviation:            0.207 um ( 0.15 row height)
number of cell moved:      2687 cells (out of 2687 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3220.7
  Total fixed cell area: 0.0
  Total physical cell area: 3220.7
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28    3220.7      0.00       0.0       0.0                          
    0:00:28    3220.7      0.00       0.0       0.0                          
    0:00:28    3220.7      0.00       0.0       0.0                          
    0:00:28    3220.7      0.00       0.0       0.0                          
    0:00:28    3220.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12108    sites, (non-fixed:12108  fixed:0)
                      2687     cells, (non-fixed:2687   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3220.7
  Total fixed cell area: 0.0
  Total physical cell area: 3220.7
  Core area: (20000 20000 774300 762000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 14, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             130.00
  Critical Path Length:          4.61
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2687
  Buf/Inv Cell Count:             685
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2590
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2705.49
  Noncombinational Area:       515.24
  Buf/Inv Area:                386.23
  Net Area:                      0.00
  Net XLength        :       10301.30
  Net YLength        :       11223.82
  -----------------------------------
  Cell Area:                  3220.73
  Design Area:                3220.73
  Net Length        :        21525.12


  Design Rules
  -----------------------------------
  Total Number of Nets:          2760
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.25
  -----------------------------------------
  Overall Compile Time:                1.28
  Overall Compile Wall Clock Time:     1.30



Information: Updating database...
1
check_legality

  Loading design 'sync_fpu'


[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 3220.7
  Total fixed cell area: 0.0
  Total physical cell area: 3220.7
  Core area: (20000 20000 774300 762000)
1
legalize_placement -effort high -incremental 

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.54%  (12108/(21041-0))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12108    sites, (non-fixed:12108  fixed:0)
                      2687     cells, (non-fixed:2687   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2687) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:26 2017
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
set_fix_multiple_port_nets -all -buffer_constants
1
save_mw_cel -as ${design}_4_palced
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_4_palced. (UIG-5)
1
puts "finish_place"
finish_place
##############################################
########### 5. CTS       #####################
##############################################
puts "start_cts"
start_cts
set_clock_tree_options -clock_trees clk                 -insert_boundary_cell true              -ocv_clustering true            -buffer_relocation true                 -buffer_sizing true             -gate_relocation true           -gate_sizing true 
clock: clk
Warning: Boundary cell insertion will be applied on all clocks. (CTS-589)
Warning: OCV-aware clustering will be applied on all clocks. (CTS-602)
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
set cts_use_debug_mode true
true
set cts_do_characterization true
true
#set_ignored_layers -min_routing_layer metal2 -max_routing_layer metal5
clock_opt -fix_hold_all_clocks -continue_on_missing_scandef
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'sync_fpu'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.14 0.13 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.6e-06 5.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.093 0.085 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.065 0.06 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.08 0.075 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.089 0.082 (RCEX-011)
Information: Library Derived Vertical Res : 1.3e-06 1.3e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 4
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 3
LR: Layer 5 utilization is 0.94
LR: Layer 5 gcell size is 2
LR: Layer 6 utilization is 0.91
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.08
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 0.07
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 0.53
LR: Layer 9 gcell size is 1
LR: Layer 10 utilization is 0.54
LR: Layer 10 gcell size is 0
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
OCV-aware clustering being initialized...

Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
current memory usage 0 bytes
CTS: #+++++++++ BEGIN UNIT INFO +++++++++++#
CTS:  derived scale factor to ns, pf, ohm, um: 
CTS: timeScale: 1ns  = 1.000e+00 libTimeUnit
CTS: capScale:  1pf  = 1.000e+03 libCapUnit
CTS: resScale:  1ohm = 1.000e-06 libResUnit
CTS: distScale: 1um  = 1.000e+04 libDistUnit
CTS: #+++++++++ END UNIT INFO +++++++++++#
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Skipping net <clk_BC_1> for sizing, It has already been synthesized
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  Info: will use target transition value for initial CTS stages

Pruning library cells (r/f, pwr)
    Min drive = 0.261651.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.261651.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: BA: Net 'clk_BC'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.030762
CTS: BA: Max skew at toplevel pins = 0.019207

CTS: Starting clock tree synthesis ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Global target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3 (gate levels excluding guide buffers = 1)
CTS:    clock sink pins = 97
CTS:    level  3: gates = 1 (no real gates, guide buffers only)
CTS:    level  2: gates = 1 (no real gates, guide buffers only)
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   BUF_X16
CTS:   INV_X32
CTS:   INV_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = clk_BC_1
CTS:        driving pin = INV_X32_BC_1/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------

CTS: gate level 3 clock tree synthesis results
CTS:   clock net  : clk_BC_1
CTS:   driving pin: INV_X32_BC_1/ZN
CTS:   load pins  : 97 sink pins, 0 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.019]
CTS:   longest path delay  = worst[0.019](rise)
CTS:   shortest path delay = worst[0.000](rise)
CTS:   total capacitance   = worst[116.540 116.540]
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.012 0.010] worst[0.012 0.010]
CTS:      load 0: worst[0.018 0.017] worst[0.012 0.010]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[116.540 116.540]
CTS: drc violations: 0 0

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_BC
CTS:        driving pin = INV_X32_BC/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------
CTS: DI IMPROVE: delay_target CTS:   smallest CTS: 
CTS: DI IMPROVE: best buffer: NangateOpenCellLibrary_ss0p95vn40c/BUF_X32  worst[0.057]CTS: 
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (3 45)  1> (3 46)  2> (3 47)  3> (3 47) 
CTS: Completed 1 to 1 clustering
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (8 46)  1> (7 46)  2> (6 47)  3> (5 47)  4> (4 47)  5> (3 47) 
CTS: Completed 1 to 1 clustering
CTS:  BA: this delay [max min] (skew) = worst[0.015 0.015] (0.000)
CTS:  BA: next delay [max min] (skew) = worst[0.035 0.035] (0.000)
CTS: BA: target cap = 0.046 pf
CTS: Pin 1: INV_X32_BC_1/A is selected for next level
CTS:   delay [max min] (skew) = worst[0.033 0.014] (0.019)
CTS: -----------------------------------------------

CTS: gate level 2 clock tree synthesis results
CTS:   clock net  : clk_BC
CTS:   driving pin: INV_X32_BC/ZN
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.019]
CTS:   longest path delay  = worst[0.049](fall)
CTS:   shortest path delay = worst[0.030](fall)
CTS:   total capacitance   = worst[45.702 45.702]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.048](fall), worst[0.029](fall): INV_X32_BC_1/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.029 0.029] worst[0.004 0.003]
CTS:      load 0: worst[0.029 0.029] worst[0.029 0.029]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[45.702 45.702]
CTS: drc violations: 0 0

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
Information: no clock tree synthesis on don't touch net clk. (CTS-614)

CTS: gate level 1 clock tree synthesis results
CTS:   clock net  : clk
CTS:   driving pin: clk
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.019]
CTS:   longest path delay  = worst[0.055](rise)
CTS:   shortest path delay = worst[0.036](rise)
CTS:   total capacitance   = worst[46.044 46.044]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.054](rise), worst[0.035](rise): INV_X32_BC/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.000 0.000] worst[0.000 0.000]
CTS:      load 0: worst[0.001 0.001] worst[0.000 0.000]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[46.044 46.044]
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: drc violations: 0 0

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[208.286 208.286]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[208.286 208.286]
CTS:   clock tree skew     = worst[0.019]
CTS:   longest path delay  = worst[0.039](rise)
CTS:   shortest path delay = worst[0.020](rise)

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.261651.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.261651.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.274733.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.274733.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.021761
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell


Initializing parameters for clock clk:
Root pin: clk
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition: 0.500 ns
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.018 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns


Starting optimization for clock clk.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.023 0.000 0.023)
    Estimated Insertion Delay (r/f/b) = (0.047  -inf 0.047)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.019 0.000 0.019)
    Estimated Insertion Delay (r/f/b) = (0.021  -inf 0.021)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.022 ns
  Cells = 3 (area=17.556000)
  Inverters = 2 (area=17.556000)
  Inverter Types
  ==============
    INV_X32: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.024, 0.047), End (0.024, 0.047) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
33%   66%   100%   
33%   66%   100%   
Coarse optimization for clock 'clk'
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

Detailed optimization for clock 'clk'
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.027, 0.044), End (0.027, 0.044) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 iteration 1: (0.005961, 0.058950) 
 Total 1 delay buffers added on clock clk (SP)
 Start (0.027, 0.044), End (0.053, 0.059) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 0 out of 4 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.053, 0.059), End (0.053, 0.059) 

Area recovery optimization for clock 'clk':
25%   50%   75%   100%   

 Total 0 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.006 0.000 0.006)
    Estimated Insertion Delay (r/f/b) = (0.059  -inf 0.059)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.005 0.000 0.005)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.011 ns
  Cells = 4 (area=30.590000)
  Buffers = 1 (area=13.034000)
  Inverters = 2 (area=17.556000)
  Buffer Types
  ============
    BUF_X32: 1
  Inverter Types
  ==============
    INV_X32: 2


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  730) 
 clk (port)                                      0   0    0 r (   0  730) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   2    2 r (  49  741) 
 INV_X32_BC/ZN (INV_X32)                         3   6    8 f (  51  738) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   2   10 f (  77  698) 
 INV_X32_BC_1/ZN (INV_X32)                       4   8   18 r (  76  701) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  5   6   24 r ( 449  433) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  9  25   49 r ( 495  430) 
 CTS_clk_CTO_delay41 (net)             97 119                 
 inputRegister/out_reg_20_/CK (DFFR_X1)         11  10   59 r (  33   29) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  730) 
 clk (port)                                      0   0    0 r (   0  730) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   2    2 r (  49  741) 
 INV_X32_BC/ZN (INV_X32)                         3   6    8 f (  51  738) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   2   10 f (  77  698) 
 INV_X32_BC_1/ZN (INV_X32)                       4   8   18 r (  76  701) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  5   6   24 r ( 449  433) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  9  25   49 r ( 495  430) 
 CTS_clk_CTO_delay41 (net)             97 119                 
 outRegister/out_reg_8_/CK (DFFR_X1)            10   4   53 r ( 468  757) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  730) 
 clk (port)                                      0   0    0 r (   0  730) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   1    1 r (  49  741) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  738) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        2   2    3 f (  77  698) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    3 r (  76  701) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  5   4    7 r ( 449  433) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  0   0    7 r ( 495  430) 
 CTS_clk_CTO_delay41 (net)             97 119                 
 inputRegister/out_reg_20_/CK (DFFR_X1)          9   7   15 r (  33   29) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  730) 
 clk (port)                                      0   0    0 r (   0  730) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   1    1 r (  49  741) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  738) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        2   2    3 f (  77  698) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    3 r (  76  701) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  5   4    7 r ( 449  433) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  0   0    7 r ( 495  430) 
 CTS_clk_CTO_delay41 (net)             97 119                 
 outRegister/out_reg_4_/CK (DFFR_X1)             3   2    9 r ( 456  169) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:28 2017
****************************************
Std cell utilization: 58.09%  (12223/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 57.86%  (12108/(21041-115))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12223    sites, (non-fixed:12108  fixed:115)
                      2690     cells, (non-fixed:2687   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       43 
Avg. std cell width:  1.17 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:28 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 13 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:28 2017
****************************************

avg cell displacement:    0.826 um ( 0.59 row height)
max cell displacement:    1.593 um ( 1.14 row height)
std deviation:            0.572 um ( 0.41 row height)
number of cell moved:        47 cells (out of 2687 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 4 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'sync_fpu'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3220.7
  Total fixed cell area: 30.6
  Total physical cell area: 3251.3
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    3251.3      0.00       0.0       0.0                               -2.22


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    3251.3      0.00       0.0       0.0                               -2.22
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:01    3298.4      0.00       0.0       0.0                                0.00

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
20%...40%...60%...80%...100% done.
Memory usage for placement task 32 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:34 2017
****************************************
Std cell utilization: 58.93%  (12400/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 58.71%  (12285/(21041-115))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12400    sites, (non-fixed:12285  fixed:115)
                      2707     cells, (non-fixed:2704   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       46 
Avg. std cell width:  1.33 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:34 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2642 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:34 2017
****************************************

avg cell displacement:    0.361 um ( 0.26 row height)
max cell displacement:    1.097 um ( 0.78 row height)
std deviation:            0.198 um ( 0.14 row height)
number of cell moved:      2607 cells (out of 2704 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3267.8
  Total fixed cell area: 30.6
  Total physical cell area: 3298.4
  Core area: (20000 20000 774300 762000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    3298.4      0.00       0.0       0.0                               -0.01


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07    3298.4      0.00       0.0       0.0                               -0.01
    0:00:07    3300.0      0.00       0.0       0.0                                0.00
    0:00:07    3300.0      0.00       0.0       0.0                                0.00
    0:00:07    3300.0      0.00       0.0       0.0                                0.00
    0:00:07    3300.0      0.00       0.0       0.0                                0.00
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:35 2017
****************************************
Std cell utilization: 58.96%  (12406/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 58.74%  (12291/(21041-115))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12406    sites, (non-fixed:12291  fixed:115)
                      2709     cells, (non-fixed:2706   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       46 
Avg. std cell width:  1.33 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:35 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:35 2017
****************************************

avg cell displacement:    0.289 um ( 0.21 row height)
max cell displacement:    0.950 um ( 0.68 row height)
std deviation:            0.259 um ( 0.18 row height)
number of cell moved:         4 cells (out of 2706 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 3269.4
  Total fixed cell area: 30.6
  Total physical cell area: 3300.0
  Core area: (20000 20000 774300 762000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 19, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             133.00
  Critical Path Length:          4.61
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2784.75
  Noncombinational Area:       515.24
  Buf/Inv Area:                466.83
  Net Area:                      0.00
  Net XLength        :        9089.86
  Net YLength        :        9749.45
  -----------------------------------
  Cell Area:                  3300.00
  Design Area:                3300.00
  Net Length        :        18839.30


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.43
  -----------------------------------------
  Overall Compile Time:                2.47
  Overall Compile Wall Clock Time:     2.50



Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc  757 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,79.43,78.20)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   13  Proc  757 
Net statistics:
Total number of nets     = 2778
Number of nets to route  = 4
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   14  Proc  757 
Average gCell capacity  2.60     on layer (1)    metal1
Average gCell capacity  5.82     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.12     on layer (5)    metal5
Average gCell capacity  0.20     on layer (6)    metal6
Average gCell capacity  0.91     on layer (7)    metal7
Average gCell capacity  0.91     on layer (8)    metal8
Average gCell capacity  0.45     on layer (9)    metal9
Average gCell capacity  0.45     on layer (10)   metal10
Average number of tracks per gCell 10.18         on layer (1)    metal1
Average number of tracks per gCell 7.48  on layer (2)    metal2
Average number of tracks per gCell 3.78  on layer (3)    metal3
Average number of tracks per gCell 3.75  on layer (4)    metal4
Average number of tracks per gCell 1.89  on layer (5)    metal5
Average number of tracks per gCell 1.89  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.95  on layer (8)    metal8
Average number of tracks per gCell 0.49  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 30800
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   14  Proc  757 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   14  Proc  757 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   14  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   13  Alloctr   14  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =     5 (0.08%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.13%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.03%)
Initial. metal1     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.13%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.03%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 497.89
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 1.26
Initial. Layer metal3 wire length = 238.61
Initial. Layer metal4 wire length = 258.02
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 333
Initial. Via VIA12 count = 108
Initial. Via VIA23 count = 107
Initial. Via VIA34 count = 118
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   13  Alloctr   14  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     4 (0.06%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.13%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.13%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 494.88
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 2.45
phase1. Layer metal3 wire length = 235.81
phase1. Layer metal4 wire length = 256.62
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 314
phase1. Via VIA12 count = 102
phase1. Via VIA23 count = 100
phase1. Via VIA34 count = 112
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   13  Alloctr   14  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 494.88
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 2.45
phase2. Layer metal3 wire length = 235.81
phase2. Layer metal4 wire length = 256.62
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 314
phase2. Via VIA12 count = 102
phase2. Via VIA23 count = 100
phase2. Via VIA34 count = 112
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   13  Alloctr   14  Proc  758 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.73 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  1.12 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   14  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   14  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   12  Alloctr   13  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   13  Alloctr   13  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 136 of 443


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   13  Alloctr   14  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   13  Alloctr   14  Proc  758 

Number of wires with overlap after iteration 1 = 4 of 288


Wire length and via report:
---------------------------
Number of metal1 wires: 0                 : 0
Number of metal2 wires: 93               VIA12: 103
Number of metal3 wires: 99               VIA23: 102
Number of metal4 wires: 96               VIA34: 115
Number of metal5 wires: 0                VIA45: 0
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 288               vias: 320

Total metal1 wire length: 0.0
Total metal2 wire length: 16.3
Total metal3 wire length: 235.6
Total metal4 wire length: 256.1
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 508.0

Longest metal1 wire length: 0.0
Longest metal2 wire length: 0.6
Longest metal3 wire length: 34.0
Longest metal4 wire length: 31.2
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   12  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   13  Alloctr   13  Proc  758 
Total number of nets = 2778, of which 0 are not extracted
Total number of open nets = 2772, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   3
Routed  3/36 Partitions, Violations =   3
Routed  4/36 Partitions, Violations =   5
Routed  5/36 Partitions, Violations =   6
Routed  6/36 Partitions, Violations =   6
Routed  7/36 Partitions, Violations =   6
Routed  8/36 Partitions, Violations =   6
Routed  9/36 Partitions, Violations =   8
Routed  10/36 Partitions, Violations =  8
Routed  11/36 Partitions, Violations =  8
Routed  12/36 Partitions, Violations =  8
Routed  13/36 Partitions, Violations =  8
Routed  14/36 Partitions, Violations =  9
Routed  15/36 Partitions, Violations =  9
Routed  16/36 Partitions, Violations =  9
Routed  17/36 Partitions, Violations =  9
Routed  18/36 Partitions, Violations =  10
Routed  19/36 Partitions, Violations =  10
Routed  20/36 Partitions, Violations =  10
Routed  21/36 Partitions, Violations =  10
Routed  22/36 Partitions, Violations =  12
Routed  23/36 Partitions, Violations =  12
Routed  24/36 Partitions, Violations =  12
Routed  25/36 Partitions, Violations =  13
Routed  26/36 Partitions, Violations =  13
Routed  27/36 Partitions, Violations =  13
Routed  28/36 Partitions, Violations =  13
Routed  29/36 Partitions, Violations =  13
Routed  30/36 Partitions, Violations =  13
Routed  31/36 Partitions, Violations =  13
Routed  32/36 Partitions, Violations =  13
Routed  33/36 Partitions, Violations =  13
Routed  34/36 Partitions, Violations =  13
Routed  35/36 Partitions, Violations =  13
Routed  36/36 Partitions, Violations =  13

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      13
        Diff net spacing : 9
        Short : 4

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   13  Alloctr   14  Proc  758 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/8 Partitions, Violations =    11
Routed  2/8 Partitions, Violations =    9
Routed  3/8 Partitions, Violations =    6
Routed  4/8 Partitions, Violations =    4
Routed  5/8 Partitions, Violations =    3
Routed  6/8 Partitions, Violations =    2
Routed  7/8 Partitions, Violations =    1
Routed  8/8 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 1] Total (MB): Used   13  Alloctr   14  Proc  758 

End DR iteration 1 with 8 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   12  Alloctr   13  Proc  758 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   12  Alloctr   13  Proc  758 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    511 micron
Total Number of Contacts =             307
Total Number of Wires =                280
Total Number of PtConns =              153
Total Number of Routable Wires =       280
Total Routable Wire Length =           505 micron
        Layer     metal1 :          0 micron
        Layer     metal2 :         13 micron
        Layer     metal3 :        248 micron
        Layer     metal4 :        250 micron
        Layer     metal5 :          0 micron
        Layer     metal6 :          0 micron
        Layer     metal7 :          0 micron
        Layer     metal8 :          0 micron
        Layer     metal9 :          0 micron
        Layer    metal10 :          0 micron
        Via        VIA34 :        101
        Via        VIA23 :        103
        Via        VIA12 :          8
        Via   VIA12(rot) :         95

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 307 vias)
 
    Layer via1       =  0.00% (0      / 103     vias)
        Un-optimized = 100.00% (103     vias)
    Layer via2       =  0.00% (0      / 103     vias)
        Un-optimized = 100.00% (103     vias)
    Layer via3       =  0.00% (0      / 101     vias)
        Un-optimized = 100.00% (101     vias)
 
  Total double via conversion rate    =  0.00% (0 / 307 vias)
 
    Layer via1       =  0.00% (0      / 103     vias)
    Layer via2       =  0.00% (0      / 103     vias)
    Layer via3       =  0.00% (0      / 101     vias)
 

Total number of nets = 2778
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (4/2776 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 104 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:36 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============= Clock Tree Summary ==============
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  97        3         3         0.0054    0.0559      0             30.5900
 
****************************************
Report : qor
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:36 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             133.00
  Critical Path Length:          4.61
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2784.753994
  Noncombinational Area:   515.242016
  Buf/Inv Area:            466.830001
  Net Area:                  0.000000
  Net XLength        :        9336.11
  Net YLength        :       10015.35
  -----------------------------------
  Cell Area:              3299.996010
  Design Area:            3299.996010
  Net Length        :        19351.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.43
  -----------------------------------------
  Overall Compile Time:                2.47
  Overall Compile Wall Clock Time:     2.50

Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'clk'. (MWUI-032)
clock_opt completed Successfully
1
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection -power_net VDD                                      -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 48 power ports and 48 ground ports
1
save_mw_cel -as ${design}_5_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_5_cts. (UIG-5)
1
puts "finish_cts"
finish_cts
##############################################
########### 6. Routing   #####################
##############################################
puts "start_route"
start_route
check_routeability

Create error cell sync_fpu.err ...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

  Checked        1/4 SBoxes
  Checked        2/4 SBoxes
  Checked        3/4 SBoxes
  Checked        4/4 SBoxes

No blocked port was detected

[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:01

[        CHECK DESIGN] Peak Memory =    232M Data =     10M

Update error cell ...
1
set_delay_calculation_options -arnoldi_effort low
1
set_net_routing_layer_constraints       -max_layer_name metal5 -min_layer_name metal1 {*}
Warning: Net 'clk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'CTS_clk_CTO_delay41' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'clk_BC' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'clk_BC_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
1
set_si_options -route_xtalk_prevention true      -delta_delay true       -min_delta_delay true   -static_noise true      -max_transition_mode normal_slew        -timing_window true 
Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true    -groute_incremental true        -track_assign_timing_driven true        -same_net_notch check_and_fix 
1
route_opt -effort high  -stage track    -xtalk_reduction        -incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (4/2776 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 107 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2782 nets in the design, 2775 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:37 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             133.00
  Critical Path Length:          4.61
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2784.753994
  Noncombinational Area:   515.242016
  Buf/Inv Area:            466.830001
  Net Area:                  0.000000
  Net XLength        :        9336.11
  Net YLength        :       10015.35
  -----------------------------------
  Cell Area:              3299.996010
  Design Area:            3299.996010
  Net Length        :        19351.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.43
  -----------------------------------------
  Overall Compile Time:                2.47
  Overall Compile Wall Clock Time:     2.50

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Thu Dec 28 19:51:37 2017

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Dec 28 19:51:37 2017
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Dec 28 19:51:37 2017
 
****************************************
Report : qor
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:37 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             133.00
  Critical Path Length:          4.61
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2784.753994
  Noncombinational Area:   515.242016
  Buf/Inv Area:            466.830001
  Net Area:                  0.000000
  Net XLength        :        9336.11
  Net YLength        :       10015.35
  -----------------------------------
  Cell Area:              3299.996010
  Design Area:            3299.996010
  Net Length        :        19351.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.43
  -----------------------------------------
  Overall Compile Time:                2.47
  Overall Compile Wall Clock Time:     2.50

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Dec 28 19:51:37 2017

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Nets with DRC Violations: 0
  Total moveable cell area: 3269.4
  Total fixed cell area: 30.6
  Total physical cell area: 3300.0
  Core area: (20000 20000 774300 762000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    3298.9      0.00       0.0       0.0                          
    0:00:00    3298.7      0.00       0.0       0.0                          
    0:00:00    3290.4      0.00       0.0       0.0                          
    0:00:00    3282.2      0.00       0.0       0.0                          
    0:00:00    3273.9      0.00       0.0       0.0                          
    0:00:00    3272.1      0.00       0.0       0.0                          
    0:00:00    3268.1      0.00       0.0       0.0                          
    0:00:00    3259.8      0.00       0.0       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:37 2017
****************************************
Std cell utilization: 58.24%  (12255/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 58.01%  (12140/(21041-115))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12255    sites, (non-fixed:12140  fixed:115)
                      2709     cells, (non-fixed:2706   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.15 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:37 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2706) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:37 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Dec 28 19:51:38 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Dec 28 19:51:38 2017
Successfully removed route by type
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,79.43,78.20)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Net statistics:
Total number of nets     = 2778
Number of nets to route  = 2772
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   14  Alloctr   14  Proc  758 
Average gCell capacity  2.65     on layer (1)    metal1
Average gCell capacity  5.82     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.12     on layer (5)    metal5
Average gCell capacity  0.20     on layer (6)    metal6
Average gCell capacity  0.91     on layer (7)    metal7
Average gCell capacity  0.91     on layer (8)    metal8
Average gCell capacity  0.45     on layer (9)    metal9
Average gCell capacity  0.45     on layer (10)   metal10
Average number of tracks per gCell 10.18         on layer (1)    metal1
Average number of tracks per gCell 7.48  on layer (2)    metal2
Average number of tracks per gCell 3.78  on layer (3)    metal3
Average number of tracks per gCell 3.75  on layer (4)    metal4
Average number of tracks per gCell 1.89  on layer (5)    metal5
Average number of tracks per gCell 1.89  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.95  on layer (8)    metal8
Average number of tracks per gCell 0.49  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 30800
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   14  Alloctr   14  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   14  Alloctr   14  Proc  758 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   14  Alloctr   15  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3783 Max = 7 GRCs =  2306 (36.12%)
Initial. H routing: Overflow =  2075 Max = 7 (GRCs =  3) GRCs =  1320 (41.35%)
Initial. V routing: Overflow =  1707 Max = 7 (GRCs =  3) GRCs =   986 (30.89%)
Initial. metal1     Overflow =    51 Max = 3 (GRCs =  1) GRCs =    55 (1.72%)
Initial. metal2     Overflow =  1586 Max = 7 (GRCs =  3) GRCs =   870 (27.26%)
Initial. metal3     Overflow =  2024 Max = 7 (GRCs =  3) GRCs =  1265 (39.63%)
Initial. metal4     Overflow =   121 Max = 3 (GRCs =  1) GRCs =   116 (3.63%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   90.6 4.38 1.27 0.65 0.62 0.32 0.06 0.00 0.00 0.00 0.75 0.00 0.00 1.27
metal2   16.9 9.68 5.49 3.67 2.44 8.08 5.75 8.44 10.7 0.00 9.77 2.24 5.49 11.3
metal3   15.6 1.30 3.64 10.9 0.00 4.12 12.4 2.40 0.00 0.00 18.1 0.00 2.40 29.0
metal4   42.7 0.03 7.05 8.73 0.00 16.7 5.16 1.56 0.00 0.00 14.4 0.00 0.00 3.54
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.7 1.66 1.88 2.59 0.33 3.16 2.52 1.34 1.16 0.00 4.65 0.24 0.85 4.88


Initial. Total Wire Length = 18449.99
Initial. Layer metal1 wire length = 664.65
Initial. Layer metal2 wire length = 7341.57
Initial. Layer metal3 wire length = 7541.84
Initial. Layer metal4 wire length = 2901.92
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 14373
Initial. Via VIA12 count = 8061
Initial. Via VIA23 count = 5267
Initial. Via VIA34 count = 1045
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3321 Max = 7 GRCs =  2395 (37.52%)
phase1. H routing: Overflow =  1546 Max = 5 (GRCs =  3) GRCs =  1326 (41.54%)
phase1. V routing: Overflow =  1775 Max = 7 (GRCs =  1) GRCs =  1069 (33.49%)
phase1. metal1     Overflow =    45 Max = 2 (GRCs =  3) GRCs =    52 (1.63%)
phase1. metal2     Overflow =  1655 Max = 7 (GRCs =  1) GRCs =   949 (29.73%)
phase1. metal3     Overflow =  1501 Max = 5 (GRCs =  3) GRCs =  1274 (39.91%)
phase1. metal4     Overflow =   119 Max = 2 (GRCs = 13) GRCs =   120 (3.76%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   87.7 5.03 2.14 0.88 1.10 0.78 0.23 0.06 0.10 0.00 0.84 0.00 0.00 1.04
metal2   14.1 10.4 5.16 4.77 2.73 7.34 5.23 7.73 11.0 0.00 11.1 2.47 6.36 11.3
metal3   12.3 0.78 3.21 11.9 0.00 4.58 12.1 3.41 0.00 0.00 22.5 0.00 2.76 26.3
metal4   28.6 0.03 8.08 9.90 0.00 18.2 5.88 2.11 0.00 0.00 23.6 0.00 0.00 3.44
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.2 1.76 2.01 2.97 0.41 3.34 2.54 1.44 1.21 0.00 6.29 0.27 0.98 4.55


phase1. Total Wire Length = 19661.19
phase1. Layer metal1 wire length = 918.54
phase1. Layer metal2 wire length = 7693.12
phase1. Layer metal3 wire length = 7224.67
phase1. Layer metal4 wire length = 3824.87
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 14647
phase1. Via VIA12 count = 8155
phase1. Via VIA23 count = 5192
phase1. Via VIA34 count = 1300
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2314 Max = 6 GRCs =  1680 (26.32%)
phase2. H routing: Overflow =  1230 Max = 5 (GRCs =  1) GRCs =   929 (29.10%)
phase2. V routing: Overflow =  1084 Max = 6 (GRCs =  1) GRCs =   751 (23.53%)
phase2. metal1     Overflow =    43 Max = 2 (GRCs =  1) GRCs =    56 (1.75%)
phase2. metal2     Overflow =  1041 Max = 6 (GRCs =  1) GRCs =   709 (22.21%)
phase2. metal3     Overflow =  1187 Max = 5 (GRCs =  1) GRCs =   873 (27.35%)
phase2. metal4     Overflow =    43 Max = 2 (GRCs =  1) GRCs =    42 (1.32%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   84.3 6.95 3.05 1.14 0.97 1.04 0.29 0.23 0.10 0.03 0.94 0.00 0.00 0.91
metal2   10.7 9.84 7.76 7.27 3.67 10.3 6.49 8.47 8.96 0.00 11.8 1.98 6.20 6.46
metal3   13.1 1.10 3.25 10.3 0.00 3.96 11.1 3.38 0.16 0.00 25.4 0.00 2.79 25.1
metal4   30.0 0.06 7.92 10.7 0.00 17.7 6.59 1.72 0.00 0.00 23.8 0.00 0.00 1.36
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.8 1.80 2.20 2.96 0.46 3.31 2.45 1.38 0.92 0.00 6.20 0.20 0.90 3.39


phase2. Total Wire Length = 20636.59
phase2. Layer metal1 wire length = 1218.71
phase2. Layer metal2 wire length = 8773.02
phase2. Layer metal3 wire length = 7050.05
phase2. Layer metal4 wire length = 3594.80
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 14603
phase2. Via VIA12 count = 8201
phase2. Via VIA23 count = 5202
phase2. Via VIA34 count = 1200
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2374 Max = 5 GRCs =  1747 (27.37%)
phase3. H routing: Overflow =  1234 Max = 4 (GRCs =  3) GRCs =   961 (30.11%)
phase3. V routing: Overflow =  1140 Max = 5 (GRCs =  3) GRCs =   786 (24.62%)
phase3. metal1     Overflow =    41 Max = 2 (GRCs =  1) GRCs =    55 (1.72%)
phase3. metal2     Overflow =  1076 Max = 5 (GRCs =  3) GRCs =   723 (22.65%)
phase3. metal3     Overflow =  1192 Max = 4 (GRCs =  3) GRCs =   906 (28.38%)
phase3. metal4     Overflow =    64 Max = 2 (GRCs =  1) GRCs =    63 (1.97%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   84.1 7.40 2.73 1.10 1.20 0.97 0.26 0.13 0.06 0.06 1.04 0.00 0.00 0.84
metal2   10.9 10.2 7.63 7.18 3.41 10.3 6.56 8.08 8.70 0.00 11.5 2.31 6.17 6.82
metal3   12.4 1.10 3.41 11.0 0.00 3.70 10.7 3.77 0.13 0.00 24.4 0.00 3.15 26.0
metal4   29.1 0.06 7.73 10.5 0.00 17.5 6.53 1.82 0.00 0.00 24.6 0.00 0.03 2.01
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.6 1.89 2.15 2.98 0.46 3.26 2.41 1.38 0.89 0.01 6.17 0.23 0.94 3.57


phase3. Total Wire Length = 20730.30
phase3. Layer metal1 wire length = 1224.95
phase3. Layer metal2 wire length = 8791.56
phase3. Layer metal3 wire length = 7030.21
phase3. Layer metal4 wire length = 3683.58
phase3. Layer metal5 wire length = 0.00
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 14597
phase3. Via VIA12 count = 8198
phase3. Via VIA23 count = 5182
phase3. Via VIA34 count = 1217
phase3. Via VIA45 count = 0
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   15  Alloctr   16  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 45.64 %
Peak    vertical track utilization   = 183.33 %
Average horizontal track utilization = 39.85 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   14  Alloctr   15  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   15  Alloctr   15  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 26388 of 29571


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   15  Alloctr   16  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   15  Alloctr   16  Proc  758 

Number of wires with overlap after iteration 1 = 14352 of 20115


Wire length and via report:
---------------------------
Number of metal1 wires: 1224              : 0
Number of metal2 wires: 12370            VIA12: 9154
Number of metal3 wires: 5668             VIA23: 8032
Number of metal4 wires: 853              VIA34: 1337
Number of metal5 wires: 0                VIA45: 0
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 20115             vias: 18523

Total metal1 wire length: 1199.8
Total metal2 wire length: 9597.3
Total metal3 wire length: 8158.9
Total metal4 wire length: 3517.5
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 22473.5

Longest metal1 wire length: 56.8
Longest metal2 wire length: 49.4
Longest metal3 wire length: 52.8
Longest metal4 wire length: 54.0
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Dec 28 19:51:40 2017

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Warning: Net 'fpua/bs/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2782 nets in the design, 2775 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:41 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             140.00
  Critical Path Length:          4.65
  Critical Path Slack:          -0.03
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.23
  No. of Violating Paths:       15.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -1.34
  No. of Hold Violations:       26.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2744.587994
  Noncombinational Area:   515.242016
  Buf/Inv Area:            427.994002
  Net Area:                  0.000000
  Net XLength        :       10400.43
  Net YLength        :       13385.40
  -----------------------------------
  Cell Area:              3259.830010
  Design Area:            3259.830010
  Net Length        :        23785.83


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.64
  -----------------------------------------
  Overall Compile Time:                2.71
  Overall Compile Wall Clock Time:     2.74

ROPT:    (SETUP) WNS: 0.0325 TNS: 0.2315  Number of Violating Path: 15
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Dec 28 19:51:41 2017

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.03  TNS: 0.23  Number of Violating Paths: 15  (with Crosstalk delta delays)
  Nets with DRC Violations: 0
  Total moveable cell area: 3229.2
  Total fixed cell area: 30.6
  Total physical cell area: 3259.8
  Core area: (20000 20000 774300 762000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    3260.1      0.03       0.2       0.0 outRegister/out_reg_1_/D 
    0:00:00    3260.4      0.02       0.1       0.0 outRegister/out_reg_1_/D 
    0:00:00    3260.6      0.02       0.1       0.0 outRegister/out_reg_1_/D 
    0:00:00    3260.4      0.01       0.0       6.9 outRegister/out_reg_1_/D 
    0:00:00    3261.2      0.01       0.0       6.9 outRegister/out_reg_1_/D 
    0:00:00    3261.4      0.01       0.0       6.9 outRegister/out_reg_1_/D 
    0:00:00    3262.0      0.01       0.0       6.9 outRegister/out_reg_1_/D 
    0:00:00    3263.3      0.00       0.0       6.9 outRegister/out_reg_0_/D 
    0:00:00    3263.6      0.00       0.0       6.9 outRegister/out_reg_0_/D 


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:43 2017
****************************************
Std cell utilization: 58.31%  (12269/(21041-0))
(Non-fixed + Fixed)
Std cell utilization: 58.08%  (12154/(21041-115))
(Non-fixed only)
Chip area:            21041    sites, bbox (2.00 2.00 77.43 76.20) um
Std cell area:        12269    sites, (non-fixed:12154  fixed:115)
                      2709     cells, (non-fixed:2706   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       44 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 53)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:43 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2706) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : sync_fpu
  Version: G-2012.06-ICC-SP2
  Date   : Thu Dec 28 19:51:43 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(794300,782000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(794300,782000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Dec 28 19:51:43 2017
GART: Updated design time.
GART: Transferring timing data to the router....
* Reached RCCALC-011 limit - remainder will be suppressed
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Dec 28 19:51:43 2017
Successfully removed route by type
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,79.43,78.20)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Net statistics:
Total number of nets     = 2778
Number of nets to route  = 2771
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   14  Alloctr   14  Proc  758 
Average gCell capacity  2.65     on layer (1)    metal1
Average gCell capacity  5.82     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.12     on layer (5)    metal5
Average gCell capacity  0.20     on layer (6)    metal6
Average gCell capacity  0.91     on layer (7)    metal7
Average gCell capacity  0.91     on layer (8)    metal8
Average gCell capacity  0.45     on layer (9)    metal9
Average gCell capacity  0.45     on layer (10)   metal10
Average number of tracks per gCell 10.18         on layer (1)    metal1
Average number of tracks per gCell 7.48  on layer (2)    metal2
Average number of tracks per gCell 3.78  on layer (3)    metal3
Average number of tracks per gCell 3.75  on layer (4)    metal4
Average number of tracks per gCell 1.89  on layer (5)    metal5
Average number of tracks per gCell 1.89  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.95  on layer (8)    metal8
Average number of tracks per gCell 0.49  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 30800
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   14  Alloctr   14  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   14  Alloctr   14  Proc  758 
Warning: The global router sees the pin (TOP product[1]) (79.360 14.505) of net product[1] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (outRegister/out_reg_1_ Q) (76.910 14.785) of net product[1] as blocked and might route the net through the blockages. (ZRT-110)
1 nets with total of 2 blocked pins
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   14  Alloctr   15  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3802 Max = 7 GRCs =  2308 (36.15%)
Initial. H routing: Overflow =  2073 Max = 7 (GRCs =  3) GRCs =  1309 (41.01%)
Initial. V routing: Overflow =  1728 Max = 7 (GRCs =  1) GRCs =   999 (31.30%)
Initial. metal1     Overflow =    53 Max = 3 (GRCs =  1) GRCs =    57 (1.79%)
Initial. metal2     Overflow =  1591 Max = 7 (GRCs =  1) GRCs =   877 (27.47%)
Initial. metal3     Overflow =  2020 Max = 7 (GRCs =  3) GRCs =  1252 (39.22%)
Initial. metal4     Overflow =   136 Max = 3 (GRCs =  2) GRCs =   122 (3.82%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   90.4 4.64 1.23 0.52 0.65 0.29 0.19 0.00 0.00 0.00 0.68 0.00 0.00 1.30
metal2   17.4 9.45 5.45 3.25 2.73 7.69 5.84 7.79 11.1 0.00 10.4 1.85 5.49 11.4
metal3   15.5 1.23 3.38 11.2 0.00 3.96 12.7 2.44 0.00 0.00 18.2 0.00 2.18 28.9
metal4   42.3 0.03 6.92 8.38 0.00 17.4 5.23 1.36 0.00 0.00 14.5 0.00 0.00 3.77
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.7 1.66 1.83 2.53 0.36 3.17 2.59 1.25 1.20 0.00 4.75 0.20 0.83 4.91


Initial. Total Wire Length = 18402.30
Initial. Layer metal1 wire length = 667.54
Initial. Layer metal2 wire length = 7335.81
Initial. Layer metal3 wire length = 7481.84
Initial. Layer metal4 wire length = 2917.11
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 14429
Initial. Via VIA12 count = 8048
Initial. Via VIA23 count = 5263
Initial. Via VIA34 count = 1118
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3339 Max = 7 GRCs =  2390 (37.44%)
phase1. H routing: Overflow =  1595 Max = 6 (GRCs =  1) GRCs =  1323 (41.45%)
phase1. V routing: Overflow =  1743 Max = 7 (GRCs =  2) GRCs =  1067 (33.43%)
phase1. metal1     Overflow =    46 Max = 2 (GRCs =  2) GRCs =    54 (1.69%)
phase1. metal2     Overflow =  1626 Max = 7 (GRCs =  2) GRCs =   944 (29.57%)
phase1. metal3     Overflow =  1549 Max = 6 (GRCs =  1) GRCs =  1269 (39.76%)
phase1. metal4     Overflow =   116 Max = 2 (GRCs =  8) GRCs =   123 (3.85%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   86.0 6.75 1.75 1.33 1.14 0.75 0.13 0.13 0.06 0.00 0.84 0.00 0.00 1.10
metal2   13.1 11.1 5.94 4.77 2.56 7.24 5.23 8.21 10.1 0.00 11.8 2.69 5.81 11.3
metal3   13.7 0.49 2.79 10.7 0.00 4.45 12.3 3.28 0.03 0.00 22.0 0.00 2.82 27.2
metal4   27.6 0.06 8.34 10.2 0.00 17.8 6.59 2.05 0.00 0.00 23.6 0.00 0.00 3.51
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.0 1.99 2.03 2.92 0.40 3.27 2.62 1.48 1.10 0.00 6.30 0.29 0.93 4.66


phase1. Total Wire Length = 19669.14
phase1. Layer metal1 wire length = 1001.31
phase1. Layer metal2 wire length = 7608.04
phase1. Layer metal3 wire length = 7233.33
phase1. Layer metal4 wire length = 3826.46
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 14681
phase1. Via VIA12 count = 8141
phase1. Via VIA23 count = 5227
phase1. Via VIA34 count = 1313
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2269 Max = 4 GRCs =  1673 (26.21%)
phase2. H routing: Overflow =  1257 Max = 4 (GRCs =  4) GRCs =   939 (29.42%)
phase2. V routing: Overflow =  1012 Max = 4 (GRCs = 15) GRCs =   734 (22.99%)
phase2. metal1     Overflow =    52 Max = 2 (GRCs =  3) GRCs =    64 (2.01%)
phase2. metal2     Overflow =   964 Max = 4 (GRCs = 15) GRCs =   686 (21.49%)
phase2. metal3     Overflow =  1204 Max = 4 (GRCs =  4) GRCs =   875 (27.41%)
phase2. metal4     Overflow =    48 Max = 1 (GRCs = 48) GRCs =    48 (1.50%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   84.4 7.76 1.95 1.17 1.07 0.97 0.23 0.19 0.13 0.10 0.91 0.00 0.00 1.10
metal2   11.8 11.2 6.56 5.78 4.03 10.0 5.91 9.25 9.55 0.00 12.6 1.69 5.10 6.43
metal3   14.3 0.16 2.60 10.6 0.00 4.06 11.3 3.28 0.16 0.00 25.1 0.00 2.76 25.4
metal4   28.5 0.06 8.28 11.6 0.00 18.9 6.23 1.33 0.00 0.00 23.2 0.00 0.00 1.56
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 1.92 1.94 2.93 0.51 3.41 2.37 1.41 0.98 0.01 6.20 0.17 0.79 3.45


phase2. Total Wire Length = 20209.71
phase2. Layer metal1 wire length = 1186.76
phase2. Layer metal2 wire length = 8440.69
phase2. Layer metal3 wire length = 7007.38
phase2. Layer metal4 wire length = 3574.87
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 14587
phase2. Via VIA12 count = 8173
phase2. Via VIA23 count = 5211
phase2. Via VIA34 count = 1203
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   15  Alloctr   16  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2337 Max = 5 GRCs =  1740 (27.26%)
phase3. H routing: Overflow =  1263 Max = 4 (GRCs =  2) GRCs =   969 (30.36%)
phase3. V routing: Overflow =  1074 Max = 5 (GRCs =  5) GRCs =   771 (24.15%)
phase3. metal1     Overflow =    46 Max = 2 (GRCs =  1) GRCs =    58 (1.82%)
phase3. metal2     Overflow =  1000 Max = 5 (GRCs =  5) GRCs =   697 (21.84%)
phase3. metal3     Overflow =  1217 Max = 4 (GRCs =  2) GRCs =   911 (28.54%)
phase3. metal4     Overflow =    74 Max = 1 (GRCs = 74) GRCs =    74 (2.32%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   84.8 7.44 1.85 1.01 1.49 0.81 0.19 0.26 0.10 0.10 0.91 0.03 0.00 0.97
metal2   11.3 10.9 7.21 6.14 4.25 10.2 5.52 8.64 9.42 0.00 12.1 1.82 5.71 6.56
metal3   14.0 0.16 2.40 11.0 0.00 4.32 11.3 3.02 0.16 0.00 24.1 0.00 2.95 26.4
metal4   28.5 0.06 7.86 11.3 0.00 18.4 6.56 1.56 0.00 0.00 23.2 0.00 0.00 2.40
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.8 1.86 1.93 2.95 0.57 3.38 2.36 1.35 0.97 0.01 6.05 0.19 0.87 3.64


phase3. Total Wire Length = 20351.28
phase3. Layer metal1 wire length = 1192.35
phase3. Layer metal2 wire length = 8525.86
phase3. Layer metal3 wire length = 7010.38
phase3. Layer metal4 wire length = 3622.68
phase3. Layer metal5 wire length = 0.00
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 14561
phase3. Via VIA12 count = 8171
phase3. Via VIA23 count = 5210
phase3. Via VIA34 count = 1180
phase3. Via VIA45 count = 0
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   15  Alloctr   16  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 45.13 %
Peak    vertical track utilization   = 183.33 %
Average horizontal track utilization = 39.67 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    3  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   14  Alloctr   15  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   15  Alloctr   16  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 26203 of 29410


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   15  Alloctr   16  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   15  Alloctr   16  Proc  758 

Number of wires with overlap after iteration 1 = 14217 of 19914


Wire length and via report:
---------------------------
Number of metal1 wires: 1189              : 0
Number of metal2 wires: 12218            VIA12: 9107
Number of metal3 wires: 5632             VIA23: 7955
Number of metal4 wires: 875              VIA34: 1327
Number of metal5 wires: 0                VIA45: 0
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 19914             vias: 18389

Total metal1 wire length: 1169.0
Total metal2 wire length: 9299.5
Total metal3 wire length: 8101.5
Total metal4 wire length: 3536.5
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 22106.5

Longest metal1 wire length: 54.3
Longest metal2 wire length: 44.9
Longest metal3 wire length: 52.8
Longest metal4 wire length: 68.8
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Dec 28 19:51:45 2017

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Warning: Net 'fpua/bs/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2782 nets in the design, 2775 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : sync_fpu
Version: G-2012.06-ICC-SP2
Date   : Thu Dec 28 19:51:46 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             132.00
  Critical Path Length:          4.62
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      5.00
  Total Negative Slack:         -0.02
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -1.29
  No. of Hold Violations:       26.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        121
  Hierarchical Port Count:       1195
  Leaf Cell Count:               2709
  Buf/Inv Cell Count:             707
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      2612
  Sequential Cell Count:           97
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2748.311994
  Noncombinational Area:   515.242016
  Buf/Inv Area:            428.526002
  Net Area:                  0.000000
  Net XLength        :       10360.71
  Net YLength        :       13176.90
  -----------------------------------
  Cell Area:              3263.554011
  Design Area:            3263.554011
  Net Length        :        23537.61


  Design Rules
  -----------------------------------
  Total Number of Nets:          2782
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.33
  -----------------------------------------
  Overall Compile Time:                4.42
  Overall Compile Wall Clock Time:     4.46

ROPT:    (SETUP) WNS: 0.0176 TNS: 0.0176  Number of Violating Path: 1
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
1
save_mw_cel -as ${design}_6_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named sync_fpu_6_routed. (UIG-5)
1
puts "finish_route"
finish_route
##############################################
########### 7. Finishing #####################
##############################################
insert_zrt_redundant_vias 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   14  Alloctr   15  Proc  758 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA23(r) ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA34    ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA34(r) ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA45    ->  VIA45_1x2     VIA45_2x1   

       VIA56    ->  VIA56_2x1     VIA56_1x2   

       VIA67    ->  VIA67_1x2     VIA67_2x1   

       VIA78    ->  VIA78_2x1     VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_2x1   

      VIA910    -> VIA910_2x1    VIA910_1x2   



        There were 348 out of 8906 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   13  Proc    0 
[Technology Processing] Total (MB): Used   15  Alloctr   16  Proc  758 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    6138
Routed  2/4 Partitions, Violations =    7837
Routed  3/4 Partitions, Violations =    8967
Routed  4/4 Partitions, Violations =    9201

RedundantVia finished with 9201 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9201
        Diff net spacing : 1758
        Same net spacing : 77
        Diff net via-cut spacing : 6
        Same net via-cut spacing : 2
        Less than minimum width : 492
        Less than minimum enclosed area : 2
        Short : 6863
        Internal-only types : 1


Total Wire Length =                    22687 micron
Total Number of Contacts =             17951
Total Number of Wires =                19282
Total Number of PtConns =              5342
Total Number of Routable Wires =       19282
Total Routable Wire Length =           22328 micron
        Layer         metal1 :       1177 micron
        Layer         metal2 :       9431 micron
        Layer         metal3 :       8236 micron
        Layer         metal4 :       3843 micron
        Layer         metal5 :          0 micron
        Layer         metal6 :          0 micron
        Layer         metal7 :          0 micron
        Layer         metal8 :          0 micron
        Layer         metal9 :          0 micron
        Layer        metal10 :          0 micron
        Via            VIA34 :        497
        Via       VIA34(rot) :          7
        Via        VIA34_1x2 :         35
        Via   VIA34(rot)_2x1 :        638
        Via   VIA34(rot)_1x2 :         25
        Via        VIA34_2x1 :        212
        Via            VIA23 :       3258
        Via       VIA23(rot) :        123
        Via        VIA23_1x2 :        677
        Via   VIA23(rot)_2x1 :        411
        Via   VIA23(rot)_1x2 :       3078
        Via        VIA23_2x1 :         56
        Via            VIA12 :        499
        Via       VIA12(rot) :       3365
        Via        VIA12_1x2 :       1105
        Via   VIA12(rot)_2x1 :       1754
        Via   VIA12(rot)_1x2 :       1838
        Via        VIA12_2x1 :        373

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 56.83% (10202 / 17951 vias)
 
    Layer via1       = 56.75% (5070   / 8934    vias)
        Weight 1     = 56.75% (5070    vias)
        Un-optimized = 43.25% (3864    vias)
    Layer via2       = 55.53% (4222   / 7603    vias)
        Weight 1     = 55.53% (4222    vias)
        Un-optimized = 44.47% (3381    vias)
    Layer via3       = 64.36% (910    / 1414    vias)
        Weight 1     = 64.36% (910     vias)
        Un-optimized = 35.64% (504     vias)
 
  Total double via conversion rate    = 56.83% (10202 / 17951 vias)
 
    Layer via1       = 56.75% (5070   / 8934    vias)
    Layer via2       = 55.53% (4222   / 7603    vias)
    Layer via3       = 64.36% (910    / 1414    vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   17  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   17  Alloctr   18  Proc  758 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   17  Alloctr   18  Proc  758 
Total number of nets = 2778, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   9190
Routed  2/36 Partitions, Violations =   9043
Routed  3/36 Partitions, Violations =   8946
Routed  4/36 Partitions, Violations =   8681
Routed  5/36 Partitions, Violations =   8388
Routed  6/36 Partitions, Violations =   8216
Routed  7/36 Partitions, Violations =   7979
Routed  8/36 Partitions, Violations =   7624
Routed  9/36 Partitions, Violations =   7268
Routed  10/36 Partitions, Violations =  7007
Routed  11/36 Partitions, Violations =  6964
Routed  12/36 Partitions, Violations =  6592
Routed  13/36 Partitions, Violations =  6271
Routed  14/36 Partitions, Violations =  6026
Routed  15/36 Partitions, Violations =  5893
Routed  16/36 Partitions, Violations =  5884
Routed  17/36 Partitions, Violations =  5581
Routed  18/36 Partitions, Violations =  5159
Routed  19/36 Partitions, Violations =  4795
Routed  20/36 Partitions, Violations =  4509
Routed  21/36 Partitions, Violations =  4473
Routed  22/36 Partitions, Violations =  4473
Routed  23/36 Partitions, Violations =  4198
Routed  24/36 Partitions, Violations =  3844
Routed  25/36 Partitions, Violations =  3759
Routed  26/36 Partitions, Violations =  3719
Routed  27/36 Partitions, Violations =  3697
Routed  28/36 Partitions, Violations =  3357
Routed  29/36 Partitions, Violations =  3178
Routed  30/36 Partitions, Violations =  3174
Routed  31/36 Partitions, Violations =  3137
Routed  32/36 Partitions, Violations =  2972
Routed  33/36 Partitions, Violations =  2967
Routed  34/36 Partitions, Violations =  2965
Routed  35/36 Partitions, Violations =  2965
Routed  36/36 Partitions, Violations =  2965

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2965
        Diff net spacing : 1112
        Same net spacing : 36
        Diff net via-cut spacing : 15
        Same net via-cut spacing : 3
        Less than minimum width : 42
        Short : 1701
        Internal-only types : 56

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used   18  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   18  Alloctr   19  Proc  758 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   2965
Routed  2/36 Partitions, Violations =   2954
Routed  3/36 Partitions, Violations =   2953
Routed  4/36 Partitions, Violations =   2886
Routed  5/36 Partitions, Violations =   2829
Routed  6/36 Partitions, Violations =   2797
Routed  7/36 Partitions, Violations =   2763
Routed  8/36 Partitions, Violations =   2658
Routed  9/36 Partitions, Violations =   2575
Routed  10/36 Partitions, Violations =  2550
Routed  11/36 Partitions, Violations =  2535
Routed  12/36 Partitions, Violations =  2457
Routed  13/36 Partitions, Violations =  2309
Routed  14/36 Partitions, Violations =  2215
Routed  15/36 Partitions, Violations =  2194
Routed  16/36 Partitions, Violations =  2194
Routed  17/36 Partitions, Violations =  2118
Routed  18/36 Partitions, Violations =  1900
Routed  19/36 Partitions, Violations =  1765
Routed  20/36 Partitions, Violations =  1702
Routed  21/36 Partitions, Violations =  1683
Routed  22/36 Partitions, Violations =  1680
Routed  23/36 Partitions, Violations =  1580
Routed  24/36 Partitions, Violations =  1542
Routed  25/36 Partitions, Violations =  1471
Routed  26/36 Partitions, Violations =  1443
Routed  27/36 Partitions, Violations =  1393
Routed  28/36 Partitions, Violations =  1275
Routed  29/36 Partitions, Violations =  1225
Routed  30/36 Partitions, Violations =  1223
Routed  31/36 Partitions, Violations =  1154
Routed  32/36 Partitions, Violations =  1075
Routed  33/36 Partitions, Violations =  1074
Routed  34/36 Partitions, Violations =  1072
Routed  35/36 Partitions, Violations =  1072
Routed  36/36 Partitions, Violations =  1072

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1072
        Diff net spacing : 448
        Same net spacing : 19
        Diff net via-cut spacing : 3
        Same net via-cut spacing : 1
        Less than minimum width : 38
        Short : 521
        Internal-only types : 42

[Iter 2] Elapsed real time: 0:00:20 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 2] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used   18  Alloctr   19  Proc  758 

End DR iteration 2 with 36 parts

Start DR iteration 3: non-uniform partition
Routed  1/35 Partitions, Violations =   1000
Routed  2/35 Partitions, Violations =   970
Routed  3/35 Partitions, Violations =   908
Routed  4/35 Partitions, Violations =   891
Routed  5/35 Partitions, Violations =   873
Routed  6/35 Partitions, Violations =   850
Routed  7/35 Partitions, Violations =   801
Routed  8/35 Partitions, Violations =   770
Routed  9/35 Partitions, Violations =   782
Routed  10/35 Partitions, Violations =  767
Routed  11/35 Partitions, Violations =  754
Routed  12/35 Partitions, Violations =  758
Routed  13/35 Partitions, Violations =  735
Routed  14/35 Partitions, Violations =  718
Routed  15/35 Partitions, Violations =  703
Routed  16/35 Partitions, Violations =  689
Routed  17/35 Partitions, Violations =  679
Routed  18/35 Partitions, Violations =  658
Routed  19/35 Partitions, Violations =  650
Routed  20/35 Partitions, Violations =  642
Routed  21/35 Partitions, Violations =  619
Routed  22/35 Partitions, Violations =  607
Routed  23/35 Partitions, Violations =  599
Routed  24/35 Partitions, Violations =  605
Routed  25/35 Partitions, Violations =  601
Routed  26/35 Partitions, Violations =  590
Routed  27/35 Partitions, Violations =  583
Routed  28/35 Partitions, Violations =  578
Routed  29/35 Partitions, Violations =  574
Routed  30/35 Partitions, Violations =  579
Routed  31/35 Partitions, Violations =  574
Routed  32/35 Partitions, Violations =  567
Routed  33/35 Partitions, Violations =  565
Routed  34/35 Partitions, Violations =  563
Routed  35/35 Partitions, Violations =  562

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      562
        Diff net spacing : 224
        Same net spacing : 15
        Same net via-cut spacing : 1
        Less than minimum width : 3
        Short : 296
        Internal-only types : 23

[Iter 3] Elapsed real time: 0:00:24 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[Iter 3] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used   18  Alloctr   19  Proc  758 

End DR iteration 3 with 35 parts

Start DR iteration 4: non-uniform partition
Routed  1/20 Partitions, Violations =   502
Routed  2/20 Partitions, Violations =   487
Routed  3/20 Partitions, Violations =   473
Routed  4/20 Partitions, Violations =   449
Routed  5/20 Partitions, Violations =   449
Routed  6/20 Partitions, Violations =   473
Routed  7/20 Partitions, Violations =   460
Routed  8/20 Partitions, Violations =   442
Routed  9/20 Partitions, Violations =   419
Routed  10/20 Partitions, Violations =  392
Routed  11/20 Partitions, Violations =  385
Routed  12/20 Partitions, Violations =  393
Routed  13/20 Partitions, Violations =  411
Routed  14/20 Partitions, Violations =  424
Routed  15/20 Partitions, Violations =  419
Routed  16/20 Partitions, Violations =  423
Routed  17/20 Partitions, Violations =  440
Routed  18/20 Partitions, Violations =  439
Routed  19/20 Partitions, Violations =  438
Routed  20/20 Partitions, Violations =  424

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      424
        Diff net spacing : 193
        Same net spacing : 10
        Diff net via-cut spacing : 2
        Less than minimum width : 5
        Less than minimum area : 1
        Short : 200
        Internal-only types : 13

[Iter 4] Elapsed real time: 0:00:27 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[Iter 4] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used   18  Alloctr   19  Proc  758 

End DR iteration 4 with 20 parts

Start DR iteration 5: non-uniform partition
Routed  1/16 Partitions, Violations =   395
Routed  2/16 Partitions, Violations =   392
Routed  3/16 Partitions, Violations =   375
Routed  4/16 Partitions, Violations =   357
Routed  5/16 Partitions, Violations =   345
Routed  6/16 Partitions, Violations =   341
Routed  7/16 Partitions, Violations =   324
Routed  8/16 Partitions, Violations =   321
Routed  9/16 Partitions, Violations =   314
Routed  10/16 Partitions, Violations =  322
Routed  11/16 Partitions, Violations =  323
Routed  12/16 Partitions, Violations =  320
Routed  13/16 Partitions, Violations =  346
Routed  14/16 Partitions, Violations =  356
Routed  15/16 Partitions, Violations =  379
Routed  16/16 Partitions, Violations =  410

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      410
        Diff net spacing : 186
        Same net spacing : 10
        Less than minimum width : 8
        Short : 183
        Internal-only types : 23

[Iter 5] Elapsed real time: 0:00:29 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 5] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used   18  Alloctr   19  Proc  758 

End DR iteration 5 with 16 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/3 Partitions, Violations =    393
Checked 2/3 Partitions, Violations =    388
Checked 3/3 Partitions, Violations =    387

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      387

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   18  Alloctr   19  Proc  758 
[DR] Elapsed real time: 0:00:29 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[DR] Stage (MB): Used   16  Alloctr   15  Proc    0 
[DR] Total (MB): Used   17  Alloctr   18  Proc  758 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 219 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 168 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      168
        Diff net spacing : 67
        Same net spacing : 6
        Less than minimum width : 5
        Short : 90



Total Wire Length =                    24040 micron
Total Number of Contacts =             18251
Total Number of Wires =                25580
Total Number of PtConns =              8750
Total Number of Routable Wires =       25580
Total Routable Wire Length =           23581 micron
        Layer         metal1 :       1396 micron
        Layer         metal2 :       9538 micron
        Layer         metal3 :       7740 micron
        Layer         metal4 :       4563 micron
        Layer         metal5 :        501 micron
        Layer         metal6 :        157 micron
        Layer         metal7 :         96 micron
        Layer         metal8 :         49 micron
        Layer         metal9 :          0 micron
        Layer        metal10 :          0 micron
        Via            VIA78 :          6
        Via        VIA78_2x1 :          4
        Via            VIA67 :         18
        Via        VIA67_1x2 :         12
        Via            VIA56 :         80
        Via        VIA56_2x1 :         50
        Via            VIA45 :        191
        Via        VIA45_2x1 :          5
        Via        VIA45_1x2 :        120
        Via            VIA34 :        813
        Via       VIA34(rot) :          4
        Via        VIA34_1x2 :         45
        Via   VIA34(rot)_2x1 :        983
        Via   VIA34(rot)_1x2 :         70
        Via        VIA34_2x1 :        135
        Via            VIA23 :       2445
        Via       VIA23(rot) :        214
        Via        VIA23_1x2 :        699
        Via   VIA23(rot)_2x1 :        237
        Via   VIA23(rot)_1x2 :       3163
        Via        VIA23_2x1 :         42
        Via            VIA12 :       1356
        Via       VIA12(rot) :       3195
        Via        VIA12_1x2 :        718
        Via   VIA12(rot)_2x1 :       1590
        Via   VIA12(rot)_1x2 :       1657
        Via        VIA12_2x1 :        399

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 54.40% (9929 / 18251 vias)
 
    Layer via1       = 48.95% (4364   / 8915    vias)
        Weight 1     = 48.95% (4364    vias)
        Un-optimized = 51.05% (4551    vias)
    Layer via2       = 60.90% (4141   / 6800    vias)
        Weight 1     = 60.90% (4141    vias)
        Un-optimized = 39.10% (2659    vias)
    Layer via3       = 60.15% (1233   / 2050    vias)
        Weight 1     = 60.15% (1233    vias)
        Un-optimized = 39.85% (817     vias)
    Layer via4       = 39.56% (125    / 316     vias)
        Weight 1     = 39.56% (125     vias)
        Un-optimized = 60.44% (191     vias)
    Layer via5       = 38.46% (50     / 130     vias)
        Weight 1     = 38.46% (50      vias)
        Un-optimized = 61.54% (80      vias)
    Layer via6       = 40.00% (12     / 30      vias)
        Weight 1     = 40.00% (12      vias)
        Un-optimized = 60.00% (18      vias)
    Layer via7       = 40.00% (4      / 10      vias)
        Weight 1     = 40.00% (4       vias)
        Un-optimized = 60.00% (6       vias)
 
  Total double via conversion rate    = 54.40% (9929 / 18251 vias)
 
    Layer via1       = 48.95% (4364   / 8915    vias)
    Layer via2       = 60.90% (4141   / 6800    vias)
    Layer via3       = 60.15% (1233   / 2050    vias)
    Layer via4       = 39.56% (125    / 316     vias)
    Layer via5       = 38.46% (50     / 130     vias)
    Layer via6       = 40.00% (12     / 30      vias)
    Layer via7       = 40.00% (4      / 10      vias)
 

Total number of nets = 2778
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 168
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2709 placeable cells
    0 cover cells
    101 IO cells/pins
    2810 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 53 horizontal rows
    108 pre-routes for placement blockage/checking
    7425 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!104
    104 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!58
    58 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!104
    104 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!261
    261 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!2640
    2640 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                6334 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  6334 (MW-339)
save_mw_cel -as ${design}_7_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'sync_fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (122 designs)             sync_fpu.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
# GUI Debug: Building dc for netlist invalid. -- Time: 281ms
Information: Saved design named sync_fpu_7_finished. (UIG-5)
1
##############################################
########### 8. Checks and Outputs ############
##############################################
verify_pg_nets  -pad_pin_connection all
Cell sync_fpu.err existed already. Delete it ...
Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
verify_lvs -ignore_floating_port -ignore_floating_net            -check_open_locator -check_short_locator
Create error cell sync_fpu_lvs.err ...

-- LVS START : --
        fpua/n18 (124932).
        fpua/n19 (124933).
Short at [(30.730,20.448),(30.758,20.512)] in metal1.
        fpua/n20 (124934).
        fpua/n21 (124935).
Short at [(28.280,25.207),(32.468,29.192)] in metal1.
        fpua/n38 (124950).
        fpua/n39 (124951).
Short at [(53.992,27.867),(54.000,27.933)] in metal1.
        fpua/n18 (124932).
        VSS (100125).
Short at [(30.540,20.448),(30.610,20.512)] in metal1.
        fpua/n9 (100134).
        fpua/n11 (100135).
Short at [(45.570,23.527),(45.578,23.593)] in metal1.
        fpua/n4327 (93701).
        fpua/n4350 (93702).
Short at [(61.285,26.328),(61.538,26.500)] in metal1.
        fpua/n4628 (87041).
        fpua/n4629 (87042).
Short at [(29.293,44.843),(29.355,44.875)] in metal1.
        VSS (100125).
        fpua/n4478 (87070).
Short at [(17.512,53.487),(17.525,53.553)] in metal1.
        fpua/n45 (124957).
        fpua/n4639 (85788).
Short at [(21.250,71.127),(21.258,71.192)] in metal1.
        VSS (100125).
        fpua/n4832 (83974).
Short at [(12.535,28.288),(12.605,28.352)] in metal1.
        VSS (100125).
        fpua/n4263 (83989).
Short at [(71.795,37.248),(71.865,37.312)] in metal1.
        fpua/n4254 (83997).
        fpua/n5118 (83998).
Short at [(9.470,41.867),(9.477,41.932)] in metal1.
        fpua/n4312 (93712).
        fpua/n5163 (84000).
Short at [(59.693,26.047),(59.700,26.113)] in metal1.
        fpua/n4429 (89623).
        fpua/n5858 (82695).
Short at [(7.895,34.727),(7.957,34.792)] in metal1.
        VSS (100125).
        fpua/n5119 (82719).
Short at [(5.295,39.515),(5.298,39.553)] in metal1.
        fpua/n5176 (81172).
        fpua/n4830 (81173).
Short at [(6.050,34.727),(6.058,34.792)] in metal1.
        fpua/n4284 (82694).
        fpua/n5862 (79897).
Short at [(9.470,34.867),(9.477,34.900)] in metal1.
        fpua/n4389 (89610).
        fpua/n4388 (79911).
Short at [(9.152,61.500),(9.160,61.532)] in metal1.
        VSS (100125).
        fpua/n4372 (78598).
Short at [(23.535,67.375),(23.538,67.412)] in metal1.
        fpua/n6025 (85765).
        fpua/n4372 (78598).
Short at [(23.340,67.067),(23.348,67.132)] in metal1.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(30.503,15.265), (30.642,15.335)]        0.0098 um sqr.
ERROR : area  [(32.237,17.925), (32.377,17.995)]        0.0098 um sqr.
ERROR : area  [(43.422,17.925), (43.562,17.995)]        0.0098 um sqr.
ERROR : area  [(48.367,17.925), (48.508,17.995)]        0.0098 um sqr.
ERROR : area  [(66.248,25.145), (66.388,25.215)]        0.0098 um sqr.
ERROR : area  [(70.978,40.325), (71.118,40.395)]        0.0098 um sqr.
ERROR : area  [(43.635,41.865), (43.775,41.935)]        0.0098 um sqr.
ERROR : area  [(69.380,47.465), (69.520,47.535)]        0.0098 um sqr.
ERROR : area  [(45.788,54.405), (45.928,54.475)]        0.0098 um sqr.
ERROR : area  [(27.865,57.265), (28.005,57.335)]        0.0098 um sqr.
ERROR : area  [(22.543,62.765), (22.683,62.835)]        0.0098 um sqr.
Total area error in layer 2 is 11.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(43.195,19.010), (43.265,19.150)]        0.0098 um sqr.
ERROR : area  [(47.375,19.710), (47.445,19.850)]        0.0098 um sqr.
ERROR : area  [(11.275,28.250), (11.345,28.390)]        0.0098 um sqr.
ERROR : area  [(17.355,31.890), (17.425,32.030)]        0.0098 um sqr.
ERROR : area  [(50.795,33.470), (50.865,33.610)]        0.0098 um sqr.
ERROR : area  [(41.295,52.890), (41.365,53.030)]        0.0098 um sqr.
ERROR : area  [(33.695,53.230), (33.765,53.370)]        0.0098 um sqr.
ERROR : area  [(12.795,55.890), (12.865,56.030)]        0.0098 um sqr.
ERROR : area  [(10.895,59.050), (10.965,59.190)]        0.0098 um sqr.
ERROR : area  [(18.495,77.950), (18.565,78.090)]        0.0098 um sqr.
Total area error in layer 3 is 10.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
set_write_stream_options -map_layer $sc_dir/tech/strmout/FreePDK45_10m_gdsout.map                          -output_filling fill                          -child_depth 20                         -output_outdated_fill                           -output_pin  {text geometry}
1
write_stream -lib $design                   -format gds           -cells $design                  ./output/${design}.gds
The layer map file </home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/strmout/FreePDK45_10m_gdsout.map> specified through -map_layer is used during stream out!
Outputting Cell FILLCELL_X16.CEL
Outputting Cell DFF_X1.CEL
Outputting Cell BUF_X1.CEL
Outputting Cell BUF_X2.CEL
Outputting Cell AND2_X1.CEL
Outputting Cell AND3_X1.CEL
Outputting Cell AND2_X2.CEL
Outputting Cell AND4_X1.CEL
Outputting Cell AND3_X2.CEL
Outputting Cell BUF_X32.CEL
Outputting Cell INV_X1.CEL
Outputting Cell INV_X2.CEL
Outputting Cell INV_X4.CEL
Outputting Cell OR2_X1.CEL
Outputting Cell OR2_X2.CEL
Outputting Cell OR4_X1.CEL
Outputting Cell DFFR_X1.CEL
Outputting Cell AOI21_X1.CEL
Outputting Cell AOI22_X1.CEL
Outputting Cell INV_X32.CEL
Outputting Cell AOI211_X1.CEL
Outputting Cell AOI221_X1.CEL
Outputting Cell NOR2_X1.CEL
Outputting Cell AOI222_X1.CEL
Outputting Cell NOR3_X1.CEL
Outputting Cell NOR2_X2.CEL
Outputting Cell NOR4_X1.CEL
Outputting Cell MUX2_X1.CEL
Outputting Cell MUX2_X2.CEL
Outputting Cell OAI21_X1.CEL
Outputting Cell OAI22_X1.CEL
Outputting Cell OAI21_X2.CEL
Outputting Cell OAI33_X1.CEL
Outputting Cell NAND2_X1.CEL
Outputting Cell NAND3_X1.CEL
Outputting Cell NAND2_X2.CEL
Outputting Cell NAND4_X1.CEL
Outputting Cell NAND4_X2.CEL
Outputting Cell XOR2_X1.CEL
Outputting Cell XOR2_X2.CEL
Won't output sync_fpu's fill cell, since FILL view is non-existent.
Outputting Cell sync_fpu.CEL
Warning: Please close or open the cell (sync_fpu) in read-only mode. (MWSTRM-023)
Outputting Cell OAI211_X1.CEL
Outputting Cell OAI221_X1.CEL
Outputting Cell CLKBUF_X1.CEL
Outputting Cell OAI222_X1.CEL
Outputting Cell OAI221_X2.CEL
Outputting Cell XNOR2_X1.CEL
Outputting Cell XNOR2_X2.CEL
Outputting Cell FILLCELL_X2.CEL
Outputting Cell FILLCELL_X4.CEL
Outputting Cell FILLCELL_X8.CEL
Outputting Cell FILLCELL_X32.CEL
====> TOTAL CELLS OUTPUT: 52 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA67
Outputting Contact $$VIA78
Outputting Contact $$VIA56_3000_3000_2_2
Outputting Contact $$VIA34_1550_1550_3_1
Outputting Contact $$VIA23_1550_1550_3_1
Outputting Contact $$VIA12_1400_1400_3_1
Outputting Contact $$VIA45_3000_3000_2_1
Outputting Contact $$VIA78_8400_8400_2_1
Outputting Contact $$VIA67_3000_3000_1_2
Outputting Contact $$VIA56_3000_3000_2_1
Outputting Contact $$VIA45_3000_3000_1_2
Outputting Contact $$VIA12_1400_1400_1_2
Outputting Contact $$VIA23_1550_1550_1_2
Outputting Contact $$VIA34_1550_1550_2_1
Outputting Contact $$VIA23_1550_1550_2_1
Outputting Contact $$VIA34_1550_1550_1_2
Outputting Contact $$VIA12_1400_1400_2_1
write_gds completed successfully!
1
extract_rc

  Loading design 'sync_fpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 103 Mbytes -- main task 390 Mbytes.
Warning: Net 'fpua/bs/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
1
write_parasitics -output ./output/${design}.spef
Writing SPEF to ./output/sync_fpu.spef.max ...
Writing SPEF to ./output/sync_fpu.spef.min ...
1
write_verilog -pg -no_physical_only_cells ./output/${design}_icc.v
Generating description for top level cell.
Processing module Register32bit
Processing module fpu_DW01_sub_2
Processing module fpu_DW01_add_0
Processing module MUX2X1_113
Processing module MUX2X1_114
Processing module MUX2X1_0
Processing module MUX2X1_105
Processing module MUX2X1_106
Processing module MUX2X1_107
Processing module MUX2X1_108
Processing module MUX2X1_109
Processing module MUX2X1_110
Processing module MUX2X1_111
Processing module MUX2X1_112
Processing module MUX2X1_97
Processing module MUX2X1_98
Processing module MUX2X1_99
Processing module MUX2X1_100
Processing module MUX2X1_101
Processing module MUX2X1_102
Processing module MUX2X1_103
Processing module MUX2X1_104
Processing module MUX2X1_89
Processing module MUX2X1_90
Processing module MUX2X1_91
Processing module MUX2X1_92
Processing module MUX2X1_93
Processing module MUX2X1_94
Processing module MUX2X1_95
Processing module MUX2X1_96
Processing module MUX2X1_81
Processing module MUX2X1_82
Processing module MUX2X1_83
Processing module MUX2X1_84
Processing module MUX2X1_85
Processing module MUX2X1_86
Processing module MUX2X1_87
Processing module MUX2X1_88
Processing module MUX2X1_73
Processing module MUX2X1_74
Processing module MUX2X1_75
Processing module MUX2X1_76
Processing module MUX2X1_77
Processing module MUX2X1_78
Processing module MUX2X1_79
Processing module MUX2X1_80
Processing module MUX2X1_65
Processing module MUX2X1_66
Processing module MUX2X1_67
Processing module MUX2X1_68
Processing module MUX2X1_69
Processing module MUX2X1_70
Processing module MUX2X1_71
Processing module MUX2X1_72
Processing module MUX2X1_57
Processing module MUX2X1_58
Processing module MUX2X1_59
Processing module MUX2X1_60
Processing module MUX2X1_61
Processing module MUX2X1_62
Processing module MUX2X1_63
Processing module MUX2X1_64
Processing module MUX2X1_49
Processing module MUX2X1_50
Processing module MUX2X1_51
Processing module MUX2X1_52
Processing module MUX2X1_53
Processing module MUX2X1_54
Processing module MUX2X1_55
Processing module MUX2X1_56
Processing module MUX2X1_41
Processing module MUX2X1_42
Processing module MUX2X1_43
Processing module MUX2X1_44
Processing module MUX2X1_45
Processing module MUX2X1_46
Processing module MUX2X1_47
Processing module MUX2X1_48
Processing module MUX2X1_33
Processing module MUX2X1_34
Processing module MUX2X1_35
Processing module MUX2X1_36
Processing module MUX2X1_37
Processing module MUX2X1_38
Processing module MUX2X1_39
Processing module MUX2X1_40
Processing module MUX2X1_25
Processing module MUX2X1_26
Processing module MUX2X1_27
Processing module MUX2X1_28
Processing module MUX2X1_29
Processing module MUX2X1_30
Processing module MUX2X1_31
Processing module MUX2X1_32
Processing module MUX2X1_17
Processing module MUX2X1_18
Processing module MUX2X1_19
Processing module MUX2X1_20
Processing module MUX2X1_21
Processing module MUX2X1_22
Processing module MUX2X1_23
Processing module MUX2X1_24
Processing module MUX2X1_9
Processing module MUX2X1_10
Processing module MUX2X1_11
Processing module MUX2X1_12
Processing module MUX2X1_13
Processing module MUX2X1_14
Processing module MUX2X1_15
Processing module MUX2X1_16
Processing module MUX2X1_1
Processing module MUX2X1_2
Processing module MUX2X1_3
Processing module MUX2X1_4
Processing module MUX2X1_5
Processing module MUX2X1_6
Processing module MUX2X1_7
Processing module MUX2X1_8
Processing module BarrelShifter
Processing module fpu
Processing module Register64bit
Processing module sync_fpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog -no_physical_only_cells ./output/${design}_icc_nopg.v
Generating description for top level cell.
Processing module Register32bit
Processing module fpu_DW01_sub_2
Processing module fpu_DW01_add_0
Processing module MUX2X1_113
Processing module MUX2X1_114
Processing module MUX2X1_0
Processing module MUX2X1_105
Processing module MUX2X1_106
Processing module MUX2X1_107
Processing module MUX2X1_108
Processing module MUX2X1_109
Processing module MUX2X1_110
Processing module MUX2X1_111
Processing module MUX2X1_112
Processing module MUX2X1_97
Processing module MUX2X1_98
Processing module MUX2X1_99
Processing module MUX2X1_100
Processing module MUX2X1_101
Processing module MUX2X1_102
Processing module MUX2X1_103
Processing module MUX2X1_104
Processing module MUX2X1_89
Processing module MUX2X1_90
Processing module MUX2X1_91
Processing module MUX2X1_92
Processing module MUX2X1_93
Processing module MUX2X1_94
Processing module MUX2X1_95
Processing module MUX2X1_96
Processing module MUX2X1_81
Processing module MUX2X1_82
Processing module MUX2X1_83
Processing module MUX2X1_84
Processing module MUX2X1_85
Processing module MUX2X1_86
Processing module MUX2X1_87
Processing module MUX2X1_88
Processing module MUX2X1_73
Processing module MUX2X1_74
Processing module MUX2X1_75
Processing module MUX2X1_76
Processing module MUX2X1_77
Processing module MUX2X1_78
Processing module MUX2X1_79
Processing module MUX2X1_80
Processing module MUX2X1_65
Processing module MUX2X1_66
Processing module MUX2X1_67
Processing module MUX2X1_68
Processing module MUX2X1_69
Processing module MUX2X1_70
Processing module MUX2X1_71
Processing module MUX2X1_72
Processing module MUX2X1_57
Processing module MUX2X1_58
Processing module MUX2X1_59
Processing module MUX2X1_60
Processing module MUX2X1_61
Processing module MUX2X1_62
Processing module MUX2X1_63
Processing module MUX2X1_64
Processing module MUX2X1_49
Processing module MUX2X1_50
Processing module MUX2X1_51
Processing module MUX2X1_52
Processing module MUX2X1_53
Processing module MUX2X1_54
Processing module MUX2X1_55
Processing module MUX2X1_56
Processing module MUX2X1_41
Processing module MUX2X1_42
Processing module MUX2X1_43
Processing module MUX2X1_44
Processing module MUX2X1_45
Processing module MUX2X1_46
Processing module MUX2X1_47
Processing module MUX2X1_48
Processing module MUX2X1_33
Processing module MUX2X1_34
Processing module MUX2X1_35
Processing module MUX2X1_36
Processing module MUX2X1_37
Processing module MUX2X1_38
Processing module MUX2X1_39
Processing module MUX2X1_40
Processing module MUX2X1_25
Processing module MUX2X1_26
Processing module MUX2X1_27
Processing module MUX2X1_28
Processing module MUX2X1_29
Processing module MUX2X1_30
Processing module MUX2X1_31
Processing module MUX2X1_32
Processing module MUX2X1_17
Processing module MUX2X1_18
Processing module MUX2X1_19
Processing module MUX2X1_20
Processing module MUX2X1_21
Processing module MUX2X1_22
Processing module MUX2X1_23
Processing module MUX2X1_24
Processing module MUX2X1_9
Processing module MUX2X1_10
Processing module MUX2X1_11
Processing module MUX2X1_12
Processing module MUX2X1_13
Processing module MUX2X1_14
Processing module MUX2X1_15
Processing module MUX2X1_16
Processing module MUX2X1_1
Processing module MUX2X1_2
Processing module MUX2X1_3
Processing module MUX2X1_4
Processing module MUX2X1_5
Processing module MUX2X1_6
Processing module MUX2X1_7
Processing module MUX2X1_8
Processing module BarrelShifter
Processing module fpu
Processing module Register64bit
Processing module sync_fpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
save_mw_cel -as ${design}_complete
Information: Saved design named sync_fpu_complete. (UIG-5)
1
save_mw_cel
Information: Saved design named sync_fpu. (UIG-5)
1
close_mw_cel
Removing physical design 'sync_fpu'
1
close_mw_lib
1
exit

Memory usage for main task 390 Mbytes.
Memory usage for this session 390 Mbytes.
CPU usage for this session 62 seconds ( 0.02 hours ).

Thank you...

