INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hdway/Documents/vivado/SSM/zybo_tp6/zybo_tp6.srcs/sim_1/imports/Base files/test_memory.3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_memory'
