Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Workspace/ISE/OpenMIPS/openmips_min_sopc_tb_isim_beh.exe" -prj "E:/Workspace/ISE/OpenMIPS/openmips_min_sopc_tb_beh.prj" "work.openmips_min_sopc_tb" "work.glbl" 
ISim O.61xd (signature 0x6dd86d03)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/regfile.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/pc_reg.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/mem_wb.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/mem.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/if_id.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/id_ex.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/id.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/hilo_reg.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/ex_mem.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/ex.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/ipcore_dir/inst_rom.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/openmips.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/mux8t1_4.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/mux4t1_4.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/decoder_7seg.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/clk_div.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/anti_jitter.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/openmips_min_sopc.v\" into library work
Analyzing Verilog file \"E:/Workspace/ISE/OpenMIPS/code/openmips_min_sopc_tb.v\" into library work
Analyzing Verilog file \"D:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/Workspace/ISE/OpenMIPS/code/openmips.v" Line 228: Size mismatch in connection of port <wb_whilo>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 149300 KB
Fuse CPU Usage: 124 ms
Compiling module pc_reg
Compiling module if_id
Compiling module id
Compiling module regfile
Compiling module hilo_reg
Compiling module id_ex
Compiling module ex
Compiling module ex_mem
Compiling module mem
Compiling module mem_wb
Compiling module openmips
Compiling module DIST_MEM_GEN_V6_2(C_FAMILY="spar...
Compiling module inst_rom
Compiling module decoder_7seg
Compiling module mux8t1_4
Compiling module mux4t1_4
Compiling module anti_jitter
Compiling module clk_div
Compiling module openmips_min_sopc
Compiling module openmips_min_sopc_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/Workspace/ISE/OpenMIPS/openmips_min_sopc_tb_isim_beh.exe
Fuse Memory Usage: 156764 KB
Fuse CPU Usage: 311 ms
