{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 01:14:05 2017 " "Info: Processing started: Wed Nov 08 01:14:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_StopWatch -c DE1_StopWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_StopWatch -c DE1_StopWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "stop " "Info: Assuming node \"stop\" is an undefined clock" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "stop" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lap " "Info: Assuming node \"lap\" is an undefined clock" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lap" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "en_update " "Info: Detected ripple clock \"en_update\" as buffer" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "en_update" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_200K " "Info: Detected ripple clock \"clk_200K\" as buffer" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_200K" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1K " "Info: Detected ripple clock \"clk_1K\" as buffer" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1K" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_10 " "Info: Detected ripple clock \"clk_10\" as buffer" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1 " "Info: Detected ripple clock \"clk_1\" as buffer" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 register cnt_10\[2\] register clk_1 21.689 ns " "Info: Slack time is 21.689 ns for clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" between source register \"cnt_10\[2\]\" and destination register \"clk_1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "302.02 MHz 3.311 ns " "Info: Fmax is 302.02 MHz (period= 3.311 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.717 ns + Largest register register " "Info: + Largest register to register requirement is 22.717 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.581 ns " "Info: + Latch edge is 22.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.044 ns + Largest " "Info: + Largest clock skew is -2.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 destination 8.040 ns + Shortest register " "Info: + Shortest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to destination register is 8.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.879 ns) 2.800 ns clk_200K 3 REG LCFF_X26_Y1_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.879 ns) = 2.800 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 3; REG Node = 'clk_200K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.879 ns) 4.522 ns clk_1K 4 REG LCFF_X27_Y2_N29 3 " "Info: 4: + IC(0.843 ns) + CELL(0.879 ns) = 4.522 ns; Loc. = LCFF_X27_Y2_N29; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk_200K clk_1K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.879 ns) 6.941 ns clk_10 5 REG LCFF_X23_Y7_N31 3 " "Info: 5: + IC(1.540 ns) + CELL(0.879 ns) = 6.941 ns; Loc. = LCFF_X23_Y7_N31; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.602 ns) 8.040 ns clk_1 6 REG LCFF_X24_Y7_N9 2 " "Info: 6: + IC(0.497 ns) + CELL(0.602 ns) = 8.040 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { clk_10 clk_1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.239 ns ( 40.29 % ) " "Info: Total cell delay = 3.239 ns ( 40.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.801 ns ( 59.71 % ) " "Info: Total interconnect delay = 4.801 ns ( 59.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 10.084 ns - Longest register " "Info: - Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 10.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.879 ns) 2.800 ns clk_200K 3 REG LCFF_X26_Y1_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.879 ns) = 2.800 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 3; REG Node = 'clk_200K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.879 ns) 4.522 ns clk_1K 4 REG LCFF_X27_Y2_N29 3 " "Info: 4: + IC(0.843 ns) + CELL(0.879 ns) = 4.522 ns; Loc. = LCFF_X27_Y2_N29; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk_200K clk_1K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.879 ns) 6.941 ns clk_10 5 REG LCFF_X23_Y7_N31 3 " "Info: 5: + IC(1.540 ns) + CELL(0.879 ns) = 6.941 ns; Loc. = LCFF_X23_Y7_N31; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 8.509 ns clk_10~clkctrl 6 COMB CLKCTRL_G14 3 " "Info: 6: + IC(1.568 ns) + CELL(0.000 ns) = 8.509 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'clk_10~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_10 clk_10~clkctrl } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 10.084 ns cnt_10\[2\] 7 REG LCFF_X24_Y7_N25 5 " "Info: 7: + IC(0.973 ns) + CELL(0.602 ns) = 10.084 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 5; REG Node = 'cnt_10\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_10~clkctrl cnt_10[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.239 ns ( 32.12 % ) " "Info: Total cell delay = 3.239 ns ( 32.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.845 ns ( 67.88 % ) " "Info: Total interconnect delay = 6.845 ns ( 67.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_10~clkctrl cnt_10[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_10~clkctrl {} cnt_10[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 1.568ns 0.973ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_10~clkctrl cnt_10[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_10~clkctrl {} cnt_10[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 1.568ns 0.973ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 156 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_10~clkctrl cnt_10[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_10~clkctrl {} cnt_10[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 1.568ns 0.973ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.028 ns - Longest register register " "Info: - Longest register to register delay is 1.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_10\[2\] 1 REG LCFF_X24_Y7_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 5; REG Node = 'cnt_10\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_10[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.544 ns) 0.932 ns clk_1~0 2 COMB LCCOMB_X24_Y7_N8 1 " "Info: 2: + IC(0.388 ns) + CELL(0.544 ns) = 0.932 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 1; COMB Node = 'clk_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { cnt_10[2] clk_1~0 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.028 ns clk_1 3 REG LCFF_X24_Y7_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.028 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk_1~0 clk_1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.640 ns ( 62.26 % ) " "Info: Total cell delay = 0.640 ns ( 62.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.388 ns ( 37.74 % ) " "Info: Total interconnect delay = 0.388 ns ( 37.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { cnt_10[2] clk_1~0 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { cnt_10[2] {} clk_1~0 {} clk_1 {} } { 0.000ns 0.388ns 0.000ns } { 0.000ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.040 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_10~clkctrl cnt_10[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.084 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_10~clkctrl {} cnt_10[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 1.568ns 0.973ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { cnt_10[2] clk_1~0 clk_1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { cnt_10[2] {} clk_1~0 {} clk_1 {} } { 0.000ns 0.388ns 0.000ns } { 0.000ns 0.544ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50M " "Info: No valid register-to-register data paths exist for clock \"clk_50M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "stop register register en_cnt en_cnt 405.02 MHz Internal " "Info: Clock \"stop\" Internal fmax is restricted to 405.02 MHz between source register \"en_cnt\" and destination register \"en_cnt\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns en_cnt 1 REG LCFF_X26_Y1_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 3; REG Node = 'en_cnt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_cnt } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns en_cnt~0 2 COMB LCCOMB_X26_Y1_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X26_Y1_N24; Fanout = 1; COMB Node = 'en_cnt~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { en_cnt en_cnt~0 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns en_cnt 3 REG LCFF_X26_Y1_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 3; REG Node = 'en_cnt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { en_cnt~0 en_cnt } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { en_cnt en_cnt~0 en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { en_cnt {} en_cnt~0 {} en_cnt {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "stop destination 3.513 ns + Shortest register " "Info: + Shortest clock path from clock \"stop\" to destination register is 3.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns stop 1 CLK PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; CLK Node = 'stop'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.602 ns) 3.513 ns en_cnt 2 REG LCFF_X26_Y1_N25 3 " "Info: 2: + IC(2.037 ns) + CELL(0.602 ns) = 3.513 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 3; REG Node = 'en_cnt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { stop en_cnt } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 42.02 % ) " "Info: Total cell delay = 1.476 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.037 ns ( 57.98 % ) " "Info: Total interconnect delay = 2.037 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { stop en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { stop {} stop~combout {} en_cnt {} } { 0.000ns 0.000ns 2.037ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "stop source 3.513 ns - Longest register " "Info: - Longest clock path from clock \"stop\" to source register is 3.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns stop 1 CLK PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; CLK Node = 'stop'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.602 ns) 3.513 ns en_cnt 2 REG LCFF_X26_Y1_N25 3 " "Info: 2: + IC(2.037 ns) + CELL(0.602 ns) = 3.513 ns; Loc. = LCFF_X26_Y1_N25; Fanout = 3; REG Node = 'en_cnt'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { stop en_cnt } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 42.02 % ) " "Info: Total cell delay = 1.476 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.037 ns ( 57.98 % ) " "Info: Total interconnect delay = 2.037 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { stop en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { stop {} stop~combout {} en_cnt {} } { 0.000ns 0.000ns 2.037ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { stop en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { stop {} stop~combout {} en_cnt {} } { 0.000ns 0.000ns 2.037ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { en_cnt en_cnt~0 en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { en_cnt {} en_cnt~0 {} en_cnt {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { stop en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { stop {} stop~combout {} en_cnt {} } { 0.000ns 0.000ns 2.037ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_cnt } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { en_cnt {} } {  } {  } "" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "lap register register en_update en_update 405.02 MHz Internal " "Info: Clock \"lap\" Internal fmax is restricted to 405.02 MHz between source register \"en_update\" and destination register \"en_update\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns en_update 1 REG LCFF_X22_Y14_N19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 18; REG Node = 'en_update'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_update } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns en_update~0 2 COMB LCCOMB_X22_Y14_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'en_update~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { en_update en_update~0 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns en_update 3 REG LCFF_X22_Y14_N19 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 18; REG Node = 'en_update'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { en_update~0 en_update } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { en_update en_update~0 en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { en_update {} en_update~0 {} en_update {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lap destination 3.552 ns + Shortest register " "Info: + Shortest clock path from clock \"lap\" to destination register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lap 1 CLK PIN_R21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 1; CLK Node = 'lap'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lap } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.602 ns) 3.552 ns en_update 2 REG LCFF_X22_Y14_N19 18 " "Info: 2: + IC(2.086 ns) + CELL(0.602 ns) = 3.552 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 18; REG Node = 'en_update'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { lap en_update } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 41.27 % ) " "Info: Total cell delay = 1.466 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 58.73 % ) " "Info: Total interconnect delay = 2.086 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { lap en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { lap {} lap~combout {} en_update {} } { 0.000ns 0.000ns 2.086ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lap source 3.552 ns - Longest register " "Info: - Longest clock path from clock \"lap\" to source register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lap 1 CLK PIN_R21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 1; CLK Node = 'lap'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lap } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.602 ns) 3.552 ns en_update 2 REG LCFF_X22_Y14_N19 18 " "Info: 2: + IC(2.086 ns) + CELL(0.602 ns) = 3.552 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 18; REG Node = 'en_update'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { lap en_update } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 41.27 % ) " "Info: Total cell delay = 1.466 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 58.73 % ) " "Info: Total interconnect delay = 2.086 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { lap en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { lap {} lap~combout {} en_update {} } { 0.000ns 0.000ns 2.086ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { lap en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { lap {} lap~combout {} en_update {} } { 0.000ns 0.000ns 2.086ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { en_update en_update~0 en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { en_update {} en_update~0 {} en_update {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { lap en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.552 ns" { lap {} lap~combout {} en_update {} } { 0.000ns 0.000ns 2.086ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_update } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { en_update {} } {  } {  } "" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 28 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 register m_cnt\[2\] register m_cnt\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" between source register \"m_cnt\[2\]\" and destination register \"m_cnt\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_cnt\[2\] 1 REG LCFF_X15_Y13_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N5; Fanout = 5; REG Node = 'm_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns m_cnt\[2\]~1 2 COMB LCCOMB_X15_Y13_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X15_Y13_N4; Fanout = 1; COMB Node = 'm_cnt\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { m_cnt[2] m_cnt[2]~1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns m_cnt\[2\] 3 REG LCFF_X15_Y13_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X15_Y13_N5; Fanout = 5; REG Node = 'm_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { m_cnt[2]~1 m_cnt[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { m_cnt[2] m_cnt[2]~1 m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { m_cnt[2] {} m_cnt[2]~1 {} m_cnt[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 25.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 destination 11.722 ns + Longest register " "Info: + Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to destination register is 11.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.879 ns) 2.800 ns clk_200K 3 REG LCFF_X26_Y1_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.879 ns) = 2.800 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 3; REG Node = 'clk_200K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.879 ns) 4.522 ns clk_1K 4 REG LCFF_X27_Y2_N29 3 " "Info: 4: + IC(0.843 ns) + CELL(0.879 ns) = 4.522 ns; Loc. = LCFF_X27_Y2_N29; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk_200K clk_1K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.879 ns) 6.941 ns clk_10 5 REG LCFF_X23_Y7_N31 3 " "Info: 5: + IC(1.540 ns) + CELL(0.879 ns) = 6.941 ns; Loc. = LCFF_X23_Y7_N31; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.879 ns) 8.317 ns clk_1 6 REG LCFF_X24_Y7_N9 2 " "Info: 6: + IC(0.497 ns) + CELL(0.879 ns) = 8.317 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clk_10 clk_1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 10.138 ns clk_1~clkctrl 7 COMB CLKCTRL_G10 10 " "Info: 7: + IC(1.821 ns) + CELL(0.000 ns) = 10.138 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 11.722 ns m_cnt\[2\] 8 REG LCFF_X15_Y13_N5 5 " "Info: 8: + IC(0.982 ns) + CELL(0.602 ns) = 11.722 ns; Loc. = LCFF_X15_Y13_N5; Fanout = 5; REG Node = 'm_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.118 ns ( 35.13 % ) " "Info: Total cell delay = 4.118 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.604 ns ( 64.87 % ) " "Info: Total interconnect delay = 7.604 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 11.722 ns - Shortest register " "Info: - Shortest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 11.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.879 ns) 2.800 ns clk_200K 3 REG LCFF_X26_Y1_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.879 ns) = 2.800 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 3; REG Node = 'clk_200K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.879 ns) 4.522 ns clk_1K 4 REG LCFF_X27_Y2_N29 3 " "Info: 4: + IC(0.843 ns) + CELL(0.879 ns) = 4.522 ns; Loc. = LCFF_X27_Y2_N29; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk_200K clk_1K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.879 ns) 6.941 ns clk_10 5 REG LCFF_X23_Y7_N31 3 " "Info: 5: + IC(1.540 ns) + CELL(0.879 ns) = 6.941 ns; Loc. = LCFF_X23_Y7_N31; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.879 ns) 8.317 ns clk_1 6 REG LCFF_X24_Y7_N9 2 " "Info: 6: + IC(0.497 ns) + CELL(0.879 ns) = 8.317 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clk_10 clk_1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 10.138 ns clk_1~clkctrl 7 COMB CLKCTRL_G10 10 " "Info: 7: + IC(1.821 ns) + CELL(0.000 ns) = 10.138 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 11.722 ns m_cnt\[2\] 8 REG LCFF_X15_Y13_N5 5 " "Info: 8: + IC(0.982 ns) + CELL(0.602 ns) = 11.722 ns; Loc. = LCFF_X15_Y13_N5; Fanout = 5; REG Node = 'm_cnt\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.118 ns ( 35.13 % ) " "Info: Total cell delay = 4.118 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.604 ns ( 64.87 % ) " "Info: Total interconnect delay = 7.604 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { m_cnt[2] m_cnt[2]~1 m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { m_cnt[2] {} m_cnt[2]~1 {} m_cnt[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[2] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M segment_1s\[4\] cnt\[3\] 29.082 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"segment_1s\[4\]\" through register \"cnt\[3\]\" is 29.082 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50M my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_50M\" and output clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 3 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 11.722 ns + Longest register " "Info: + Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 11.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.879 ns) 2.800 ns clk_200K 3 REG LCFF_X26_Y1_N1 3 " "Info: 3: + IC(0.992 ns) + CELL(0.879 ns) = 2.800 ns; Loc. = LCFF_X26_Y1_N1; Fanout = 3; REG Node = 'clk_200K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.879 ns) 4.522 ns clk_1K 4 REG LCFF_X27_Y2_N29 3 " "Info: 4: + IC(0.843 ns) + CELL(0.879 ns) = 4.522 ns; Loc. = LCFF_X27_Y2_N29; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk_200K clk_1K } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.879 ns) 6.941 ns clk_10 5 REG LCFF_X23_Y7_N31 3 " "Info: 5: + IC(1.540 ns) + CELL(0.879 ns) = 6.941 ns; Loc. = LCFF_X23_Y7_N31; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.879 ns) 8.317 ns clk_1 6 REG LCFF_X24_Y7_N9 2 " "Info: 6: + IC(0.497 ns) + CELL(0.879 ns) = 8.317 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { clk_10 clk_1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.000 ns) 10.138 ns clk_1~clkctrl 7 COMB CLKCTRL_G10 10 " "Info: 7: + IC(1.821 ns) + CELL(0.000 ns) = 10.138 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 11.722 ns cnt\[3\] 8 REG LCFF_X15_Y13_N13 12 " "Info: 8: + IC(0.982 ns) + CELL(0.602 ns) = 11.722 ns; Loc. = LCFF_X15_Y13_N13; Fanout = 12; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_1~clkctrl cnt[3] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.118 ns ( 35.13 % ) " "Info: Total cell delay = 4.118 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.604 ns ( 64.87 % ) " "Info: Total interconnect delay = 7.604 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} cnt[3] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.502 ns + Longest register pin " "Info: + Longest register to pin delay is 19.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[3\] 1 REG LCFF_X15_Y13_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N13; Fanout = 12; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.495 ns) 1.692 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X21_Y13_N4 2 " "Info: 2: + IC(1.197 ns) + CELL(0.495 ns) = 1.692 ns; Loc. = LCCOMB_X21_Y13_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.772 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X21_Y13_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.772 ns; Loc. = LCCOMB_X21_Y13_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.852 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X21_Y13_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.852 ns; Loc. = LCCOMB_X21_Y13_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.310 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X21_Y13_N10 12 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.310 ns; Loc. = LCCOMB_X21_Y13_N10; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.322 ns) 4.048 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[15\]~23 6 COMB LCCOMB_X24_Y12_N0 2 " "Info: 6: + IC(1.416 ns) + CELL(0.322 ns) = 4.048 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[15\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.517 ns) 5.391 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[1\]~1 7 COMB LCCOMB_X27_Y13_N20 2 " "Info: 7: + IC(0.826 ns) + CELL(0.517 ns) = 5.391 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.471 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3 8 COMB LCCOMB_X27_Y13_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.471 ns; Loc. = LCCOMB_X27_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.551 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5 9 COMB LCCOMB_X27_Y13_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.551 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.631 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7 10 COMB LCCOMB_X27_Y13_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.631 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.089 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 11 COMB LCCOMB_X27_Y13_N28 11 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 6.089 ns; Loc. = LCCOMB_X27_Y13_N28; Fanout = 11; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.319 ns) 7.538 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~28 12 COMB LCCOMB_X22_Y12_N0 1 " "Info: 12: + IC(1.130 ns) + CELL(0.319 ns) = 7.538 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.517 ns) 8.951 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1 13 COMB LCCOMB_X22_Y14_N6 1 " "Info: 13: + IC(0.896 ns) + CELL(0.517 ns) = 8.951 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.031 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3 14 COMB LCCOMB_X22_Y14_N8 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.031 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.111 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5 15 COMB LCCOMB_X22_Y14_N10 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.111 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.191 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X22_Y14_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.191 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.649 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X22_Y14_N14 3 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 9.649 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 10.283 ns digit_10s\[0\]~2 18 COMB LCCOMB_X22_Y14_N4 8 " "Info: 18: + IC(0.312 ns) + CELL(0.322 ns) = 10.283 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 8; COMB Node = 'digit_10s\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 digit_10s[0]~2 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.495 ns) 11.091 ns Add1~1 19 COMB LCCOMB_X22_Y14_N22 2 " "Info: 19: + IC(0.313 ns) + CELL(0.495 ns) = 11.091 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { digit_10s[0]~2 Add1~1 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.171 ns Add1~4 20 COMB LCCOMB_X22_Y14_N24 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.171 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'Add1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~1 Add1~4 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.629 ns Add1~6 21 COMB LCCOMB_X22_Y14_N26 1 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 11.629 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'Add1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~4 Add1~6 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.319 ns) 13.663 ns Add1~8 22 COMB LCCOMB_X12_Y16_N8 7 " "Info: 22: + IC(1.715 ns) + CELL(0.319 ns) = 13.663 ns; Loc. = LCCOMB_X12_Y16_N8; Fanout = 7; COMB Node = 'Add1~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { Add1~6 Add1~8 } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.521 ns) 14.518 ns bcd_7segment:bcd_7segment_1s\|WideOr2~0 23 COMB LCCOMB_X12_Y16_N10 1 " "Info: 23: + IC(0.334 ns) + CELL(0.521 ns) = 14.518 ns; Loc. = LCCOMB_X12_Y16_N10; Fanout = 1; COMB Node = 'bcd_7segment:bcd_7segment_1s\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Add1~8 bcd_7segment:bcd_7segment_1s|WideOr2~0 } "NODE_NAME" } } { "bcd_7segment.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/bcd_7segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(2.840 ns) 19.502 ns segment_1s\[4\] 24 PIN PIN_G3 0 " "Info: 24: + IC(2.144 ns) + CELL(2.840 ns) = 19.502 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'segment_1s\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { bcd_7segment:bcd_7segment_1s|WideOr2~0 segment_1s[4] } "NODE_NAME" } } { "DE1_StopWatch.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_StopWatch/DE1_StopWatch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.219 ns ( 47.27 % ) " "Info: Total cell delay = 9.219 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.283 ns ( 52.73 % ) " "Info: Total interconnect delay = 10.283 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.502 ns" { cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 digit_10s[0]~2 Add1~1 Add1~4 Add1~6 Add1~8 bcd_7segment:bcd_7segment_1s|WideOr2~0 segment_1s[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.502 ns" { cnt[3] {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} digit_10s[0]~2 {} Add1~1 {} Add1~4 {} Add1~6 {} Add1~8 {} bcd_7segment:bcd_7segment_1s|WideOr2~0 {} segment_1s[4] {} } { 0.000ns 1.197ns 0.000ns 0.000ns 0.000ns 1.416ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 1.130ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.312ns 0.313ns 0.000ns 0.000ns 1.715ns 0.334ns 2.144ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.458ns 0.319ns 0.521ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_200K clk_1K clk_10 clk_1 clk_1~clkctrl cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.722 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_200K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} cnt[3] {} } { 0.000ns 0.929ns 0.992ns 0.843ns 1.540ns 0.497ns 1.821ns 0.982ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.502 ns" { cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 digit_10s[0]~2 Add1~1 Add1~4 Add1~6 Add1~8 bcd_7segment:bcd_7segment_1s|WideOr2~0 segment_1s[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.502 ns" { cnt[3] {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} digit_10s[0]~2 {} Add1~1 {} Add1~4 {} Add1~6 {} Add1~8 {} bcd_7segment:bcd_7segment_1s|WideOr2~0 {} segment_1s[4] {} } { 0.000ns 1.197ns 0.000ns 0.000ns 0.000ns 1.416ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 1.130ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.312ns 0.313ns 0.000ns 0.000ns 1.715ns 0.334ns 2.144ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.495ns 0.080ns 0.458ns 0.319ns 0.521ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 01:14:06 2017 " "Info: Processing ended: Wed Nov 08 01:14:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
