<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
<a name="1" id="anc1"></a>

  44 #else
  45     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  46     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
<a name="2" id="anc2"></a>

  47 #endif // _WIN64
  48     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  49     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  50 #else
  51     n_register_parameters = 0   // 0 registers used to pass arguments
  52 #endif // _LP64
  53   };
  54 };
  55 
  56 
  57 #ifdef _LP64
  58 // Symbolically name the register arguments used by the c calling convention.
  59 // Windows is different from linux/solaris. So much for standards...
  60 
  61 #ifdef _WIN64
  62 
  63 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  64 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  65 REGISTER_DECLARATION(Register, c_rarg2, r8);
  66 REGISTER_DECLARATION(Register, c_rarg3, r9);
  67 
  68 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  69 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  70 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  71 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  72 
  73 #else
  74 
  75 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  76 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  77 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  78 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  79 REGISTER_DECLARATION(Register, c_rarg4, r8);
  80 REGISTER_DECLARATION(Register, c_rarg5, r9);
  81 
  82 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  83 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  84 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  85 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  86 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  87 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  88 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  89 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  90 
  91 #endif // _WIN64
  92 
  93 // Symbolically name the register arguments used by the Java calling convention.
  94 // We have control over the convention for java so we can do what we please.
  95 // What pleases us is to offset the java calling convention so that when
  96 // we call a suitable jni method the arguments are lined up and we don&#39;t
  97 // have to do little shuffling. A suitable jni method is non-static and a
  98 // small number of arguments (two fewer args on windows)
  99 //
 100 //        |-------------------------------------------------------|
 101 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 102 //        |-------------------------------------------------------|
 103 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 104 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 105 //        |-------------------------------------------------------|
 106 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 107 //        |-------------------------------------------------------|
 108 
 109 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 110 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 111 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 112 // Windows runs out of register args here
 113 #ifdef _WIN64
 114 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 115 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 116 #else
 117 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 118 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 119 #endif /* _WIN64 */
 120 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 121 
 122 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 123 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 124 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 125 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 126 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 127 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 128 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 129 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 130 
 131 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 132 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 133 
 134 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 135 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 136 
 137 #else
 138 // rscratch1 will apear in 32bit code that is dead but of course must compile
 139 // Using noreg ensures if the dead code is incorrectly live and executed it
 140 // will cause an assertion failure
 141 #define rscratch1 noreg
 142 #define rscratch2 noreg
 143 
 144 #endif // _LP64
 145 
 146 // JSR 292
 147 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 148 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 149 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 150 
 151 // Address is an abstraction used to represent a memory location
 152 // using any of the amd64 addressing modes with one object.
 153 //
 154 // Note: A register location is represented via a Register, not
 155 //       via an address for efficiency &amp; simplicity reasons.
 156 
 157 class ArrayAddress;
 158 
 159 class Address {
 160  public:
 161   enum ScaleFactor {
 162     no_scale = -1,
 163     times_1  =  0,
 164     times_2  =  1,
 165     times_4  =  2,
 166     times_8  =  3,
 167     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 168   };
 169   static ScaleFactor times(int size) {
 170     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 171     if (size == 8)  return times_8;
 172     if (size == 4)  return times_4;
 173     if (size == 2)  return times_2;
 174     return times_1;
 175   }
 176   static int scale_size(ScaleFactor scale) {
 177     assert(scale != no_scale, &quot;&quot;);
 178     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 179             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 180             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 181             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 182     return (1 &lt;&lt; (int)scale);
 183   }
 184 
 185  private:
 186   Register         _base;
 187   Register         _index;
 188   XMMRegister      _xmmindex;
 189   ScaleFactor      _scale;
 190   int              _disp;
 191   bool             _isxmmindex;
 192   RelocationHolder _rspec;
 193 
 194   // Easily misused constructors make them private
 195   // %%% can we make these go away?
 196   NOT_LP64(Address(address loc, RelocationHolder spec);)
 197   Address(int disp, address loc, relocInfo::relocType rtype);
 198   Address(int disp, address loc, RelocationHolder spec);
 199 
 200  public:
 201 
 202  int disp() { return _disp; }
 203   // creation
 204   Address()
 205     : _base(noreg),
 206       _index(noreg),
 207       _xmmindex(xnoreg),
 208       _scale(no_scale),
 209       _disp(0),
 210       _isxmmindex(false){
 211   }
 212 
 213   // No default displacement otherwise Register can be implicitly
 214   // converted to 0(Register) which is quite a different animal.
 215 
 216   Address(Register base, int disp)
 217     : _base(base),
 218       _index(noreg),
 219       _xmmindex(xnoreg),
 220       _scale(no_scale),
 221       _disp(disp),
 222       _isxmmindex(false){
 223   }
 224 
 225   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 226     : _base (base),
 227       _index(index),
 228       _xmmindex(xnoreg),
 229       _scale(scale),
 230       _disp (disp),
 231       _isxmmindex(false) {
 232     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 233            &quot;inconsistent address&quot;);
 234   }
 235 
 236   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 237     : _base (base),
 238       _index(index.register_or_noreg()),
 239       _xmmindex(xnoreg),
 240       _scale(scale),
 241       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 242       _isxmmindex(false){
 243     if (!index.is_register())  scale = Address::no_scale;
 244     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 245            &quot;inconsistent address&quot;);
 246   }
 247 
 248   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 249     : _base (base),
 250       _index(noreg),
 251       _xmmindex(index),
 252       _scale(scale),
 253       _disp(disp),
 254       _isxmmindex(true) {
 255       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 256              &quot;inconsistent address&quot;);
 257   }
 258 
 259   Address plus_disp(int disp) const {
 260     Address a = (*this);
 261     a._disp += disp;
 262     return a;
 263   }
 264   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 265     Address a = (*this);
 266     a._disp += disp.constant_or_zero() * scale_size(scale);
 267     if (disp.is_register()) {
 268       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 269       a._index = disp.as_register();
 270       a._scale = scale;
 271     }
 272     return a;
 273   }
 274   bool is_same_address(Address a) const {
 275     // disregard _rspec
 276     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 277   }
 278 
 279   // The following two overloads are used in connection with the
 280   // ByteSize type (see sizes.hpp).  They simplify the use of
 281   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 282   // for the optimized build are the member functions with int disp
 283   // argument since ByteSize is mapped to an int type in that case.
 284   //
 285   // Note: DO NOT introduce similar overloaded functions for WordSize
 286   // arguments as in the optimized mode, both ByteSize and WordSize
 287   // are mapped to the same type and thus the compiler cannot make a
 288   // distinction anymore (=&gt; compiler errors).
 289 
 290 #ifdef ASSERT
 291   Address(Register base, ByteSize disp)
 292     : _base(base),
 293       _index(noreg),
 294       _xmmindex(xnoreg),
 295       _scale(no_scale),
 296       _disp(in_bytes(disp)),
 297       _isxmmindex(false){
 298   }
 299 
 300   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 301     : _base(base),
 302       _index(index),
 303       _xmmindex(xnoreg),
 304       _scale(scale),
 305       _disp(in_bytes(disp)),
 306       _isxmmindex(false){
 307     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 308            &quot;inconsistent address&quot;);
 309   }
 310   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 311     : _base (base),
 312       _index(index.register_or_noreg()),
 313       _xmmindex(xnoreg),
 314       _scale(scale),
 315       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 316       _isxmmindex(false) {
 317     if (!index.is_register())  scale = Address::no_scale;
 318     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 319            &quot;inconsistent address&quot;);
 320   }
 321 
 322 #endif // ASSERT
 323 
 324   // accessors
 325   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 326   Register    base()             const { return _base;  }
 327   Register    index()            const { return _index; }
 328   XMMRegister xmmindex()         const { return _xmmindex; }
 329   ScaleFactor scale()            const { return _scale; }
 330   int         disp()             const { return _disp;  }
 331   bool        isxmmindex()       const { return _isxmmindex; }
 332 
 333   // Convert the raw encoding form into the form expected by the constructor for
 334   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 335   // that to noreg for the Address constructor.
 336   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 337 
 338   static Address make_array(ArrayAddress);
 339 
 340  private:
 341   bool base_needs_rex() const {
 342     return _base-&gt;is_valid() &amp;&amp; _base-&gt;encoding() &gt;= 8;
 343   }
 344 
 345   bool index_needs_rex() const {
 346     return _index-&gt;is_valid() &amp;&amp;_index-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool xmmindex_needs_rex() const {
 350     return _xmmindex-&gt;is_valid() &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   relocInfo::relocType reloc() const { return _rspec.type(); }
 354 
 355   friend class Assembler;
 356   friend class MacroAssembler;
 357   friend class LIR_Assembler; // base/index/scale/disp
 358 };
 359 
 360 //
 361 // AddressLiteral has been split out from Address because operands of this type
 362 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 363 // the few instructions that need to deal with address literals are unique and the
 364 // MacroAssembler does not have to implement every instruction in the Assembler
 365 // in order to search for address literals that may need special handling depending
 366 // on the instruction and the platform. As small step on the way to merging i486/amd64
 367 // directories.
 368 //
 369 class AddressLiteral {
 370   friend class ArrayAddress;
 371   RelocationHolder _rspec;
 372   // Typically we use AddressLiterals we want to use their rval
 373   // However in some situations we want the lval (effect address) of the item.
 374   // We provide a special factory for making those lvals.
 375   bool _is_lval;
 376 
 377   // If the target is far we&#39;ll need to load the ea of this to
 378   // a register to reach it. Otherwise if near we can do rip
 379   // relative addressing.
 380 
 381   address          _target;
 382 
 383  protected:
 384   // creation
 385   AddressLiteral()
 386     : _is_lval(false),
 387       _target(NULL)
 388   {}
 389 
 390   public:
 391 
 392 
 393   AddressLiteral(address target, relocInfo::relocType rtype);
 394 
 395   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 396     : _rspec(rspec),
 397       _is_lval(false),
 398       _target(target)
 399   {}
 400 
 401   AddressLiteral addr() {
 402     AddressLiteral ret = *this;
 403     ret._is_lval = true;
 404     return ret;
 405   }
 406 
 407 
 408  private:
 409 
 410   address target() { return _target; }
 411   bool is_lval() { return _is_lval; }
 412 
 413   relocInfo::relocType reloc() const { return _rspec.type(); }
 414   const RelocationHolder&amp; rspec() const { return _rspec; }
 415 
 416   friend class Assembler;
 417   friend class MacroAssembler;
 418   friend class Address;
 419   friend class LIR_Assembler;
 420 };
 421 
 422 // Convience classes
 423 class RuntimeAddress: public AddressLiteral {
 424 
 425   public:
 426 
 427   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 428 
 429 };
 430 
 431 class ExternalAddress: public AddressLiteral {
 432  private:
 433   static relocInfo::relocType reloc_for_target(address target) {
 434     // Sometimes ExternalAddress is used for values which aren&#39;t
 435     // exactly addresses, like the card table base.
 436     // external_word_type can&#39;t be used for values in the first page
 437     // so just skip the reloc in that case.
 438     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 439   }
 440 
 441  public:
 442 
 443   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 444 
 445 };
 446 
 447 class InternalAddress: public AddressLiteral {
 448 
 449   public:
 450 
 451   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 452 
 453 };
 454 
 455 // x86 can do array addressing as a single operation since disp can be an absolute
 456 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 457 // magic on amd64 to get the final result
 458 
 459 class ArrayAddress {
 460   private:
 461 
 462   AddressLiteral _base;
 463   Address        _index;
 464 
 465   public:
 466 
 467   ArrayAddress() {};
 468   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 469   AddressLiteral base() { return _base; }
 470   Address index() { return _index; }
 471 
 472 };
 473 
 474 class InstructionAttr;
 475 
 476 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 477 // See fxsave and xsave(EVEX enabled) documentation for layout
 478 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 479 
 480 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 481 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 482 // is what you get. The Assembler is generating code into a CodeBuffer.
 483 
 484 class Assembler : public AbstractAssembler  {
 485   friend class AbstractAssembler; // for the non-virtual hack
 486   friend class LIR_Assembler; // as_Address()
 487   friend class StubGenerator;
 488 
 489  public:
 490   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 491     zero          = 0x4,
 492     notZero       = 0x5,
 493     equal         = 0x4,
 494     notEqual      = 0x5,
 495     less          = 0xc,
 496     lessEqual     = 0xe,
 497     greater       = 0xf,
 498     greaterEqual  = 0xd,
 499     below         = 0x2,
 500     belowEqual    = 0x6,
 501     above         = 0x7,
 502     aboveEqual    = 0x3,
 503     overflow      = 0x0,
 504     noOverflow    = 0x1,
 505     carrySet      = 0x2,
 506     carryClear    = 0x3,
 507     negative      = 0x8,
 508     positive      = 0x9,
 509     parity        = 0xa,
 510     noParity      = 0xb
 511   };
 512 
 513   enum Prefix {
 514     // segment overrides
 515     CS_segment = 0x2e,
 516     SS_segment = 0x36,
 517     DS_segment = 0x3e,
 518     ES_segment = 0x26,
 519     FS_segment = 0x64,
 520     GS_segment = 0x65,
 521 
 522     REX        = 0x40,
 523 
 524     REX_B      = 0x41,
 525     REX_X      = 0x42,
 526     REX_XB     = 0x43,
 527     REX_R      = 0x44,
 528     REX_RB     = 0x45,
 529     REX_RX     = 0x46,
 530     REX_RXB    = 0x47,
 531 
 532     REX_W      = 0x48,
 533 
 534     REX_WB     = 0x49,
 535     REX_WX     = 0x4A,
 536     REX_WXB    = 0x4B,
 537     REX_WR     = 0x4C,
 538     REX_WRB    = 0x4D,
 539     REX_WRX    = 0x4E,
 540     REX_WRXB   = 0x4F,
 541 
 542     VEX_3bytes = 0xC4,
 543     VEX_2bytes = 0xC5,
 544     EVEX_4bytes = 0x62,
 545     Prefix_EMPTY = 0x0
 546   };
 547 
 548   enum VexPrefix {
 549     VEX_B = 0x20,
 550     VEX_X = 0x40,
 551     VEX_R = 0x80,
 552     VEX_W = 0x80
 553   };
 554 
 555   enum ExexPrefix {
 556     EVEX_F  = 0x04,
 557     EVEX_V  = 0x08,
 558     EVEX_Rb = 0x10,
 559     EVEX_X  = 0x40,
 560     EVEX_Z  = 0x80
 561   };
 562 
 563   enum VexSimdPrefix {
 564     VEX_SIMD_NONE = 0x0,
 565     VEX_SIMD_66   = 0x1,
 566     VEX_SIMD_F3   = 0x2,
 567     VEX_SIMD_F2   = 0x3
 568   };
 569 
 570   enum VexOpcode {
 571     VEX_OPCODE_NONE  = 0x0,
 572     VEX_OPCODE_0F    = 0x1,
 573     VEX_OPCODE_0F_38 = 0x2,
 574     VEX_OPCODE_0F_3A = 0x3,
 575     VEX_OPCODE_MASK  = 0x1F
 576   };
 577 
 578   enum AvxVectorLen {
 579     AVX_128bit = 0x0,
 580     AVX_256bit = 0x1,
 581     AVX_512bit = 0x2,
 582     AVX_NoVec  = 0x4
 583   };
 584 
 585   enum EvexTupleType {
 586     EVEX_FV   = 0,
 587     EVEX_HV   = 4,
 588     EVEX_FVM  = 6,
 589     EVEX_T1S  = 7,
 590     EVEX_T1F  = 11,
 591     EVEX_T2   = 13,
 592     EVEX_T4   = 15,
 593     EVEX_T8   = 17,
 594     EVEX_HVM  = 18,
 595     EVEX_QVM  = 19,
 596     EVEX_OVM  = 20,
 597     EVEX_M128 = 21,
 598     EVEX_DUP  = 22,
 599     EVEX_ETUP = 23
 600   };
 601 
 602   enum EvexInputSizeInBits {
 603     EVEX_8bit  = 0,
 604     EVEX_16bit = 1,
 605     EVEX_32bit = 2,
 606     EVEX_64bit = 3,
 607     EVEX_NObit = 4
 608   };
 609 
 610   enum WhichOperand {
 611     // input to locate_operand, and format code for relocations
 612     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 613     disp32_operand = 1,          // embedded 32-bit displacement or address
 614     call32_operand = 2,          // embedded 32-bit self-relative displacement
 615 #ifndef _LP64
 616     _WhichOperand_limit = 3
 617 #else
 618      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 619     _WhichOperand_limit = 4
 620 #endif
 621   };
 622 
 623   enum ComparisonPredicate {
 624     eq = 0,
 625     lt = 1,
 626     le = 2,
 627     _false = 3,
 628     neq = 4,
 629     nlt = 5,
 630     nle = 6,
 631     _true = 7
 632   };
 633 
 634   //---&lt;  calculate length of instruction  &gt;---
 635   // As instruction size can&#39;t be found out easily on x86/x64,
 636   // we just use &#39;4&#39; for len and maxlen.
 637   // instruction must start at passed address
 638   static unsigned int instr_len(unsigned char *instr) { return 4; }
 639 
 640   //---&lt;  longest instructions  &gt;---
 641   // Max instruction length is not specified in architecture documentation.
 642   // We could use a &quot;safe enough&quot; estimate (15), but just default to
 643   // instruction length guess from above.
 644   static unsigned int instr_maxlen() { return 4; }
 645 
 646   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 647   // of instructions are freely declared without the need for wrapping them an ifdef.
 648   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 649   // In the .cpp file the implementations are wrapped so that they are dropped out
 650   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 651   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 652   //
 653   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 654   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 655 
 656 private:
 657 
 658   bool _legacy_mode_bw;
 659   bool _legacy_mode_dq;
 660   bool _legacy_mode_vl;
 661   bool _legacy_mode_vlbw;
 662   NOT_LP64(bool _is_managed;)
 663 
 664   class InstructionAttr *_attributes;
 665 
 666   // 64bit prefixes
 667   void prefix(Register reg);
 668   void prefix(Register dst, Register src, Prefix p);
 669   void prefix(Register dst, Address adr, Prefix p);
 670 
 671   void prefix(Address adr);
 672   void prefix(Address adr, Register reg,  bool byteinst = false);
 673   void prefix(Address adr, XMMRegister reg);
 674 
 675   int prefix_and_encode(int reg_enc, bool byteinst = false);
 676   int prefix_and_encode(int dst_enc, int src_enc) {
 677     return prefix_and_encode(dst_enc, false, src_enc, false);
 678   }
 679   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 680 
 681   // Some prefixq variants always emit exactly one prefix byte, so besides a
 682   // prefix-emitting method we provide a method to get the prefix byte to emit,
 683   // which can then be folded into a byte stream.
 684   int8_t get_prefixq(Address adr);
 685   int8_t get_prefixq(Address adr, Register reg);
 686 
 687   void prefixq(Address adr);
 688   void prefixq(Address adr, Register reg);
 689   void prefixq(Address adr, XMMRegister reg);
 690 
 691   int prefixq_and_encode(int reg_enc);
 692   int prefixq_and_encode(int dst_enc, int src_enc);
 693 
 694   void rex_prefix(Address adr, XMMRegister xreg,
 695                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 696   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 697                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 698 
 699   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 700 
 701   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 702                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 703 
 704   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 705                   VexSimdPrefix pre, VexOpcode opc,
 706                   InstructionAttr *attributes);
 707 
 708   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 709                              VexSimdPrefix pre, VexOpcode opc,
 710                              InstructionAttr *attributes);
 711 
 712   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 713                    VexOpcode opc, InstructionAttr *attributes);
 714 
 715   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 716                              VexOpcode opc, InstructionAttr *attributes);
 717 
 718   // Helper functions for groups of instructions
 719   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 720 
 721   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 722   // Force generation of a 4 byte immediate value even if it fits into 8bit
 723   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 724   void emit_arith(int op1, int op2, Register dst, Register src);
 725 
 726   bool emit_compressed_disp_byte(int &amp;disp);
 727 
 728   void emit_operand(Register reg,
 729                     Register base, Register index, Address::ScaleFactor scale,
 730                     int disp,
 731                     RelocationHolder const&amp; rspec,
 732                     int rip_relative_correction = 0);
 733 
 734   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 735                     Address::ScaleFactor scale,
 736                     int disp, RelocationHolder const&amp; rspec);
 737 
 738   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 739 
 740   // operands that only take the original 32bit registers
 741   void emit_operand32(Register reg, Address adr);
 742 
 743   void emit_operand(XMMRegister reg,
 744                     Register base, Register index, Address::ScaleFactor scale,
 745                     int disp,
 746                     RelocationHolder const&amp; rspec);
 747 
 748   void emit_operand(XMMRegister reg, Address adr);
 749 
 750   void emit_operand(MMXRegister reg, Address adr);
 751 
 752   // workaround gcc (3.2.1-7) bug
 753   void emit_operand(Address adr, MMXRegister reg);
 754 
 755 
 756   // Immediate-to-memory forms
 757   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 758 
 759   void emit_farith(int b1, int b2, int i);
 760 
 761 
 762  protected:
 763   #ifdef ASSERT
 764   void check_relocation(RelocationHolder const&amp; rspec, int format);
 765   #endif
 766 
 767   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 768   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 769   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 770   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 771 
 772   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 773 
 774   // These are all easily abused and hence protected
 775 
 776   // 32BIT ONLY SECTION
 777 #ifndef _LP64
 778   // Make these disappear in 64bit mode since they would never be correct
 779   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 780   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 781 
 782   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 783   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 784 
 785   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 786 #else
 787   // 64BIT ONLY SECTION
 788   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 789 
 790   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 791   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 792 
 793   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 794   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 795 #endif // _LP64
 796 
 797   // These are unique in that we are ensured by the caller that the 32bit
 798   // relative in these instructions will always be able to reach the potentially
 799   // 64bit address described by entry. Since they can take a 64bit address they
 800   // don&#39;t have the 32 suffix like the other instructions in this class.
 801 
 802   void call_literal(address entry, RelocationHolder const&amp; rspec);
 803   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 804 
 805   // Avoid using directly section
 806   // Instructions in this section are actually usable by anyone without danger
 807   // of failure but have performance issues that are addressed my enhanced
 808   // instructions which will do the proper thing base on the particular cpu.
 809   // We protect them because we don&#39;t trust you...
 810 
 811   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 812   // could cause a partial flag stall since they don&#39;t set CF flag.
 813   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 814   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 815   // the product flag UseIncDec value.
 816 
 817   void decl(Register dst);
 818   void decl(Address dst);
 819   void decq(Register dst);
 820   void decq(Address dst);
 821 
 822   void incl(Register dst);
 823   void incl(Address dst);
 824   void incq(Register dst);
 825   void incq(Address dst);
 826 
 827   // New cpus require use of movsd and movss to avoid partial register stall
 828   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 829   // The selection is done in MacroAssembler::movdbl() and movflt().
 830 
 831   // Move Scalar Single-Precision Floating-Point Values
 832   void movss(XMMRegister dst, Address src);
 833   void movss(XMMRegister dst, XMMRegister src);
 834   void movss(Address dst, XMMRegister src);
 835 
 836   // Move Scalar Double-Precision Floating-Point Values
 837   void movsd(XMMRegister dst, Address src);
 838   void movsd(XMMRegister dst, XMMRegister src);
 839   void movsd(Address dst, XMMRegister src);
 840   void movlpd(XMMRegister dst, Address src);
 841 
 842   // New cpus require use of movaps and movapd to avoid partial register stall
 843   // when moving between registers.
 844   void movaps(XMMRegister dst, XMMRegister src);
 845   void movapd(XMMRegister dst, XMMRegister src);
 846 
 847   // End avoid using directly
 848 
 849 
 850   // Instruction prefixes
 851   void prefix(Prefix p);
 852 
 853   public:
 854 
 855   // Creation
 856   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 857     init_attributes();
 858   }
 859 
 860   // Decoding
 861   static address locate_operand(address inst, WhichOperand which);
 862   static address locate_next_instruction(address inst);
 863 
 864   // Utilities
 865   static bool is_polling_page_far() NOT_LP64({ return false;});
 866   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 867                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 868 
 869   // Generic instructions
 870   // Does 32bit or 64bit as needed for the platform. In some sense these
 871   // belong in macro assembler but there is no need for both varieties to exist
 872 
 873   void init_attributes(void) {
 874     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 875     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 876     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 877     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 878     NOT_LP64(_is_managed = false;)
 879     _attributes = NULL;
 880   }
 881 
 882   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 883   void clear_attributes(void) { _attributes = NULL; }
 884 
 885   void set_managed(void) { NOT_LP64(_is_managed = true;) }
 886   void clear_managed(void) { NOT_LP64(_is_managed = false;) }
 887   bool is_managed(void) {
 888     NOT_LP64(return _is_managed;)
 889     LP64_ONLY(return false;) }
 890 
 891   void lea(Register dst, Address src);
 892 
 893   void mov(Register dst, Register src);
 894 
 895 #ifdef _LP64
 896   // support caching the result of some routines
 897 
 898   // must be called before pusha(), popa(), vzeroupper() - checked with asserts
 899   static void precompute_instructions();
 900 
 901   void pusha_uncached();
 902   void popa_uncached();
 903 #endif
 904   void vzeroupper_uncached();
 905 
 906   void pusha();
 907   void popa();
 908 
 909   void pushf();
 910   void popf();
 911 
 912   void push(int32_t imm32);
 913 
 914   void push(Register src);
 915 
 916   void pop(Register dst);
 917 
 918   // These are dummies to prevent surprise implicit conversions to Register
 919   void push(void* v);
 920   void pop(void* v);
 921 
 922   // These do register sized moves/scans
 923   void rep_mov();
 924   void rep_stos();
 925   void rep_stosb();
 926   void repne_scan();
 927 #ifdef _LP64
 928   void repne_scanl();
 929 #endif
 930 
 931   // Vanilla instructions in lexical order
 932 
 933   void adcl(Address dst, int32_t imm32);
 934   void adcl(Address dst, Register src);
 935   void adcl(Register dst, int32_t imm32);
 936   void adcl(Register dst, Address src);
 937   void adcl(Register dst, Register src);
 938 
 939   void adcq(Register dst, int32_t imm32);
 940   void adcq(Register dst, Address src);
 941   void adcq(Register dst, Register src);
 942 
 943   void addb(Address dst, int imm8);
 944   void addw(Address dst, int imm16);
 945 
 946   void addl(Address dst, int32_t imm32);
 947   void addl(Address dst, Register src);
 948   void addl(Register dst, int32_t imm32);
 949   void addl(Register dst, Address src);
 950   void addl(Register dst, Register src);
 951 
 952   void addq(Address dst, int32_t imm32);
 953   void addq(Address dst, Register src);
 954   void addq(Register dst, int32_t imm32);
 955   void addq(Register dst, Address src);
 956   void addq(Register dst, Register src);
 957 
 958 #ifdef _LP64
 959  //Add Unsigned Integers with Carry Flag
 960   void adcxq(Register dst, Register src);
 961 
 962  //Add Unsigned Integers with Overflow Flag
 963   void adoxq(Register dst, Register src);
 964 #endif
 965 
 966   void addr_nop_4();
 967   void addr_nop_5();
 968   void addr_nop_7();
 969   void addr_nop_8();
 970 
 971   // Add Scalar Double-Precision Floating-Point Values
 972   void addsd(XMMRegister dst, Address src);
 973   void addsd(XMMRegister dst, XMMRegister src);
 974 
 975   // Add Scalar Single-Precision Floating-Point Values
 976   void addss(XMMRegister dst, Address src);
 977   void addss(XMMRegister dst, XMMRegister src);
 978 
 979   // AES instructions
 980   void aesdec(XMMRegister dst, Address src);
 981   void aesdec(XMMRegister dst, XMMRegister src);
 982   void aesdeclast(XMMRegister dst, Address src);
 983   void aesdeclast(XMMRegister dst, XMMRegister src);
 984   void aesenc(XMMRegister dst, Address src);
 985   void aesenc(XMMRegister dst, XMMRegister src);
 986   void aesenclast(XMMRegister dst, Address src);
 987   void aesenclast(XMMRegister dst, XMMRegister src);
 988   // Vector AES instructions
 989   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 990   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 991   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 992   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 993 
 994   void andl(Address  dst, int32_t imm32);
 995   void andl(Register dst, int32_t imm32);
 996   void andl(Register dst, Address src);
 997   void andl(Register dst, Register src);
 998 
 999   void andq(Address  dst, int32_t imm32);
1000   void andq(Register dst, int32_t imm32);
1001   void andq(Register dst, Address src);
1002   void andq(Register dst, Register src);
1003 
1004   // BMI instructions
1005   void andnl(Register dst, Register src1, Register src2);
1006   void andnl(Register dst, Register src1, Address src2);
1007   void andnq(Register dst, Register src1, Register src2);
1008   void andnq(Register dst, Register src1, Address src2);
1009 
1010   void blsil(Register dst, Register src);
1011   void blsil(Register dst, Address src);
1012   void blsiq(Register dst, Register src);
1013   void blsiq(Register dst, Address src);
1014 
1015   void blsmskl(Register dst, Register src);
1016   void blsmskl(Register dst, Address src);
1017   void blsmskq(Register dst, Register src);
1018   void blsmskq(Register dst, Address src);
1019 
1020   void blsrl(Register dst, Register src);
1021   void blsrl(Register dst, Address src);
1022   void blsrq(Register dst, Register src);
1023   void blsrq(Register dst, Address src);
1024 
1025   void bsfl(Register dst, Register src);
1026   void bsrl(Register dst, Register src);
1027 
1028 #ifdef _LP64
1029   void bsfq(Register dst, Register src);
1030   void bsrq(Register dst, Register src);
1031 #endif
1032 
1033   void bswapl(Register reg);
1034 
1035   void bswapq(Register reg);
1036 
1037   void call(Label&amp; L, relocInfo::relocType rtype);
1038   void call(Register reg);  // push pc; pc &lt;- reg
1039   void call(Address adr);   // push pc; pc &lt;- adr
1040 
1041   void cdql();
1042 
1043   void cdqq();
1044 
1045   void cld();
1046 
1047   void clflush(Address adr);
1048   void clflushopt(Address adr);
1049   void clwb(Address adr);
1050 
1051   void cmovl(Condition cc, Register dst, Register src);
1052   void cmovl(Condition cc, Register dst, Address src);
1053 
1054   void cmovq(Condition cc, Register dst, Register src);
1055   void cmovq(Condition cc, Register dst, Address src);
1056 
1057 
1058   void cmpb(Address dst, int imm8);
1059 
1060   void cmpl(Address dst, int32_t imm32);
1061 
1062   void cmpl(Register dst, int32_t imm32);
1063   void cmpl(Register dst, Register src);
1064   void cmpl(Register dst, Address src);
1065 
1066   void cmpq(Address dst, int32_t imm32);
1067   void cmpq(Address dst, Register src);
1068 
1069   void cmpq(Register dst, int32_t imm32);
1070   void cmpq(Register dst, Register src);
1071   void cmpq(Register dst, Address src);
1072 
1073   // these are dummies used to catch attempting to convert NULL to Register
1074   void cmpl(Register dst, void* junk); // dummy
1075   void cmpq(Register dst, void* junk); // dummy
1076 
1077   void cmpw(Address dst, int imm16);
1078 
1079   void cmpxchg8 (Address adr);
1080 
1081   void cmpxchgb(Register reg, Address adr);
1082   void cmpxchgl(Register reg, Address adr);
1083 
1084   void cmpxchgq(Register reg, Address adr);
1085 
1086   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1087   void comisd(XMMRegister dst, Address src);
1088   void comisd(XMMRegister dst, XMMRegister src);
1089 
1090   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1091   void comiss(XMMRegister dst, Address src);
1092   void comiss(XMMRegister dst, XMMRegister src);
1093 
1094   // Identify processor type and features
1095   void cpuid();
1096 
1097   // CRC32C
1098   void crc32(Register crc, Register v, int8_t sizeInBytes);
1099   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1100 
1101   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1102   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1103   void cvtsd2ss(XMMRegister dst, Address src);
1104 
1105   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1106   void cvtsi2sdl(XMMRegister dst, Register src);
1107   void cvtsi2sdl(XMMRegister dst, Address src);
1108   void cvtsi2sdq(XMMRegister dst, Register src);
1109   void cvtsi2sdq(XMMRegister dst, Address src);
1110 
1111   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1112   void cvtsi2ssl(XMMRegister dst, Register src);
1113   void cvtsi2ssl(XMMRegister dst, Address src);
1114   void cvtsi2ssq(XMMRegister dst, Register src);
1115   void cvtsi2ssq(XMMRegister dst, Address src);
1116 
1117   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1118   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1119 
1120   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1121   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1122 
1123   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1124   void cvtss2sd(XMMRegister dst, XMMRegister src);
1125   void cvtss2sd(XMMRegister dst, Address src);
1126 
1127   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1128   void cvttsd2sil(Register dst, Address src);
1129   void cvttsd2sil(Register dst, XMMRegister src);
1130   void cvttsd2siq(Register dst, Address src);
1131   void cvttsd2siq(Register dst, XMMRegister src);
1132 
1133   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1134   void cvttss2sil(Register dst, XMMRegister src);
1135   void cvttss2siq(Register dst, XMMRegister src);
1136 
1137   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1138 
1139   //Abs of packed Integer values
1140   void pabsb(XMMRegister dst, XMMRegister src);
1141   void pabsw(XMMRegister dst, XMMRegister src);
1142   void pabsd(XMMRegister dst, XMMRegister src);
1143   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1144   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1145   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1146   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1147 
1148   // Divide Scalar Double-Precision Floating-Point Values
1149   void divsd(XMMRegister dst, Address src);
1150   void divsd(XMMRegister dst, XMMRegister src);
1151 
1152   // Divide Scalar Single-Precision Floating-Point Values
1153   void divss(XMMRegister dst, Address src);
1154   void divss(XMMRegister dst, XMMRegister src);
1155 
1156   void emms();
1157 
1158 #ifndef _LP64
1159   void fabs();
1160 
1161   void fadd(int i);
1162 
1163   void fadd_d(Address src);
1164   void fadd_s(Address src);
1165 
1166   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1167   // stack instead of on TOS
1168 
1169   void fadda(int i); // &quot;alternate&quot; fadd
1170   void faddp(int i = 1);
1171 
1172   void fchs();
1173 
1174   void fcom(int i);
1175 
1176   void fcomp(int i = 1);
1177   void fcomp_d(Address src);
1178   void fcomp_s(Address src);
1179 
1180   void fcompp();
1181 
1182   void fcos();
1183 
1184   void fdecstp();
1185 
1186   void fdiv(int i);
1187   void fdiv_d(Address src);
1188   void fdivr_s(Address src);
1189   void fdiva(int i);  // &quot;alternate&quot; fdiv
1190   void fdivp(int i = 1);
1191 
1192   void fdivr(int i);
1193   void fdivr_d(Address src);
1194   void fdiv_s(Address src);
1195 
1196   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1197 
1198   void fdivrp(int i = 1);
1199 
1200   void ffree(int i = 0);
1201 
1202   void fild_d(Address adr);
1203   void fild_s(Address adr);
1204 
1205   void fincstp();
1206 
1207   void finit();
1208 
1209   void fist_s (Address adr);
1210   void fistp_d(Address adr);
1211   void fistp_s(Address adr);
1212 
1213   void fld1();
1214 
1215   void fld_d(Address adr);
1216   void fld_s(Address adr);
1217   void fld_s(int index);
<a name="3" id="anc3"></a><span class="line-removed">1218   void fld_x(Address adr);  // extended-precision (80-bit) format</span>
1219 
1220   void fldcw(Address src);
1221 
1222   void fldenv(Address src);
1223 
1224   void fldlg2();
1225 
1226   void fldln2();
1227 
1228   void fldz();
1229 
1230   void flog();
1231   void flog10();
1232 
1233   void fmul(int i);
1234 
1235   void fmul_d(Address src);
1236   void fmul_s(Address src);
1237 
1238   void fmula(int i);  // &quot;alternate&quot; fmul
1239 
1240   void fmulp(int i = 1);
1241 
1242   void fnsave(Address dst);
1243 
1244   void fnstcw(Address src);
1245 
1246   void fnstsw_ax();
1247 
1248   void fprem();
1249   void fprem1();
1250 
1251   void frstor(Address src);
1252 
1253   void fsin();
1254 
1255   void fsqrt();
1256 
1257   void fst_d(Address adr);
1258   void fst_s(Address adr);
1259 
1260   void fstp_d(Address adr);
1261   void fstp_d(int index);
1262   void fstp_s(Address adr);
<a name="4" id="anc4"></a><span class="line-removed">1263   void fstp_x(Address adr); // extended-precision (80-bit) format</span>
1264 
1265   void fsub(int i);
1266   void fsub_d(Address src);
1267   void fsub_s(Address src);
1268 
1269   void fsuba(int i);  // &quot;alternate&quot; fsub
1270 
1271   void fsubp(int i = 1);
1272 
1273   void fsubr(int i);
1274   void fsubr_d(Address src);
1275   void fsubr_s(Address src);
1276 
1277   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1278 
1279   void fsubrp(int i = 1);
1280 
1281   void ftan();
1282 
1283   void ftst();
1284 
1285   void fucomi(int i = 1);
1286   void fucomip(int i = 1);
1287 
1288   void fwait();
1289 
1290   void fxch(int i = 1);
1291 
1292   void fyl2x();
1293   void frndint();
1294   void f2xm1();
1295   void fldl2e();
1296 #endif // !_LP64
1297 
<a name="5" id="anc5"></a>

1298   void fxrstor(Address src);
1299   void xrstor(Address src);
1300 
1301   void fxsave(Address dst);
1302   void xsave(Address dst);
1303 
1304   void hlt();
1305 
1306   void idivl(Register src);
1307   void divl(Register src); // Unsigned division
1308 
1309 #ifdef _LP64
1310   void idivq(Register src);
1311 #endif
1312 
1313   void imull(Register src);
1314   void imull(Register dst, Register src);
1315   void imull(Register dst, Register src, int value);
1316   void imull(Register dst, Address src);
1317 
1318 #ifdef _LP64
1319   void imulq(Register dst, Register src);
1320   void imulq(Register dst, Register src, int value);
1321   void imulq(Register dst, Address src);
1322 #endif
1323 
1324   // jcc is the generic conditional branch generator to run-
1325   // time routines, jcc is used for branches to labels. jcc
1326   // takes a branch opcode (cc) and a label (L) and generates
1327   // either a backward branch or a forward branch and links it
1328   // to the label fixup chain. Usage:
1329   //
1330   // Label L;      // unbound label
1331   // jcc(cc, L);   // forward branch to unbound label
1332   // bind(L);      // bind label to the current pc
1333   // jcc(cc, L);   // backward branch to bound label
1334   // bind(L);      // illegal: a label may be bound only once
1335   //
1336   // Note: The same Label can be used for forward and backward branches
1337   // but it may be bound only once.
1338 
1339   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1340 
1341   // Conditional jump to a 8-bit offset to L.
1342   // WARNING: be very careful using this for forward jumps.  If the label is
1343   // not bound within an 8-bit offset of this instruction, a run-time error
1344   // will occur.
1345 
1346   // Use macro to record file and line number.
1347   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1348 
1349   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1350 
1351   void jmp(Address entry);    // pc &lt;- entry
1352 
1353   // Label operations &amp; relative jumps (PPUM Appendix D)
1354   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1355 
1356   void jmp(Register entry); // pc &lt;- entry
1357 
1358   // Unconditional 8-bit offset jump to L.
1359   // WARNING: be very careful using this for forward jumps.  If the label is
1360   // not bound within an 8-bit offset of this instruction, a run-time error
1361   // will occur.
1362 
1363   // Use macro to record file and line number.
1364   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1365 
1366   void jmpb_0(Label&amp; L, const char* file, int line);
1367 
1368   void ldmxcsr( Address src );
1369 
1370   void leal(Register dst, Address src);
1371 
1372   void leaq(Register dst, Address src);
1373 
1374   void lfence();
1375 
1376   void lock();
1377 
1378   void lzcntl(Register dst, Register src);
1379 
1380 #ifdef _LP64
1381   void lzcntq(Register dst, Register src);
1382 #endif
1383 
1384   enum Membar_mask_bits {
1385     StoreStore = 1 &lt;&lt; 3,
1386     LoadStore  = 1 &lt;&lt; 2,
1387     StoreLoad  = 1 &lt;&lt; 1,
1388     LoadLoad   = 1 &lt;&lt; 0
1389   };
1390 
1391   // Serializes memory and blows flags
1392   void membar(Membar_mask_bits order_constraint) {
1393     // We only have to handle StoreLoad
1394     if (order_constraint &amp; StoreLoad) {
1395       // All usable chips support &quot;locked&quot; instructions which suffice
1396       // as barriers, and are much faster than the alternative of
1397       // using cpuid instruction. We use here a locked add [esp-C],0.
1398       // This is conveniently otherwise a no-op except for blowing
1399       // flags, and introducing a false dependency on target memory
1400       // location. We can&#39;t do anything with flags, but we can avoid
1401       // memory dependencies in the current method by locked-adding
1402       // somewhere else on the stack. Doing [esp+C] will collide with
1403       // something on stack in current method, hence we go for [esp-C].
1404       // It is convenient since it is almost always in data cache, for
1405       // any small C.  We need to step back from SP to avoid data
1406       // dependencies with other things on below SP (callee-saves, for
1407       // example). Without a clear way to figure out the minimal safe
1408       // distance from SP, it makes sense to step back the complete
1409       // cache line, as this will also avoid possible second-order effects
1410       // with locked ops against the cache line. Our choice of offset
1411       // is bounded by x86 operand encoding, which should stay within
1412       // [-128; +127] to have the 8-byte displacement encoding.
1413       //
1414       // Any change to this code may need to revisit other places in
1415       // the code where this idiom is used, in particular the
1416       // orderAccess code.
1417 
1418       int offset = -VM_Version::L1_line_size();
1419       if (offset &lt; -128) {
1420         offset = -128;
1421       }
1422 
1423       lock();
1424       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1425     }
1426   }
1427 
1428   void mfence();
1429   void sfence();
1430 
1431   // Moves
1432 
1433   void mov64(Register dst, int64_t imm64);
1434 
1435   void movb(Address dst, Register src);
1436   void movb(Address dst, int imm8);
1437   void movb(Register dst, Address src);
1438 
1439   void movddup(XMMRegister dst, XMMRegister src);
1440 
1441   void kmovbl(KRegister dst, Register src);
1442   void kmovbl(Register dst, KRegister src);
1443   void kmovwl(KRegister dst, Register src);
1444   void kmovwl(KRegister dst, Address src);
1445   void kmovwl(Register dst, KRegister src);
1446   void kmovdl(KRegister dst, Register src);
1447   void kmovdl(Register dst, KRegister src);
1448   void kmovql(KRegister dst, KRegister src);
1449   void kmovql(Address dst, KRegister src);
1450   void kmovql(KRegister dst, Address src);
1451   void kmovql(KRegister dst, Register src);
1452   void kmovql(Register dst, KRegister src);
1453 
1454   void knotwl(KRegister dst, KRegister src);
1455 
1456   void kortestbl(KRegister dst, KRegister src);
1457   void kortestwl(KRegister dst, KRegister src);
1458   void kortestdl(KRegister dst, KRegister src);
1459   void kortestql(KRegister dst, KRegister src);
1460 
1461   void ktestq(KRegister src1, KRegister src2);
1462   void ktestd(KRegister src1, KRegister src2);
1463 
1464   void ktestql(KRegister dst, KRegister src);
1465 
1466   void movdl(XMMRegister dst, Register src);
1467   void movdl(Register dst, XMMRegister src);
1468   void movdl(XMMRegister dst, Address src);
1469   void movdl(Address dst, XMMRegister src);
1470 
1471   // Move Double Quadword
1472   void movdq(XMMRegister dst, Register src);
1473   void movdq(Register dst, XMMRegister src);
1474 
1475   // Move Aligned Double Quadword
1476   void movdqa(XMMRegister dst, XMMRegister src);
1477   void movdqa(XMMRegister dst, Address src);
1478 
1479   // Move Unaligned Double Quadword
1480   void movdqu(Address     dst, XMMRegister src);
1481   void movdqu(XMMRegister dst, Address src);
1482   void movdqu(XMMRegister dst, XMMRegister src);
1483 
1484   // Move Unaligned 256bit Vector
1485   void vmovdqu(Address dst, XMMRegister src);
1486   void vmovdqu(XMMRegister dst, Address src);
1487   void vmovdqu(XMMRegister dst, XMMRegister src);
1488 
1489    // Move Unaligned 512bit Vector
1490   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1491   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1492   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1493   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1494   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1495   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1496   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1497   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1498   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1499   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1500   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1501   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1502   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1503   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1504 
1505   // Move lower 64bit to high 64bit in 128bit register
1506   void movlhps(XMMRegister dst, XMMRegister src);
1507 
1508   void movl(Register dst, int32_t imm32);
1509   void movl(Address dst, int32_t imm32);
1510   void movl(Register dst, Register src);
1511   void movl(Register dst, Address src);
1512   void movl(Address dst, Register src);
1513 
1514   // These dummies prevent using movl from converting a zero (like NULL) into Register
1515   // by giving the compiler two choices it can&#39;t resolve
1516 
1517   void movl(Address  dst, void* junk);
1518   void movl(Register dst, void* junk);
1519 
1520 #ifdef _LP64
1521   void movq(Register dst, Register src);
1522   void movq(Register dst, Address src);
1523   void movq(Address  dst, Register src);
1524 #endif
1525 
1526   void movq(Address     dst, MMXRegister src );
1527   void movq(MMXRegister dst, Address src );
1528 
1529 #ifdef _LP64
1530   // These dummies prevent using movq from converting a zero (like NULL) into Register
1531   // by giving the compiler two choices it can&#39;t resolve
1532 
1533   void movq(Address  dst, void* dummy);
1534   void movq(Register dst, void* dummy);
1535 #endif
1536 
1537   // Move Quadword
1538   void movq(Address     dst, XMMRegister src);
1539   void movq(XMMRegister dst, Address src);
1540 
1541   void movsbl(Register dst, Address src);
1542   void movsbl(Register dst, Register src);
1543 
1544 #ifdef _LP64
1545   void movsbq(Register dst, Address src);
1546   void movsbq(Register dst, Register src);
1547 
1548   // Move signed 32bit immediate to 64bit extending sign
1549   void movslq(Address  dst, int32_t imm64);
1550   void movslq(Register dst, int32_t imm64);
1551 
1552   void movslq(Register dst, Address src);
1553   void movslq(Register dst, Register src);
1554   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1555 #endif
1556 
1557   void movswl(Register dst, Address src);
1558   void movswl(Register dst, Register src);
1559 
1560 #ifdef _LP64
1561   void movswq(Register dst, Address src);
1562   void movswq(Register dst, Register src);
1563 #endif
1564 
1565   void movw(Address dst, int imm16);
1566   void movw(Register dst, Address src);
1567   void movw(Address dst, Register src);
1568 
1569   void movzbl(Register dst, Address src);
1570   void movzbl(Register dst, Register src);
1571 
1572 #ifdef _LP64
1573   void movzbq(Register dst, Address src);
1574   void movzbq(Register dst, Register src);
1575 #endif
1576 
1577   void movzwl(Register dst, Address src);
1578   void movzwl(Register dst, Register src);
1579 
1580 #ifdef _LP64
1581   void movzwq(Register dst, Address src);
1582   void movzwq(Register dst, Register src);
1583 #endif
1584 
1585   // Unsigned multiply with RAX destination register
1586   void mull(Address src);
1587   void mull(Register src);
1588 
1589 #ifdef _LP64
1590   void mulq(Address src);
1591   void mulq(Register src);
1592   void mulxq(Register dst1, Register dst2, Register src);
1593 #endif
1594 
1595   // Multiply Scalar Double-Precision Floating-Point Values
1596   void mulsd(XMMRegister dst, Address src);
1597   void mulsd(XMMRegister dst, XMMRegister src);
1598 
1599   // Multiply Scalar Single-Precision Floating-Point Values
1600   void mulss(XMMRegister dst, Address src);
1601   void mulss(XMMRegister dst, XMMRegister src);
1602 
1603   void negl(Register dst);
1604 
1605 #ifdef _LP64
1606   void negq(Register dst);
1607 #endif
1608 
1609   void nop(int i = 1);
1610 
1611   void notl(Register dst);
1612 
1613 #ifdef _LP64
1614   void notq(Register dst);
1615 
1616   void btsq(Address dst, int imm8);
1617   void btrq(Address dst, int imm8);
1618 #endif
1619 
1620   void orl(Address dst, int32_t imm32);
1621   void orl(Register dst, int32_t imm32);
1622   void orl(Register dst, Address src);
1623   void orl(Register dst, Register src);
1624   void orl(Address dst, Register src);
1625 
1626   void orb(Address dst, int imm8);
1627 
1628   void orq(Address dst, int32_t imm32);
1629   void orq(Register dst, int32_t imm32);
1630   void orq(Register dst, Address src);
1631   void orq(Register dst, Register src);
1632 
1633   // Pack with unsigned saturation
1634   void packuswb(XMMRegister dst, XMMRegister src);
1635   void packuswb(XMMRegister dst, Address src);
1636   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1637 
1638   // Pemutation of 64bit words
1639   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1640   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
1641   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1642   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1643   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1644   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1645 
1646   void pause();
1647 
1648   // Undefined Instruction
1649   void ud2();
1650 
1651   // SSE4.2 string instructions
1652   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1653   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1654 
1655   void pcmpeqb(XMMRegister dst, XMMRegister src);
1656   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1657   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1658   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1659   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1660 
1661   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1662   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1663 
1664   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1665   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1666   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1667 
1668   void pcmpeqw(XMMRegister dst, XMMRegister src);
1669   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1670   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1671   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1672 
1673   void pcmpeqd(XMMRegister dst, XMMRegister src);
1674   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1675   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1676   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1677 
1678   void pcmpeqq(XMMRegister dst, XMMRegister src);
1679   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1680   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1681   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1682 
1683   void pmovmskb(Register dst, XMMRegister src);
1684   void vpmovmskb(Register dst, XMMRegister src);
1685 
1686   // SSE 4.1 extract
1687   void pextrd(Register dst, XMMRegister src, int imm8);
1688   void pextrq(Register dst, XMMRegister src, int imm8);
1689   void pextrd(Address dst, XMMRegister src, int imm8);
1690   void pextrq(Address dst, XMMRegister src, int imm8);
1691   void pextrb(Address dst, XMMRegister src, int imm8);
1692   // SSE 2 extract
1693   void pextrw(Register dst, XMMRegister src, int imm8);
1694   void pextrw(Address dst, XMMRegister src, int imm8);
1695 
1696   // SSE 4.1 insert
1697   void pinsrd(XMMRegister dst, Register src, int imm8);
1698   void pinsrq(XMMRegister dst, Register src, int imm8);
1699   void pinsrd(XMMRegister dst, Address src, int imm8);
1700   void pinsrq(XMMRegister dst, Address src, int imm8);
1701   void pinsrb(XMMRegister dst, Address src, int imm8);
1702   // SSE 2 insert
1703   void pinsrw(XMMRegister dst, Register src, int imm8);
1704   void pinsrw(XMMRegister dst, Address src, int imm8);
1705 
1706   // SSE4.1 packed move
1707   void pmovzxbw(XMMRegister dst, XMMRegister src);
1708   void pmovzxbw(XMMRegister dst, Address src);
1709 
1710   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1711   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1712   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1713 
1714   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1715   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1716 
1717   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1718 
1719   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1720 
1721   // Sign extend moves
1722   void pmovsxbw(XMMRegister dst, XMMRegister src);
1723   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);
1724 
1725   // Multiply add
1726   void pmaddwd(XMMRegister dst, XMMRegister src);
1727   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1728   // Multiply add accumulate
1729   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1730 
1731 #ifndef _LP64 // no 32bit push/pop on amd64
1732   void popl(Address dst);
1733 #endif
1734 
1735 #ifdef _LP64
1736   void popq(Address dst);
1737 #endif
1738 
1739   void popcntl(Register dst, Address src);
1740   void popcntl(Register dst, Register src);
1741 
1742   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1743 
1744 #ifdef _LP64
1745   void popcntq(Register dst, Address src);
1746   void popcntq(Register dst, Register src);
1747 #endif
1748 
1749   // Prefetches (SSE, SSE2, 3DNOW only)
1750 
1751   void prefetchnta(Address src);
1752   void prefetchr(Address src);
1753   void prefetcht0(Address src);
1754   void prefetcht1(Address src);
1755   void prefetcht2(Address src);
1756   void prefetchw(Address src);
1757 
1758   // Shuffle Bytes
1759   void pshufb(XMMRegister dst, XMMRegister src);
1760   void pshufb(XMMRegister dst, Address src);
1761   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1762 
1763   // Shuffle Packed Doublewords
1764   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1765   void pshufd(XMMRegister dst, Address src,     int mode);
1766   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1767 
1768   // Shuffle Packed Low Words
1769   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1770   void pshuflw(XMMRegister dst, Address src,     int mode);
1771 
1772   // Shuffle packed values at 128 bit granularity
1773   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1774 
1775   // Shift Right by bytes Logical DoubleQuadword Immediate
1776   void psrldq(XMMRegister dst, int shift);
1777   // Shift Left by bytes Logical DoubleQuadword Immediate
1778   void pslldq(XMMRegister dst, int shift);
1779 
1780   // Logical Compare 128bit
1781   void ptest(XMMRegister dst, XMMRegister src);
1782   void ptest(XMMRegister dst, Address src);
1783   // Logical Compare 256bit
1784   void vptest(XMMRegister dst, XMMRegister src);
1785   void vptest(XMMRegister dst, Address src);
1786 
1787   // Interleave Low Bytes
1788   void punpcklbw(XMMRegister dst, XMMRegister src);
1789   void punpcklbw(XMMRegister dst, Address src);
1790 
1791   // Interleave Low Doublewords
1792   void punpckldq(XMMRegister dst, XMMRegister src);
1793   void punpckldq(XMMRegister dst, Address src);
1794 
1795   // Interleave Low Quadwords
1796   void punpcklqdq(XMMRegister dst, XMMRegister src);
1797 
1798 #ifndef _LP64 // no 32bit push/pop on amd64
1799   void pushl(Address src);
1800 #endif
1801 
1802   void pushq(Address src);
1803 
1804   void rcll(Register dst, int imm8);
1805 
1806   void rclq(Register dst, int imm8);
1807 
1808   void rcrq(Register dst, int imm8);
1809 
1810   void rcpps(XMMRegister dst, XMMRegister src);
1811 
1812   void rcpss(XMMRegister dst, XMMRegister src);
1813 
1814   void rdtsc();
1815 
1816   void ret(int imm16);
1817 
1818 #ifdef _LP64
1819   void rorq(Register dst, int imm8);
1820   void rorxq(Register dst, Register src, int imm8);
1821   void rorxd(Register dst, Register src, int imm8);
1822 #endif
1823 
1824   void sahf();
1825 
1826   void sarl(Register dst, int imm8);
1827   void sarl(Register dst);
1828 
1829   void sarq(Register dst, int imm8);
1830   void sarq(Register dst);
1831 
1832   void sbbl(Address dst, int32_t imm32);
1833   void sbbl(Register dst, int32_t imm32);
1834   void sbbl(Register dst, Address src);
1835   void sbbl(Register dst, Register src);
1836 
1837   void sbbq(Address dst, int32_t imm32);
1838   void sbbq(Register dst, int32_t imm32);
1839   void sbbq(Register dst, Address src);
1840   void sbbq(Register dst, Register src);
1841 
1842   void setb(Condition cc, Register dst);
1843 
1844   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1845   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1846   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1847 
1848   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1849 
1850   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1851   void sha1nexte(XMMRegister dst, XMMRegister src);
1852   void sha1msg1(XMMRegister dst, XMMRegister src);
1853   void sha1msg2(XMMRegister dst, XMMRegister src);
1854   // xmm0 is implicit additional source to the following instruction.
1855   void sha256rnds2(XMMRegister dst, XMMRegister src);
1856   void sha256msg1(XMMRegister dst, XMMRegister src);
1857   void sha256msg2(XMMRegister dst, XMMRegister src);
1858 
1859   void shldl(Register dst, Register src);
1860   void shldl(Register dst, Register src, int8_t imm8);
1861   void shrdl(Register dst, Register src);
1862   void shrdl(Register dst, Register src, int8_t imm8);
1863 
1864   void shll(Register dst, int imm8);
1865   void shll(Register dst);
1866 
1867   void shlq(Register dst, int imm8);
1868   void shlq(Register dst);
1869 
1870   void shrl(Register dst, int imm8);
1871   void shrl(Register dst);
1872 
1873   void shrq(Register dst, int imm8);
1874   void shrq(Register dst);
1875 
1876   void smovl(); // QQQ generic?
1877 
1878   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1879   void sqrtsd(XMMRegister dst, Address src);
1880   void sqrtsd(XMMRegister dst, XMMRegister src);
1881 
1882   void roundsd(XMMRegister dst, Address src, int32_t rmode);
1883   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);
1884 
1885   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1886   void sqrtss(XMMRegister dst, Address src);
1887   void sqrtss(XMMRegister dst, XMMRegister src);
1888 
1889   void std();
1890 
1891   void stmxcsr( Address dst );
1892 
1893   void subl(Address dst, int32_t imm32);
1894   void subl(Address dst, Register src);
1895   void subl(Register dst, int32_t imm32);
1896   void subl(Register dst, Address src);
1897   void subl(Register dst, Register src);
1898 
1899   void subq(Address dst, int32_t imm32);
1900   void subq(Address dst, Register src);
1901   void subq(Register dst, int32_t imm32);
1902   void subq(Register dst, Address src);
1903   void subq(Register dst, Register src);
1904 
1905   // Force generation of a 4 byte immediate value even if it fits into 8bit
1906   void subl_imm32(Register dst, int32_t imm32);
1907   void subq_imm32(Register dst, int32_t imm32);
1908 
1909   // Subtract Scalar Double-Precision Floating-Point Values
1910   void subsd(XMMRegister dst, Address src);
1911   void subsd(XMMRegister dst, XMMRegister src);
1912 
1913   // Subtract Scalar Single-Precision Floating-Point Values
1914   void subss(XMMRegister dst, Address src);
1915   void subss(XMMRegister dst, XMMRegister src);
1916 
1917   void testb(Register dst, int imm8);
1918   void testb(Address dst, int imm8);
1919 
1920   void testl(Register dst, int32_t imm32);
1921   void testl(Register dst, Register src);
1922   void testl(Register dst, Address src);
1923 
1924   void testq(Register dst, int32_t imm32);
1925   void testq(Register dst, Register src);
1926   void testq(Register dst, Address src);
1927 
1928   // BMI - count trailing zeros
1929   void tzcntl(Register dst, Register src);
1930   void tzcntq(Register dst, Register src);
1931 
1932   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1933   void ucomisd(XMMRegister dst, Address src);
1934   void ucomisd(XMMRegister dst, XMMRegister src);
1935 
1936   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1937   void ucomiss(XMMRegister dst, Address src);
1938   void ucomiss(XMMRegister dst, XMMRegister src);
1939 
1940   void xabort(int8_t imm8);
1941 
1942   void xaddb(Address dst, Register src);
1943   void xaddw(Address dst, Register src);
1944   void xaddl(Address dst, Register src);
1945   void xaddq(Address dst, Register src);
1946 
1947   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1948 
1949   void xchgb(Register reg, Address adr);
1950   void xchgw(Register reg, Address adr);
1951   void xchgl(Register reg, Address adr);
1952   void xchgl(Register dst, Register src);
1953 
1954   void xchgq(Register reg, Address adr);
1955   void xchgq(Register dst, Register src);
1956 
1957   void xend();
1958 
1959   // Get Value of Extended Control Register
1960   void xgetbv();
1961 
1962   void xorl(Register dst, int32_t imm32);
1963   void xorl(Register dst, Address src);
1964   void xorl(Register dst, Register src);
1965 
1966   void xorb(Register dst, Address src);
1967 
1968   void xorq(Register dst, Address src);
1969   void xorq(Register dst, Register src);
1970 
1971   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1972 
1973   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1974 
1975   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1976   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1977   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1978   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1979   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1980   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1981   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1982   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1983   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1984   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1985   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1986   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1987   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1988   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1989   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1990   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1991   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1992   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1993 
1994   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1995   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1996   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1997   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1998 
1999   void shlxl(Register dst, Register src1, Register src2);
2000   void shlxq(Register dst, Register src1, Register src2);
2001 
2002   //====================VECTOR ARITHMETIC=====================================
2003 
2004   // Add Packed Floating-Point Values
2005   void addpd(XMMRegister dst, XMMRegister src);
2006   void addpd(XMMRegister dst, Address src);
2007   void addps(XMMRegister dst, XMMRegister src);
2008   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2009   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2010   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2011   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2012 
2013   // Subtract Packed Floating-Point Values
2014   void subpd(XMMRegister dst, XMMRegister src);
2015   void subps(XMMRegister dst, XMMRegister src);
2016   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2017   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2018   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2019   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2020 
2021   // Multiply Packed Floating-Point Values
2022   void mulpd(XMMRegister dst, XMMRegister src);
2023   void mulpd(XMMRegister dst, Address src);
2024   void mulps(XMMRegister dst, XMMRegister src);
2025   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2026   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2027   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2028   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2029 
2030   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2031   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2032   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2033   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2034 
2035   // Divide Packed Floating-Point Values
2036   void divpd(XMMRegister dst, XMMRegister src);
2037   void divps(XMMRegister dst, XMMRegister src);
2038   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2039   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2040   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2041   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2042 
2043   // Sqrt Packed Floating-Point Values
2044   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2045   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2046   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2047   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2048 
2049   // Round Packed Double precision value.
2050   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);
2051   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2052   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);
2053   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2054 
2055   // Bitwise Logical AND of Packed Floating-Point Values
2056   void andpd(XMMRegister dst, XMMRegister src);
2057   void andps(XMMRegister dst, XMMRegister src);
2058   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2059   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2060   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2061   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2062 
2063   void unpckhpd(XMMRegister dst, XMMRegister src);
2064   void unpcklpd(XMMRegister dst, XMMRegister src);
2065 
2066   // Bitwise Logical XOR of Packed Floating-Point Values
2067   void xorpd(XMMRegister dst, XMMRegister src);
2068   void xorps(XMMRegister dst, XMMRegister src);
2069   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2070   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2071   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2072   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2073 
2074   // Add horizontal packed integers
2075   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2076   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2077   void phaddw(XMMRegister dst, XMMRegister src);
2078   void phaddd(XMMRegister dst, XMMRegister src);
2079 
2080   // Add packed integers
2081   void paddb(XMMRegister dst, XMMRegister src);
2082   void paddw(XMMRegister dst, XMMRegister src);
2083   void paddd(XMMRegister dst, XMMRegister src);
2084   void paddd(XMMRegister dst, Address src);
2085   void paddq(XMMRegister dst, XMMRegister src);
2086   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2087   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2088   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2089   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2090   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2091   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2092   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2093   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2094 
2095   // Sub packed integers
2096   void psubb(XMMRegister dst, XMMRegister src);
2097   void psubw(XMMRegister dst, XMMRegister src);
2098   void psubd(XMMRegister dst, XMMRegister src);
2099   void psubq(XMMRegister dst, XMMRegister src);
2100   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2101   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2102   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2103   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2104   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2105   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2106   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2107   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2108 
2109   // Multiply packed integers (only shorts and ints)
2110   void pmullw(XMMRegister dst, XMMRegister src);
2111   void pmulld(XMMRegister dst, XMMRegister src);
2112   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2113   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2114   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2115   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2116   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2117   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2118 
2119   // Shift left packed integers
2120   void psllw(XMMRegister dst, int shift);
2121   void pslld(XMMRegister dst, int shift);
2122   void psllq(XMMRegister dst, int shift);
2123   void psllw(XMMRegister dst, XMMRegister shift);
2124   void pslld(XMMRegister dst, XMMRegister shift);
2125   void psllq(XMMRegister dst, XMMRegister shift);
2126   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2127   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2128   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2129   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2130   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2131   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2132   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2133 
2134   // Logical shift right packed integers
2135   void psrlw(XMMRegister dst, int shift);
2136   void psrld(XMMRegister dst, int shift);
2137   void psrlq(XMMRegister dst, int shift);
2138   void psrlw(XMMRegister dst, XMMRegister shift);
2139   void psrld(XMMRegister dst, XMMRegister shift);
2140   void psrlq(XMMRegister dst, XMMRegister shift);
2141   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2142   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2143   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2144   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2145   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2146   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2147   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2148   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2149   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2150 
2151   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2152   void psraw(XMMRegister dst, int shift);
2153   void psrad(XMMRegister dst, int shift);
2154   void psraw(XMMRegister dst, XMMRegister shift);
2155   void psrad(XMMRegister dst, XMMRegister shift);
2156   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2157   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2158   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2159   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2160   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2161   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2162 
2163   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2164   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2165 
2166   // And packed integers
2167   void pand(XMMRegister dst, XMMRegister src);
2168   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2169   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2170   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2171 
2172   // Andn packed integers
2173   void pandn(XMMRegister dst, XMMRegister src);
2174   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2175 
2176   // Or packed integers
2177   void por(XMMRegister dst, XMMRegister src);
2178   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2179   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2180   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2181 
2182   // Xor packed integers
2183   void pxor(XMMRegister dst, XMMRegister src);
2184   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2185   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2186   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2187   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2188 
2189 
2190   // vinserti forms
2191   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2192   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2193   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2194   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2195   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2196 
2197   // vinsertf forms
2198   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2199   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2200   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2201   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2202   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2203   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2204 
2205   // vextracti forms
2206   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2207   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2208   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2209   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2210   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2211   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2212   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2213 
2214   // vextractf forms
2215   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2216   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2217   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2218   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2219   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2220   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2221   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2222 
2223   // xmm/mem sourced byte/word/dword/qword replicate
2224   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2225   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2226   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2227   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2228   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2229   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2230   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2231   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2232 
2233   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2234   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2235 
2236   // scalar single/double precision replicate
2237   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);
2238   void vbroadcastss(XMMRegister dst, Address src, int vector_len);
2239   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);
2240   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);
2241 
2242   // gpr sourced byte/word/dword/qword replicate
2243   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2244   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2245   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2246   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2247 
2248   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2249 
2250   // Carry-Less Multiplication Quadword
2251   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2252   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2253   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2254   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2255   // to avoid transaction penalty between AVX and SSE states. There is no
2256   // penalty if legacy SSE instructions are encoded using VEX prefix because
2257   // they always clear upper 128 bits. It should be used before calling
2258   // runtime code and native libraries.
2259   void vzeroupper();
2260 
2261   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2262   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2263   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2264   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2265   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2266   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2267 
2268  protected:
2269   // Next instructions require address alignment 16 bytes SSE mode.
2270   // They should be called only from corresponding MacroAssembler instructions.
2271   void andpd(XMMRegister dst, Address src);
2272   void andps(XMMRegister dst, Address src);
2273   void xorpd(XMMRegister dst, Address src);
2274   void xorps(XMMRegister dst, Address src);
2275 
2276 };
2277 
2278 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2279 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2280 // are applied.
2281 class InstructionAttr {
2282 public:
2283   InstructionAttr(
2284     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2285     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2286     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2287     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2288     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2289     :
2290       _rex_vex_w(rex_vex_w),
2291       _legacy_mode(legacy_mode || UseAVX &lt; 3),
2292       _no_reg_mask(no_reg_mask),
2293       _uses_vl(uses_vl),
2294       _rex_vex_w_reverted(false),
2295       _is_evex_instruction(false),
2296       _is_clear_context(true),
2297       _is_extended_context(false),
2298       _avx_vector_len(vector_len),
2299       _tuple_type(Assembler::EVEX_ETUP),
2300       _input_size_in_bits(Assembler::EVEX_NObit),
2301       _evex_encoding(0),
2302       _embedded_opmask_register_specifier(0), // hard code k0
2303       _current_assembler(NULL) { }
2304 
2305   ~InstructionAttr() {
2306     if (_current_assembler != NULL) {
2307       _current_assembler-&gt;clear_attributes();
2308     }
2309     _current_assembler = NULL;
2310   }
2311 
2312 private:
2313   bool _rex_vex_w;
2314   bool _legacy_mode;
2315   bool _no_reg_mask;
2316   bool _uses_vl;
2317   bool _rex_vex_w_reverted;
2318   bool _is_evex_instruction;
2319   bool _is_clear_context;
2320   bool _is_extended_context;
2321   int  _avx_vector_len;
2322   int  _tuple_type;
2323   int  _input_size_in_bits;
2324   int  _evex_encoding;
2325   int _embedded_opmask_register_specifier;
2326 
2327   Assembler *_current_assembler;
2328 
2329 public:
2330   // query functions for field accessors
2331   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2332   bool is_legacy_mode(void) const { return _legacy_mode; }
2333   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2334   bool uses_vl(void) const { return _uses_vl; }
2335   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2336   bool is_evex_instruction(void) const { return _is_evex_instruction; }
2337   bool is_clear_context(void) const { return _is_clear_context; }
2338   bool is_extended_context(void) const { return _is_extended_context; }
2339   int  get_vector_len(void) const { return _avx_vector_len; }
2340   int  get_tuple_type(void) const { return _tuple_type; }
2341   int  get_input_size(void) const { return _input_size_in_bits; }
2342   int  get_evex_encoding(void) const { return _evex_encoding; }
2343   int  get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2344 
2345   // Set the vector len manually
2346   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2347 
2348   // Set revert rex_vex_w for avx encoding
2349   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2350 
2351   // Set rex_vex_w based on state
2352   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2353 
2354   // Set the instruction to be encoded in AVX mode
2355   void set_is_legacy_mode(void) { _legacy_mode = true; }
2356 
2357   // Set the current instuction to be encoded as an EVEX instuction
2358   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2359 
2360   // Internal encoding data used in compressed immediate offset programming
2361   void set_evex_encoding(int value) { _evex_encoding = value; }
2362 
2363   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2364   void reset_is_clear_context(void) { _is_clear_context = false; }
2365 
2366   // Map back to current asembler so that we can manage object level assocation
2367   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2368 
2369   // Address modifiers used for compressed displacement calculation
2370   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2371     if (VM_Version::supports_evex()) {
2372       _tuple_type = tuple_type;
2373       _input_size_in_bits = input_size_in_bits;
2374     }
2375   }
2376 
2377   // Set embedded opmask register specifier.
2378   void set_embedded_opmask_register_specifier(KRegister mask) {
2379     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2380   }
2381 
2382 };
2383 
2384 #endif // CPU_X86_ASSEMBLER_X86_HPP
<a name="6" id="anc6"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="6" type="hidden" />
</body>
</html>