Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 14:42:19 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file intellight_v2_wrapper_timing_summary_routed.rpt -pb intellight_v2_wrapper_timing_summary_routed.pb -rpx intellight_v2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : intellight_v2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.831        0.000                      0                 5120        0.057        0.000                      0                 5120        7.520        0.000                       0                  2104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.831        0.000                      0                 5120        0.057        0.000                      0                 5120        7.520        0.000                       0                  2104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.847ns  (logic 6.856ns (46.179%)  route 7.991ns (53.821%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  intellight_v2_i/QA_0/inst/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.252    intellight_v2_i/QA_0/inst/x__0_carry__0_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.586 r  intellight_v2_i/QA_0/inst/x__0_carry__1/O[1]
                         net (fo=3, routed)           0.656    16.242    intellight_v2_i/QA_0/inst/gm[9]
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.303    16.545 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__1/O
                         net (fo=1, routed)           0.617    17.162    intellight_v2_i/QA_0/inst/x__45_carry_i_2__1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.566 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.566    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.889 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[1]
                         net (fo=1, routed)           0.000    17.889    intellight_v2_i/QA_0/inst/x[13]
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.460    19.639    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[13]/C
                         clock pessimism              0.229    19.868    
                         clock uncertainty           -0.257    19.611    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.109    19.720    intellight_v2_i/QA_0/inst/x_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.839ns  (logic 6.848ns (46.150%)  route 7.991ns (53.850%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  intellight_v2_i/QA_0/inst/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.252    intellight_v2_i/QA_0/inst/x__0_carry__0_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.586 r  intellight_v2_i/QA_0/inst/x__0_carry__1/O[1]
                         net (fo=3, routed)           0.656    16.242    intellight_v2_i/QA_0/inst/gm[9]
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.303    16.545 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__1/O
                         net (fo=1, routed)           0.617    17.162    intellight_v2_i/QA_0/inst/x__45_carry_i_2__1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.566 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.566    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.881 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[3]
                         net (fo=1, routed)           0.000    17.881    intellight_v2_i/QA_0/inst/x[15]
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.460    19.639    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[15]/C
                         clock pessimism              0.229    19.868    
                         clock uncertainty           -0.257    19.611    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.109    19.720    intellight_v2_i/QA_0/inst/x_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                         -17.881    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.770ns  (logic 6.446ns (43.642%)  route 8.324ns (56.358%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          1.115    13.082    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.206 r  intellight_v2_i/QA_0/inst/max0/x__0_carry__1_i_11/O
                         net (fo=6, routed)           0.847    14.053    intellight_v2_i/QA_0/inst/max0/in0[12]
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.177 r  intellight_v2_i/QA_0/inst/max0/x__0_carry__1_i_15/O
                         net (fo=1, routed)           0.579    14.756    intellight_v2_i/QA_0/inst/max0/x__0_carry__1_i_15_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.124    14.880 r  intellight_v2_i/QA_0/inst/max0/x__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.880    intellight_v2_i/QA_0/inst/max0_n_76
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.430 r  intellight_v2_i/QA_0/inst/x__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.430    intellight_v2_i/QA_0/inst/x__0_carry__1_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.652 r  intellight_v2_i/QA_0/inst/x__0_carry__2/O[0]
                         net (fo=3, routed)           0.746    16.398    intellight_v2_i/QA_0/inst/gm[12]
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.299    16.697 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__2/O
                         net (fo=1, routed)           0.569    17.266    intellight_v2_i/QA_0/inst/x__45_carry_i_2__2_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    17.813 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[2]
                         net (fo=1, routed)           0.000    17.813    intellight_v2_i/QA_0/inst/x[14]
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.460    19.639    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[14]/C
                         clock pessimism              0.229    19.868    
                         clock uncertainty           -0.257    19.611    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.109    19.720    intellight_v2_i/QA_0/inst/x_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                         -17.813    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.743ns  (logic 6.752ns (45.799%)  route 7.991ns (54.201%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  intellight_v2_i/QA_0/inst/x__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.252    intellight_v2_i/QA_0/inst/x__0_carry__0_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.586 r  intellight_v2_i/QA_0/inst/x__0_carry__1/O[1]
                         net (fo=3, routed)           0.656    16.242    intellight_v2_i/QA_0/inst/gm[9]
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.303    16.545 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__1/O
                         net (fo=1, routed)           0.617    17.162    intellight_v2_i/QA_0/inst/x__45_carry_i_2__1_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.566 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.566    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.785 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[0]
                         net (fo=1, routed)           0.000    17.785    intellight_v2_i/QA_0/inst/x[12]
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.460    19.639    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y84         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[12]/C
                         clock pessimism              0.229    19.868    
                         clock uncertainty           -0.257    19.611    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.109    19.720    intellight_v2_i/QA_0/inst/x_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         19.720    
                         arrival time                         -17.785    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.650ns  (logic 6.742ns (46.020%)  route 7.908ns (53.980%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 19.638 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.472 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.577    16.049    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.303    16.352 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__0/O
                         net (fo=1, routed)           0.614    16.966    intellight_v2_i/QA_0/inst/x__45_carry_i_2__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.370 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.693 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[1]
                         net (fo=1, routed)           0.000    17.693    intellight_v2_i/QA_0/inst/x[9]
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.459    19.638    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[9]/C
                         clock pessimism              0.229    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.109    19.719    intellight_v2_i/QA_0/inst/x_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.642ns  (logic 6.734ns (45.990%)  route 7.908ns (54.010%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 19.638 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.472 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.577    16.049    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.303    16.352 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__0/O
                         net (fo=1, routed)           0.614    16.966    intellight_v2_i/QA_0/inst/x__45_carry_i_2__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.370 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.685 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[3]
                         net (fo=1, routed)           0.000    17.685    intellight_v2_i/QA_0/inst/x[11]
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.459    19.638    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[11]/C
                         clock pessimism              0.229    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.109    19.719    intellight_v2_i/QA_0/inst/x_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -17.685    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.566ns  (logic 6.658ns (45.708%)  route 7.908ns (54.292%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 19.638 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.472 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.577    16.049    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.303    16.352 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__0/O
                         net (fo=1, routed)           0.614    16.966    intellight_v2_i/QA_0/inst/x__45_carry_i_2__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.370 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.609 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[2]
                         net (fo=1, routed)           0.000    17.609    intellight_v2_i/QA_0/inst/x[10]
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.459    19.638    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[10]/C
                         clock pessimism              0.229    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.109    19.719    intellight_v2_i/QA_0/inst/x_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -17.609    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.546ns  (logic 6.638ns (45.634%)  route 7.908ns (54.366%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 19.638 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.472 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.577    16.049    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.303    16.352 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__0/O
                         net (fo=1, routed)           0.614    16.966    intellight_v2_i/QA_0/inst/x__45_carry_i_2__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.370 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.370    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.589 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[0]
                         net (fo=1, routed)           0.000    17.589    intellight_v2_i/QA_0/inst/x[8]
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.459    19.638    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y83         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[8]/C
                         clock pessimism              0.229    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.109    19.719    intellight_v2_i/QA_0/inst/x_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         19.719    
                         arrival time                         -17.589    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.370ns  (logic 6.462ns (44.968%)  route 7.908ns (55.032%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 19.637 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.472 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.577    16.049    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X51Y82         LUT3 (Prop_lut3_I2_O)        0.303    16.352 r  intellight_v2_i/QA_0/inst/x__45_carry_i_2__0/O
                         net (fo=1, routed)           0.614    16.966    intellight_v2_i/QA_0/inst/x__45_carry_i_2__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    17.413 r  intellight_v2_i/QA_0/inst/x__45_carry__0/O[3]
                         net (fo=1, routed)           0.000    17.413    intellight_v2_i/QA_0/inst/x[7]
    SLICE_X50Y82         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.458    19.637    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y82         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[7]/C
                         clock pessimism              0.229    19.866    
                         clock uncertainty           -0.257    19.609    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.109    19.718    intellight_v2_i/QA_0/inst/x_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         19.718    
                         arrival time                         -17.413    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.104ns  (logic 6.446ns (45.704%)  route 7.658ns (54.296%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 19.637 - 17.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.748     3.042    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     5.496 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=3, routed)           1.873     7.369    intellight_v2_i/QA_0/inst/max0/Droad2[33]
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.493 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][1]_i_1/O
                         net (fo=4, routed)           1.029     8.522    intellight_v2_i/QA_0/inst/max0/Q3[1]
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.124     8.646 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8/O
                         net (fo=1, routed)           0.000     8.646    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_8_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.178 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.178    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          0.961    10.253    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y78         LUT3 (Prop_lut3_I1_O)        0.118    10.371 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.606    10.977    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X45Y79         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  intellight_v2_i/QA_0/inst/max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    intellight_v2_i/QA_0/inst/max0/_carry_i_7_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.853 r  intellight_v2_i/QA_0/inst/max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.853    intellight_v2_i/QA_0/inst/max0/_carry_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  intellight_v2_i/QA_0/inst/max0/_carry__0/CO[3]
                         net (fo=16, routed)          0.999    12.966    intellight_v2_i/QA_0/inst/max0/p_0_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.090 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_8/O
                         net (fo=7, routed)           0.687    13.776    intellight_v2_i/QA_0/inst/max0/in0[3]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.900 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15/O
                         net (fo=1, routed)           0.564    14.464    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_15_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.588 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.588    intellight_v2_i/QA_0/inst/max0_n_2
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.138 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.138    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.360 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[0]
                         net (fo=3, routed)           0.610    15.970    intellight_v2_i/QA_0/inst/gm[4]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.299    16.269 r  intellight_v2_i/QA_0/inst/x__45_carry_i_3__0/O
                         net (fo=1, routed)           0.330    16.599    intellight_v2_i/QA_0/inst/x__45_carry_i_3__0_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    17.146 r  intellight_v2_i/QA_0/inst/x__45_carry__0/O[2]
                         net (fo=1, routed)           0.000    17.146    intellight_v2_i/QA_0/inst/x[6]
    SLICE_X50Y82         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.458    19.637    intellight_v2_i/QA_0/inst/clk
    SLICE_X50Y82         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[6]/C
                         clock pessimism              0.229    19.866    
                         clock uncertainty           -0.257    19.609    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)        0.109    19.718    intellight_v2_i/QA_0/inst/x_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         19.718    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.788%)  route 0.142ns (43.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.641     0.977    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.142     1.260    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.305 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.305    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X33Y99         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.641     0.977    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.145     1.263    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.308    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X33Y98         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.655     0.991    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y103        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.270    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.930     1.296    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.559     0.895    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.120     1.143    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.057    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.656     0.992    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.205     1.338    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.383 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.383    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0_n_0
    SLICE_X26Y99         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.844     1.210    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.187ns (33.827%)  route 0.366ns (66.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.576     0.912    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y96         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.366     1.418    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y102        LUT3 (Prop_lut3_I1_O)        0.046     1.464 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.464    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X27Y102        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.930     1.296    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_D)         0.107     1.368    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.559     0.895    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.113     1.149    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.569     0.905    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y84         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.052     1.098    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X26Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.143 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.143    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0_n_0
    SLICE_X26Y84         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.837     1.203    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y84         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X26Y84         FDRE (Hold_fdre_C_D)         0.121     1.039    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.557     0.893    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     1.140    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.824     1.190    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.035    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.633%)  route 0.160ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.575     0.911    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y90         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.160     1.234    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.842     1.208    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y16  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y16  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y16  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y16  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y19  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y19  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y18  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y18  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X30Y78  intellight_v2_i/MII_0/inst/S_reg3_reg[5]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.251ns  (logic 0.124ns (9.914%)  route 1.127ns (90.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.127     1.127    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.251 r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.251    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y95         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.479     2.658    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y95         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.045ns (8.657%)  route 0.475ns (91.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.475     0.475    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.520 r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.520    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y95         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.824     1.190    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y95         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/CU_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 3.956ns (43.669%)  route 5.104ns (56.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.652     2.946    intellight_v2_i/CU_0/inst/clk
    SLICE_X47Y99         FDRE                                         r  intellight_v2_i/CU_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  intellight_v2_i/CU_0/inst/idle_reg/Q
                         net (fo=1, routed)           5.104     8.506    idle_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.006 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000    12.006    idle
    G14                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.028ns (48.807%)  route 4.225ns (51.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.647     2.941    intellight_v2_i/MII_0/inst/clk
    SLICE_X48Y88         FDRE                                         r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/Q
                         net (fo=1, routed)           4.225     7.622    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.195 r  wen2_OBUF_inst/O
                         net (fo=0)                   0.000    11.195    wen2
    N16                                                               r  wen2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.037ns (49.969%)  route 4.042ns (50.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.647     2.941    intellight_v2_i/MII_0/inst/clk
    SLICE_X48Y88         FDRE                                         r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/Q
                         net (fo=1, routed)           4.042     7.439    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.020 r  wen3_OBUF_inst/O
                         net (fo=0)                   0.000    11.020    wen3
    M14                                                               r  wen3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 3.986ns (52.684%)  route 3.580ns (47.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.646     2.940    intellight_v2_i/MII_0/inst/clk
    SLICE_X49Y87         FDRE                                         r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/Q
                         net (fo=1, routed)           3.580     6.976    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.506 r  wen0_OBUF_inst/O
                         net (fo=0)                   0.000    10.506    wen0
    R14                                                               r  wen0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 4.013ns (56.780%)  route 3.055ns (43.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        1.646     2.940    intellight_v2_i/MII_0/inst/clk
    SLICE_X49Y87         FDRE                                         r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/Q
                         net (fo=1, routed)           3.055     6.451    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.008 r  wen1_OBUF_inst/O
                         net (fo=0)                   0.000    10.008    wen1
    P14                                                               r  wen1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.399ns (57.551%)  route 1.032ns (42.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.552     0.888    intellight_v2_i/MII_0/inst/clk
    SLICE_X49Y87         FDRE                                         r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/Q
                         net (fo=1, routed)           1.032     2.060    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.318 r  wen1_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    wen1
    P14                                                               r  wen1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.372ns (51.424%)  route 1.296ns (48.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.552     0.888    intellight_v2_i/MII_0/inst/clk
    SLICE_X49Y87         FDRE                                         r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/Q
                         net (fo=1, routed)           1.296     2.324    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.555 r  wen0_OBUF_inst/O
                         net (fo=0)                   0.000     3.555    wen0
    R14                                                               r  wen0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.940ns  (logic 1.422ns (48.374%)  route 1.518ns (51.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.553     0.889    intellight_v2_i/MII_0/inst/clk
    SLICE_X48Y88         FDRE                                         r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/Q
                         net (fo=1, routed)           1.518     2.548    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.829 r  wen3_OBUF_inst/O
                         net (fo=0)                   0.000     3.829    wen3
    M14                                                               r  wen3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.414ns (47.093%)  route 1.588ns (52.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.553     0.889    intellight_v2_i/MII_0/inst/clk
    SLICE_X48Y88         FDRE                                         r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.588     2.618    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.891 r  wen2_OBUF_inst/O
                         net (fo=0)                   0.000     3.891    wen2
    N16                                                               r  wen2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/CU_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.342ns (40.182%)  route 1.999ns (59.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2104, routed)        0.557     0.893    intellight_v2_i/CU_0/inst/clk
    SLICE_X47Y99         FDRE                                         r  intellight_v2_i/CU_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  intellight_v2_i/CU_0/inst/idle_reg/Q
                         net (fo=1, routed)           1.999     3.032    idle_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.234 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000     4.234    idle
    G14                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------





