

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch10'
================================================================
* Date:           Tue Jul  7 16:26:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  394|  394|  394|  394|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_Mem2Stream_fu_58  |Mem2Stream  |  393|  393|  393|  393|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      88|    148|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      93|    219|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+----+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E| FF | LUT |
    +----------------------+------------+---------+-------+----+-----+
    |grp_Mem2Stream_fu_58  |Mem2Stream  |        0|      0|  88|  148|
    +----------------------+------------+---------+-------+----+-----+
    |Total                 |            |        0|      0|  88|  148|
    +----------------------+------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  15|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |inter0_V_V_write        |   9|          2|    1|          2|
    |m_axi_in_V_ARVALID      |   9|          2|    1|          2|
    |m_axi_in_V_RREADY       |   9|          2|    1|          2|
    |out_V_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  69|         15|    7|         15|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |grp_Mem2Stream_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                     |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_out                | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_write              | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|m_axi_in_V_AWVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWADDR        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLEN         | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWSIZE        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWBURST       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLOCK        | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWCACHE       | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWPROT        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWQOS         | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREGION      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WVALID        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WREADY        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WDATA         | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WSTRB         | out |    8|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WLAST         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WID           | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WUSER         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARADDR        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLEN         | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARSIZE        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARBURST       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLOCK        | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARCACHE       | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARPROT        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARQOS         | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREGION      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RVALID        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RREADY        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RDATA         |  in |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RLAST         |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RID           |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RUSER         |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RRESP         |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BVALID        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BREADY        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BRESP         |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BID           |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BUSER         |  in |    1|    m_axi   |        in_V        |    pointer   |
|in_V_offset              |  in |   61|   ap_none  |     in_V_offset    |    scalar    |
|inter0_V_V_din           | out |   64|   ap_fifo  |     inter0_V_V     |    pointer   |
|inter0_V_V_full_n        |  in |    1|   ap_fifo  |     inter0_V_V     |    pointer   |
|inter0_V_V_write         | out |    1|   ap_fifo  |     inter0_V_V     |    pointer   |
|out_V_offset             |  in |   61|   ap_none  |    out_V_offset    |    scalar    |
|out_V_offset_out_din     | out |   61|   ap_fifo  |  out_V_offset_out  |    pointer   |
|out_V_offset_out_full_n  |  in |    1|   ap_fifo  |  out_V_offset_out  |    pointer   |
|out_V_offset_out_write   | out |    1|   ap_fifo  |  out_V_offset_out  |    pointer   |
+-------------------------+-----+-----+------------+--------------------+--------------+

