[2021-09-09 10:04:00,987]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 10:04:00,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:04:58,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; ".

Peak memory: 33886208 bytes

[2021-09-09 10:04:58,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:04:59,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.70 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46739456 bytes

[2021-09-09 10:04:59,293]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 10:04:59,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:04,226]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :18627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :18627
score:100
	Report mapping result:
		klut_size()     :22766
		klut.num_gates():18718
		max delay       :18
		max area        :18627
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :717
		LUT fanins:3	 numbers :709
		LUT fanins:4	 numbers :17281
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 158773248 bytes

[2021-09-09 10:05:04,227]mapper_test.py:220:[INFO]: area: 18718 level: 18
[2021-09-09 12:04:23,015]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 12:04:23,016]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:05:20,511]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; ".

Peak memory: 33685504 bytes

[2021-09-09 12:05:20,512]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:05:21,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.74 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46940160 bytes

[2021-09-09 12:05:21,807]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 12:05:21,808]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:05:49,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :18627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :29150
score:100
	Report mapping result:
		klut_size()     :22766
		klut.num_gates():18718
		max delay       :18
		max area        :18627
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :717
		LUT fanins:3	 numbers :709
		LUT fanins:4	 numbers :17281
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398655488 bytes

[2021-09-09 12:05:49,268]mapper_test.py:220:[INFO]: area: 18718 level: 18
[2021-09-09 13:34:20,273]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 13:34:20,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:35:14,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; ".

Peak memory: 33873920 bytes

[2021-09-09 13:35:14,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:35:15,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.70 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46821376 bytes

[2021-09-09 13:35:15,579]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 13:35:15,579]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:35:40,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:19
area :18536
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :28908
score:100
	Report mapping result:
		klut_size()     :22673
		klut.num_gates():18625
		max delay       :19
		max area        :18536
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :701
		LUT fanins:3	 numbers :762
		LUT fanins:4	 numbers :17151
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398721024 bytes

[2021-09-09 13:35:40,763]mapper_test.py:220:[INFO]: area: 18625 level: 19
[2021-09-09 15:08:35,836]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 15:08:35,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:35,836]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:37,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.10 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.10 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.78 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46686208 bytes

[2021-09-09 15:08:37,136]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 15:08:37,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:05,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30609
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398704640 bytes

[2021-09-09 15:09:05,723]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-09 15:37:40,174]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 15:37:40,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:40,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:41,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.10 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.10 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.78 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46772224 bytes

[2021-09-09 15:37:41,477]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 15:37:41,477]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:09,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30609
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398639104 bytes

[2021-09-09 15:38:09,767]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-09 16:15:43,704]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 16:15:43,705]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:43,705]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:44,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.10 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.10 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.78 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46981120 bytes

[2021-09-09 16:15:45,007]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 16:15:45,007]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:13,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19390
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30604
score:100
	Report mapping result:
		klut_size()     :23517
		klut.num_gates():19469
		max delay       :18
		max area        :19390
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4249
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9317
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398651392 bytes

[2021-09-09 16:16:13,328]mapper_test.py:220:[INFO]: area: 19469 level: 18
[2021-09-09 16:50:27,612]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 16:50:27,612]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:27,612]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:28,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.10 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.75 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46825472 bytes

[2021-09-09 16:50:28,934]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 16:50:28,935]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:57,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19390
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30604
score:100
	Report mapping result:
		klut_size()     :23517
		klut.num_gates():19469
		max delay       :18
		max area        :19390
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4249
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9317
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398663680 bytes

[2021-09-09 16:50:57,395]mapper_test.py:220:[INFO]: area: 19469 level: 18
[2021-09-09 17:26:48,169]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-09 17:26:48,169]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:48,169]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:49,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.10 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.10 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.10 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.15 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.78 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 47259648 bytes

[2021-09-09 17:26:49,480]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-09 17:26:49,480]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:17,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30675
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398553088 bytes

[2021-09-09 17:27:17,739]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-13 23:31:34,089]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-13 23:31:34,090]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:34,090]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:35,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.69 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46612480 bytes

[2021-09-13 23:31:35,311]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-13 23:31:35,311]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:56,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :34843
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 277069824 bytes

[2021-09-13 23:31:56,670]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-13 23:42:37,121]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-13 23:42:37,121]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:37,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:38,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.13 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.13 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.83 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46571520 bytes

[2021-09-13 23:42:38,489]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-13 23:42:38,489]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:43,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 152776704 bytes

[2021-09-13 23:42:43,366]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-14 09:01:26,133]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-14 09:01:26,133]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:26,133]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:27,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.68 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46587904 bytes

[2021-09-14 09:01:27,352]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-14 09:01:27,352]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:51,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :30675
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 398581760 bytes

[2021-09-14 09:01:51,917]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-14 09:21:35,569]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-14 09:21:35,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:35,570]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:36,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.09 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.14 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.69 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46891008 bytes

[2021-09-14 09:21:36,740]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-14 09:21:36,740]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:41,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 158371840 bytes

[2021-09-14 09:21:41,555]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-15 15:34:42,247]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-15 15:34:42,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:42,248]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:43,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46518272 bytes

[2021-09-15 15:34:43,351]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-15 15:34:43,351]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:02,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31211
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 257703936 bytes

[2021-09-15 15:35:02,992]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-15 15:54:55,724]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-15 15:54:55,724]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:55,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:56,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46403584 bytes

[2021-09-15 15:54:56,784]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-15 15:54:56,785]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:00,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 55652352 bytes

[2021-09-15 15:55:00,937]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-18 14:05:11,592]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-18 14:05:11,593]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:11,594]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:12,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46370816 bytes

[2021-09-18 14:05:12,669]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-18 14:05:12,669]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:31,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31624
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 262893568 bytes

[2021-09-18 14:05:31,998]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-18 16:29:45,883]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-18 16:29:45,883]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:45,883]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:46,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46456832 bytes

[2021-09-18 16:29:47,004]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-18 16:29:47,004]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:05,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19375
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32217
score:100
	Report mapping result:
		klut_size()     :23502
		klut.num_gates():19454
		max delay       :18
		max area        :19375
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4233
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 222490624 bytes

[2021-09-18 16:30:05,753]mapper_test.py:220:[INFO]: area: 19454 level: 18
[2021-09-22 08:59:39,457]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-22 08:59:39,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:39,458]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:40,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46821376 bytes

[2021-09-22 08:59:40,543]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-22 08:59:40,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:51,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :19
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 127438848 bytes

[2021-09-22 08:59:51,395]mapper_test.py:220:[INFO]: area: 19468 level: 19
[2021-09-22 11:28:25,590]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-22 11:28:25,591]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:25,591]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:26,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46432256 bytes

[2021-09-22 11:28:26,665]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-22 11:28:26,665]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:45,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 164790272 bytes

[2021-09-22 11:28:45,160]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-23 16:47:30,892]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-23 16:47:30,893]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:30,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:31,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.64 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46559232 bytes

[2021-09-23 16:47:32,033]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-23 16:47:32,033]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:53,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
balancing!
	current map manager:
		current min nodes:38589
		current min depth:41
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:41
balancing!
	current map manager:
		current min nodes:38589
		current min depth:39
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 175673344 bytes

[2021-09-23 16:47:53,070]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-23 17:10:28,947]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-23 17:10:28,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:28,948]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:30,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46620672 bytes

[2021-09-23 17:10:30,112]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-23 17:10:30,112]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:49,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
balancing!
	current map manager:
		current min nodes:38589
		current min depth:41
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:41
balancing!
	current map manager:
		current min nodes:38589
		current min depth:39
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 164618240 bytes

[2021-09-23 17:10:49,327]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-23 18:12:05,061]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-23 18:12:05,061]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:05,061]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:06,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46841856 bytes

[2021-09-23 18:12:06,123]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-23 18:12:06,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:27,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
balancing!
	current map manager:
		current min nodes:38589
		current min depth:41
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:41
balancing!
	current map manager:
		current min nodes:38589
		current min depth:39
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 175640576 bytes

[2021-09-23 18:12:27,059]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-27 16:39:12,971]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-27 16:39:12,972]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:12,972]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:14,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46538752 bytes

[2021-09-27 16:39:14,105]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-27 16:39:14,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:33,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
balancing!
	current map manager:
		current min nodes:38589
		current min depth:41
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:41
balancing!
	current map manager:
		current min nodes:38589
		current min depth:39
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 199241728 bytes

[2021-09-27 16:39:33,983]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-27 17:45:56,700]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-27 17:45:56,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:56,702]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:57,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46333952 bytes

[2021-09-27 17:45:57,799]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-27 17:45:57,799]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:17,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
balancing!
	current map manager:
		current min nodes:38589
		current min depth:41
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:41
balancing!
	current map manager:
		current min nodes:38589
		current min depth:39
rewriting!
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32109
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 199725056 bytes

[2021-09-27 17:46:17,684]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-28 02:12:10,088]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-28 02:12:10,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:10,089]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:11,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46993408 bytes

[2021-09-28 02:12:11,221]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-28 02:12:11,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:31,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 178757632 bytes

[2021-09-28 02:12:31,233]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-28 16:51:33,514]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-28 16:51:33,515]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:33,515]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:34,568]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46555136 bytes

[2021-09-28 16:51:34,642]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-28 16:51:34,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:53,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 164724736 bytes

[2021-09-28 16:51:53,113]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-09-28 17:30:35,934]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-09-28 17:30:35,934]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:35,935]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:36,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46723072 bytes

[2021-09-28 17:30:37,003]mapper_test.py:156:[INFO]: area: 13115 level: 18
[2021-09-28 17:30:37,003]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:55,541]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :31602
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 245551104 bytes

[2021-09-28 17:30:55,542]mapper_test.py:220:[INFO]: area: 19467 level: 18
[2021-10-09 10:42:56,161]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-09 10:42:56,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:56,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:57,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46608384 bytes

[2021-10-09 10:42:57,228]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-09 10:42:57,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:08,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32953
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 80838656 bytes

[2021-10-09 10:43:08,125]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-09 11:25:28,750]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-09 11:25:28,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:28,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:29,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.64 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46596096 bytes

[2021-10-09 11:25:29,832]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-09 11:25:29,832]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:40,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32936
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 116289536 bytes

[2021-10-09 11:25:40,445]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-09 16:33:35,648]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-09 16:33:35,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:35,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:36,654]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46931968 bytes

[2021-10-09 16:33:36,728]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-09 16:33:36,729]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:43,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 66736128 bytes

[2021-10-09 16:33:43,861]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-09 16:50:39,060]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-09 16:50:39,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:39,061]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:40,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46440448 bytes

[2021-10-09 16:50:40,140]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-09 16:50:40,141]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:47,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 66633728 bytes

[2021-10-09 16:50:47,242]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-12 11:01:58,649]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-12 11:01:58,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:58,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:59,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46481408 bytes

[2021-10-12 11:01:59,783]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-12 11:01:59,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:19,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32139
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 127496192 bytes

[2021-10-12 11:02:19,567]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-12 11:19:45,492]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-12 11:19:45,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:45,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:46,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46579712 bytes

[2021-10-12 11:19:46,613]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-12 11:19:46,613]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:58,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32953
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 80457728 bytes

[2021-10-12 11:19:58,039]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-12 13:37:27,354]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-12 13:37:27,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:27,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:28,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46784512 bytes

[2021-10-12 13:37:28,518]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-12 13:37:28,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:48,320]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32139
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 127414272 bytes

[2021-10-12 13:37:48,321]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-12 15:08:06,229]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-12 15:08:06,229]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:06,229]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:07,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46714880 bytes

[2021-10-12 15:08:07,408]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-12 15:08:07,408]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:27,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32139
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 127651840 bytes

[2021-10-12 15:08:27,201]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-12 18:53:04,387]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-12 18:53:04,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:04,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:05,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46751744 bytes

[2021-10-12 18:53:05,516]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-12 18:53:05,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:26,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32204
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 82522112 bytes

[2021-10-12 18:53:26,550]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-18 11:46:36,137]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-18 11:46:36,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:36,138]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:37,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46747648 bytes

[2021-10-18 11:46:37,259]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-18 11:46:37,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:58,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32204
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 82235392 bytes

[2021-10-18 11:46:58,056]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-18 12:04:27,331]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-18 12:04:27,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:27,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:28,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46551040 bytes

[2021-10-18 12:04:28,509]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-18 12:04:28,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:31,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50237440 bytes

[2021-10-18 12:04:31,690]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-19 14:12:23,417]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-19 14:12:23,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:23,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:24,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46542848 bytes

[2021-10-19 14:12:24,534]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-19 14:12:24,535]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:27,659]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50049024 bytes

[2021-10-19 14:12:27,659]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-22 13:34:48,455]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-22 13:34:48,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:48,456]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:49,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46436352 bytes

[2021-10-22 13:34:49,567]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-22 13:34:49,567]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:04,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 52936704 bytes

[2021-10-22 13:35:04,885]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-22 13:55:41,260]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-22 13:55:41,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:41,261]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:42,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46714880 bytes

[2021-10-22 13:55:42,370]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-22 13:55:42,371]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:57,680]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 52817920 bytes

[2021-10-22 13:55:57,681]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-22 14:02:44,575]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-22 14:02:44,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:44,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:45,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46768128 bytes

[2021-10-22 14:02:45,688]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-22 14:02:45,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:48,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50012160 bytes

[2021-10-22 14:02:48,818]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-22 14:06:05,512]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-22 14:06:05,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:05,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:06,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46518272 bytes

[2021-10-22 14:06:06,626]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-22 14:06:06,626]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:09,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50204672 bytes

[2021-10-22 14:06:09,785]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-23 13:36:01,637]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-23 13:36:01,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:01,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:02,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46653440 bytes

[2021-10-23 13:36:02,752]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-23 13:36:02,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:22,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :29625
score:100
	Report mapping result:
		klut_size()     :33599
		klut.num_gates():29551
		max delay       :18
		max area        :29625
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :7685
		LUT fanins:3	 numbers :9567
		LUT fanins:4	 numbers :12288
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 80961536 bytes

[2021-10-23 13:36:22,741]mapper_test.py:224:[INFO]: area: 29551 level: 18
[2021-10-24 17:47:42,926]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-24 17:47:42,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:42,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:44,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46403584 bytes

[2021-10-24 17:47:44,095]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-24 17:47:44,096]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:04,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :29625
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 81104896 bytes

[2021-10-24 17:48:04,510]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-24 18:08:07,844]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-24 18:08:07,845]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:07,845]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:08,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46579712 bytes

[2021-10-24 18:08:08,959]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-24 18:08:08,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:29,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:41
	current map manager:
		current min nodes:38589
		current min depth:39
	current map manager:
		current min nodes:38589
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :19388
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :32204
score:100
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 82432000 bytes

[2021-10-24 18:08:29,444]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-26 10:25:58,948]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-26 10:25:58,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:58,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:00,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46608384 bytes

[2021-10-26 10:26:00,103]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-26 10:26:00,103]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:02,647]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	current map manager:
		current min nodes:38589
		current min depth:48
	Report mapping result:
		klut_size()     :22754
		klut.num_gates():18706
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1125
		LUT fanins:3	 numbers :7152
		LUT fanins:4	 numbers :10418
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50278400 bytes

[2021-10-26 10:26:02,648]mapper_test.py:224:[INFO]: area: 18706 level: 18
[2021-10-26 11:06:03,592]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-26 11:06:03,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:03,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:04,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46514176 bytes

[2021-10-26 11:06:04,751]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-26 11:06:04,751]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:26,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :22754
		klut.num_gates():18706
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1125
		LUT fanins:3	 numbers :7152
		LUT fanins:4	 numbers :10418
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 82493440 bytes

[2021-10-26 11:06:26,190]mapper_test.py:224:[INFO]: area: 18706 level: 18
[2021-10-26 11:26:41,583]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-26 11:26:41,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:41,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:42,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46899200 bytes

[2021-10-26 11:26:42,708]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-26 11:26:42,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:01,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30222
		klut.num_gates():26174
		max delay       :18
		max area        :29625
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1931
		LUT fanins:3	 numbers :10122
		LUT fanins:4	 numbers :14110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 80936960 bytes

[2021-10-26 11:27:01,887]mapper_test.py:224:[INFO]: area: 26174 level: 18
[2021-10-26 12:24:47,537]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-26 12:24:47,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:47,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:48,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46530560 bytes

[2021-10-26 12:24:48,656]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-26 12:24:48,656]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:07,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :23515
		klut.num_gates():19467
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4243
		LUT fanins:3	 numbers :5894
		LUT fanins:4	 numbers :9319
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 82305024 bytes

[2021-10-26 12:25:07,786]mapper_test.py:224:[INFO]: area: 19467 level: 18
[2021-10-26 14:13:26,495]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-26 14:13:26,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:26,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:27,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46452736 bytes

[2021-10-26 14:13:27,619]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-26 14:13:27,619]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:29,778]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :22754
		klut.num_gates():18706
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1125
		LUT fanins:3	 numbers :7152
		LUT fanins:4	 numbers :10418
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50204672 bytes

[2021-10-26 14:13:29,779]mapper_test.py:224:[INFO]: area: 18706 level: 18
[2021-10-29 16:10:31,646]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-10-29 16:10:31,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:31,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:32,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46886912 bytes

[2021-10-29 16:10:32,776]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-10-29 16:10:32,776]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30028
		klut.num_gates():25980
		max delay       :19
		max area        :25887
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :2247
		LUT fanins:3	 numbers :9601
		LUT fanins:4	 numbers :14121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
Peak memory: 50237440 bytes

[2021-10-29 16:10:35,024]mapper_test.py:224:[INFO]: area: 25980 level: 19
[2021-11-03 09:52:26,647]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-03 09:52:26,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:26,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:27,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46948352 bytes

[2021-11-03 09:52:27,782]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-03 09:52:27,782]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:32,091]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30028
		klut.num_gates():25980
		max delay       :18
		max area        :19388
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :2247
		LUT fanins:3	 numbers :9601
		LUT fanins:4	 numbers :14121
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig_output.v
	Peak memory: 56737792 bytes

[2021-11-03 09:52:32,091]mapper_test.py:226:[INFO]: area: 25980 level: 18
[2021-11-03 10:04:37,773]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-03 10:04:37,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:37,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:38,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46542848 bytes

[2021-11-03 10:04:38,906]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-03 10:04:38,906]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:43,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30614
		klut.num_gates():26566
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :2565
		LUT fanins:3	 numbers :7041
		LUT fanins:4	 numbers :16949
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig_output.v
	Peak memory: 57696256 bytes

[2021-11-03 10:04:43,459]mapper_test.py:226:[INFO]: area: 26566 level: 18
[2021-11-03 13:44:37,805]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-03 13:44:37,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:37,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:38,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46669824 bytes

[2021-11-03 13:44:38,993]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-03 13:44:38,994]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:43,570]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30614
		klut.num_gates():26566
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :2565
		LUT fanins:3	 numbers :7041
		LUT fanins:4	 numbers :16949
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig_output.v
	Peak memory: 57626624 bytes

[2021-11-03 13:44:43,570]mapper_test.py:226:[INFO]: area: 26566 level: 18
[2021-11-03 13:50:52,968]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-03 13:50:52,969]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:52,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:54,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46657536 bytes

[2021-11-03 13:50:54,104]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-03 13:50:54,105]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:58,645]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :30614
		klut.num_gates():26566
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :2565
		LUT fanins:3	 numbers :7041
		LUT fanins:4	 numbers :16949
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig_output.v
	Peak memory: 57901056 bytes

[2021-11-03 13:50:58,645]mapper_test.py:226:[INFO]: area: 26566 level: 18
[2021-11-04 15:57:50,516]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-04 15:57:50,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:50,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:51,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.67 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46567424 bytes

[2021-11-04 15:57:51,655]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-04 15:57:51,655]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:56,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig_output.v
	Peak memory: 56328192 bytes

[2021-11-04 15:57:56,306]mapper_test.py:226:[INFO]: area: 18268 level: 19
[2021-11-16 12:28:37,350]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-16 12:28:37,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:37,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:38,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46878720 bytes

[2021-11-16 12:28:38,477]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-16 12:28:38,477]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:40,855]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.779298 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 50163712 bytes

[2021-11-16 12:28:40,856]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-16 14:17:35,235]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-16 14:17:35,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:35,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:36,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46649344 bytes

[2021-11-16 14:17:36,345]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-16 14:17:36,346]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:38,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.770807 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 50012160 bytes

[2021-11-16 14:17:38,706]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-16 14:23:56,347]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-16 14:23:56,348]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:56,348]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:57,420]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46616576 bytes

[2021-11-16 14:23:57,495]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-16 14:23:57,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:59,923]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.791612 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 50089984 bytes

[2021-11-16 14:23:59,924]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-17 16:36:34,264]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-17 16:36:34,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:34,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:35,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46620672 bytes

[2021-11-17 16:36:35,391]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-17 16:36:35,391]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:37,813]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.777475 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 51699712 bytes

[2021-11-17 16:36:37,814]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-18 10:19:11,725]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-18 10:19:11,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:11,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:12,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46387200 bytes

[2021-11-18 10:19:12,854]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-18 10:19:12,854]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:15,874]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 1.40059 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18268
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 57995264 bytes

[2021-11-18 10:19:15,875]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-23 16:12:02,169]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-23 16:12:02,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:02,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:03,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46850048 bytes

[2021-11-23 16:12:03,300]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-23 16:12:03,301]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:06,328]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 1.37265 secs
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :18
		max area        :19468
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 57065472 bytes

[2021-11-23 16:12:06,329]mapper_test.py:228:[INFO]: area: 19468 level: 18
[2021-11-23 16:43:01,013]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-23 16:43:01,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:01,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:02,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46657536 bytes

[2021-11-23 16:43:02,152]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-23 16:43:02,152]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:05,170]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 1.39628 secs
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :18
		max area        :19468
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 57167872 bytes

[2021-11-23 16:43:05,170]mapper_test.py:228:[INFO]: area: 19468 level: 18
[2021-11-24 11:39:12,843]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 11:39:12,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:12,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:13,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46624768 bytes

[2021-11-24 11:39:14,017]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 11:39:14,017]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:15,631]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.03824 secs
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 50438144 bytes

[2021-11-24 11:39:15,632]mapper_test.py:228:[INFO]: area: 19468 level: 18
[2021-11-24 12:02:26,742]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 12:02:26,742]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:26,742]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:27,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.10 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.08 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.68 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46440448 bytes

[2021-11-24 12:02:27,937]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 12:02:27,937]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:29,568]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.038017 secs
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 50409472 bytes

[2021-11-24 12:02:29,569]mapper_test.py:228:[INFO]: area: 19468 level: 18
[2021-11-24 12:06:13,697]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 12:06:13,697]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:13,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:14,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46628864 bytes

[2021-11-24 12:06:14,826]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 12:06:14,826]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:17,245]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.80102 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 51818496 bytes

[2021-11-24 12:06:17,245]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-24 12:11:49,181]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 12:11:49,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:49,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:50,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46841856 bytes

[2021-11-24 12:11:50,300]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 12:11:50,300]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:52,057]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
[i] total time =  0.25 secs
Mapping time: 0.25115 secs
	Report mapping result:
		klut_size()     :17056
		klut.num_gates():13008
		max delay       :31
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1624
		LUT fanins:3	 numbers :4359
		LUT fanins:4	 numbers :7014
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 135880704 bytes

[2021-11-24 12:11:52,058]mapper_test.py:228:[INFO]: area: 13008 level: 31
[2021-11-24 12:58:12,385]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 12:58:12,385]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:12,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:13,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.09 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46555136 bytes

[2021-11-24 12:58:13,507]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 12:58:13,507]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:15,864]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.777173 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 51785728 bytes

[2021-11-24 12:58:15,865]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-24 13:13:05,162]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 13:13:05,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:05,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:06,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46841856 bytes

[2021-11-24 13:13:06,294]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 13:13:06,294]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:27,111]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.796777 secs
Mapping time: 1.25228 secs
	Report mapping result:
		klut_size()     :22316
		klut.num_gates():18268
		max delay       :19
		max area        :18163
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1296
		LUT fanins:3	 numbers :4944
		LUT fanins:4	 numbers :12017
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 85372928 bytes

[2021-11-24 13:13:27,111]mapper_test.py:228:[INFO]: area: 18268 level: 19
[2021-11-24 13:35:55,572]mapper_test.py:79:[INFO]: run case "DSP_comb"
[2021-11-24 13:35:55,572]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:55,572]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:56,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   34542.  Ch =     0.  Total mem =    5.75 MB. Peak cut mem =    0.68 MB.
P:  Del =   18.00.  Ar =   19160.0.  Edge =    62356.  Cut =   225008.  T =     0.08 sec
P:  Del =   18.00.  Ar =   15085.0.  Edge =    54510.  Cut =   216184.  T =     0.08 sec
P:  Del =   18.00.  Ar =   13821.0.  Edge =    46647.  Cut =   223216.  T =     0.09 sec
E:  Del =   18.00.  Ar =   13615.0.  Edge =    46244.  Cut =   223216.  T =     0.02 sec
F:  Del =   18.00.  Ar =   13365.0.  Edge =    45732.  Cut =   197905.  T =     0.07 sec
E:  Del =   18.00.  Ar =   13261.0.  Edge =    45553.  Cut =   197905.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13141.0.  Edge =    43655.  Cut =   201677.  T =     0.13 sec
E:  Del =   18.00.  Ar =   13117.0.  Edge =    43625.  Cut =   201677.  T =     0.02 sec
A:  Del =   18.00.  Ar =   13101.0.  Edge =    43593.  Cut =   197580.  T =     0.12 sec
E:  Del =   18.00.  Ar =   13099.0.  Edge =    43589.  Cut =   197580.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 16 gates to decouple the CO drivers.
Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %
Peak memory: 46870528 bytes

[2021-11-24 13:35:56,683]mapper_test.py:160:[INFO]: area: 13115 level: 18
[2021-11-24 13:35:56,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:15,436]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
Mapping time: 0.038211 secs
Mapping time: 0.062696 secs
	Report mapping result:
		klut_size()     :23516
		klut.num_gates():19468
		max delay       :18
		max area        :19389
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :4247
		LUT fanins:3	 numbers :5892
		LUT fanins:4	 numbers :9318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v
	Peak memory: 83320832 bytes

[2021-11-24 13:36:15,437]mapper_test.py:228:[INFO]: area: 19468 level: 18
