<profile>

<section name = "Vivado HLS Report for 'dense_2'" level="0">
<item name = "Date">Sat Aug 10 20:32:39 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn_ap_lp</item>
<item name = "Solution">d2_fp2_u10_ap5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 18.460, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">451, 451, 451, 451, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DENSE_LOOP">450, 450, 15, -, -, 30, no</column>
<column name=" + FLAT_LOOP">11, 11, 4, 2, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, -, 0, 415, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 9, 5, -</column>
<column name="Multiplexer">-, -, -, 194, -</column>
<column name="Register">-, -, 226, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 4, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="cnn_mac_muladd_9sncg_U32">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U33">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U34">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U35">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U36">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U37">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U38">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U39">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U40">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
<column name="cnn_mac_muladd_9sncg_U41">cnn_mac_muladd_9sncg, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_2_bias_V_U">dense_2_dense_2_bmb6, 0, 9, 5, 0, 30, 9, 1, 270</column>
<column name="dense_2_weights_V_U">dense_2_dense_2_wlbW, 3, 0, 0, 0, 1500, 9, 1, 13500</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1117_1_fu_546_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_2_fu_592_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_3_fu_638_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_4_fu_684_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_5_fu_736_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_6_fu_782_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_7_fu_828_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_8_fu_874_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_9_fu_920_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln1117_fu_491_p2">+, 0, 0, 8, 12, 12</column>
<column name="add_ln13_10_fu_942_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln13_1_fu_602_p2">+, 0, 0, 15, 6, 2</column>
<column name="add_ln13_2_fu_648_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln13_3_fu_700_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln13_4_fu_746_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln13_5_fu_792_p2">+, 0, 0, 15, 6, 3</column>
<column name="add_ln13_6_fu_838_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln13_7_fu_884_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln13_8_fu_930_p2">+, 0, 0, 15, 6, 4</column>
<column name="add_ln13_9_fu_936_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln13_fu_556_p2">+, 0, 0, 15, 6, 2</column>
<column name="add_ln203_fu_1208_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln703_fu_1202_p2">+, 0, 0, 19, 14, 14</column>
<column name="i_fu_441_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln1117_1_fu_540_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_2_fu_586_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_3_fu_632_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_4_fu_678_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_5_fu_730_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_6_fu_776_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_7_fu_822_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_8_fu_868_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_9_fu_914_p2">-, 0, 0, 8, 12, 12</column>
<column name="sub_ln1117_fu_485_p2">-, 0, 0, 8, 12, 12</column>
<column name="icmp_ln13_fu_455_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln9_fu_435_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="or_ln13_fu_510_p2">or, 0, 0, 6, 6, 1</column>
<column name="dense_2_out_V_d0">select, 0, 0, 13, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvars_iv14_phi_fu_383_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_indvars_iv34_phi_fu_371_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_j_0_0_phi_fu_407_p4">9, 2, 6, 12</column>
<column name="dense_2_weights_V_address0">15, 3, 11, 33</column>
<column name="dense_2_weights_V_address1">15, 3, 11, 33</column>
<column name="dense_2_weights_V_address2">15, 3, 11, 33</column>
<column name="dense_2_weights_V_address3">15, 3, 11, 33</column>
<column name="dense_2_weights_V_address4">15, 3, 11, 33</column>
<column name="i_0_reg_356">9, 2, 5, 10</column>
<column name="indvars_iv14_reg_379">9, 2, 4, 8</column>
<column name="indvars_iv34_reg_367">9, 2, 4, 8</column>
<column name="j_0_0_reg_403">9, 2, 6, 12</column>
<column name="p_Val2_0_reg_391">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln13_10_reg_1491">4, 0, 4, 0</column>
<column name="add_ln13_8_reg_1481">6, 0, 6, 0</column>
<column name="add_ln13_9_reg_1486">4, 0, 4, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="dense_1_out_0_V_loa_1_reg_1451">13, 0, 13, 0</column>
<column name="dense_1_out_0_V_loa_reg_1421">13, 0, 13, 0</column>
<column name="dense_1_out_1_V_loa_1_reg_1461">13, 0, 13, 0</column>
<column name="dense_1_out_1_V_loa_reg_1426">13, 0, 13, 0</column>
<column name="dense_1_out_2_V_loa_reg_1431">13, 0, 13, 0</column>
<column name="dense_1_out_3_V_loa_reg_1436">13, 0, 13, 0</column>
<column name="dense_1_out_4_V_loa_reg_1441">13, 0, 13, 0</column>
<column name="i_0_reg_356">5, 0, 5, 0</column>
<column name="i_reg_1325">5, 0, 5, 0</column>
<column name="icmp_ln13_reg_1350">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_1350_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvars_iv14_reg_379">4, 0, 4, 0</column>
<column name="indvars_iv34_reg_367">4, 0, 4, 0</column>
<column name="j_0_0_reg_403">6, 0, 6, 0</column>
<column name="p_Val2_0_reg_391">14, 0, 14, 0</column>
<column name="reg_415">9, 0, 9, 0</column>
<column name="reg_419">9, 0, 9, 0</column>
<column name="reg_423">9, 0, 9, 0</column>
<column name="reg_427">9, 0, 9, 0</column>
<column name="reg_431">9, 0, 9, 0</column>
<column name="tmp_19_reg_1496">14, 0, 14, 0</column>
<column name="zext_ln1116_3_reg_1404">4, 0, 64, 60</column>
<column name="zext_ln13_reg_1336">5, 0, 12, 7</column>
<column name="zext_ln14_reg_1330">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_2, return value</column>
<column name="dense_1_out_0_V_address0">out, 4, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_ce0">out, 1, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_q0">in, 13, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_address1">out, 4, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_ce1">out, 1, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_0_V_q1">in, 13, ap_memory, dense_1_out_0_V, array</column>
<column name="dense_1_out_1_V_address0">out, 4, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_ce0">out, 1, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_q0">in, 13, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_address1">out, 4, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_ce1">out, 1, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_1_V_q1">in, 13, ap_memory, dense_1_out_1_V, array</column>
<column name="dense_1_out_2_V_address0">out, 4, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_ce0">out, 1, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_q0">in, 13, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_address1">out, 4, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_ce1">out, 1, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_2_V_q1">in, 13, ap_memory, dense_1_out_2_V, array</column>
<column name="dense_1_out_3_V_address0">out, 4, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_ce0">out, 1, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_q0">in, 13, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_address1">out, 4, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_ce1">out, 1, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_3_V_q1">in, 13, ap_memory, dense_1_out_3_V, array</column>
<column name="dense_1_out_4_V_address0">out, 4, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_ce0">out, 1, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_q0">in, 13, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_address1">out, 4, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_ce1">out, 1, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_1_out_4_V_q1">in, 13, ap_memory, dense_1_out_4_V, array</column>
<column name="dense_2_out_V_address0">out, 5, ap_memory, dense_2_out_V, array</column>
<column name="dense_2_out_V_ce0">out, 1, ap_memory, dense_2_out_V, array</column>
<column name="dense_2_out_V_we0">out, 1, ap_memory, dense_2_out_V, array</column>
<column name="dense_2_out_V_d0">out, 13, ap_memory, dense_2_out_V, array</column>
</table>
</item>
</section>
</profile>
