{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687928157525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687928157525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 23:55:57 2023 " "Processing started: Tue Jun 27 23:55:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687928157525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928157525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c proyectofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c proyectofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928157525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687928157805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687928157805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/div_frec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164833 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/div_frec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928164833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_motor-arch " "Found design unit 1: control_motor-arch" {  } { { "control_motor.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/control_motor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164833 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_motor " "Found entity 1: control_motor" {  } { { "control_motor.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/control_motor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928164833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-ciclo_trabajo " "Found design unit 1: servo-ciclo_trabajo" {  } { { "servo.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/servo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928164835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/anti_rebote.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/anti_rebote.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928164835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_logica-arch " "Found design unit 1: U_logica-arch" {  } { { "U_logica.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_logica " "Found entity 1: U_logica" {  } { { "U_logica.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687928164835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928164835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "U_logica " "Elaborating entity \"U_logica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687928164864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DetectoTarjeta U_logica.vhd(579) " "VHDL Process Statement warning at U_logica.vhd(579): signal \"DetectoTarjeta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_logica.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687928164867 "|U_logica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:instancia1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:instancia1\"" {  } { { "U_logica.vhd" "instancia1" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687928164867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_motor control_motor:instancia2 " "Elaborating entity \"control_motor\" for hierarchy \"control_motor:instancia2\"" {  } { { "U_logica.vhd" "instancia2" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687928164868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:instancia4 " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:instancia4\"" {  } { { "U_logica.vhd" "instancia4" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687928164869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registro anti_rebote.vhd(60) " "VHDL Process Statement warning at anti_rebote.vhd(60): signal \"registro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anti_rebote.vhd" "" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/anti_rebote.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687928164870 "|U_logica|anti_rebote:instancia4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo servo:instancia5 " "Elaborating entity \"servo\" for hierarchy \"servo:instancia5\"" {  } { { "U_logica.vhd" "instancia5" { Text "C:/Users/jhoan/OneDrive/Documentos/Quartus/EDigitalI/proyectofinal/U_logica.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687928164870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687928166832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687928167686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687928167686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "951 " "Implemented 951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687928167771 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687928167771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "927 " "Implemented 927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687928167771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687928167771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687928167813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 23:56:07 2023 " "Processing ended: Tue Jun 27 23:56:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687928167813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687928167813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687928167813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687928167813 ""}
