{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683718756694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718756695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:16 2023 " "Processing started: Wed May 10 17:09:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718756695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718756695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718756695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683718757196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683718757196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg2-pipe2 " "Found design unit 1: pipe_reg2-pipe2" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767532 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg2 " "Found entity 1: pipe_reg2" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read.vhd 12 6 " "Found 12 design units, including 6 entities, in source file reg_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-regf " "Found design unit 1: register_file-regf" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_extend_6-Extend " "Found design unit 2: sign_extend_6-Extend" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extend_9-Extend " "Found design unit 3: sign_extend_9-Extend" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CMP-complement " "Found design unit 4: CMP-complement" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shifter-shift " "Found design unit 5: shifter-shift" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 reg_read-behav " "Found design unit 6: reg_read-behav" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_6 " "Found entity 2: sign_extend_6" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_extend_9 " "Found entity 3: sign_extend_9" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "4 CMP " "Found entity 4: CMP" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter " "Found entity 5: shifter" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg_read " "Found entity 6: reg_read" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit2-abstract " "Found design unit 1: memory_unit2-abstract" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_access-mem_flow " "Found design unit 2: mem_access-mem_flow" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767538 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit2 " "Found entity 1: memory_unit2" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767538 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_access " "Found entity 2: mem_access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.vhd 8 4 " "Found 8 design units, including 4 entities, in source file instr_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-program " "Found design unit 1: PC-program" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory_unit1-tacit " "Found design unit 2: memory_unit1-tacit" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU2-alu2_arch " "Found design unit 3: ALU2-alu2_arch" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instr_fetch-fetch_flow " "Found design unit 4: instr_fetch-fetch_flow" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_unit1 " "Found entity 2: memory_unit1" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU2 " "Found entity 3: ALU2" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""} { "Info" "ISGN_ENTITY_NAME" "4 instr_fetch " "Found entity 4: instr_fetch" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.vhd 4 2 " "Found 4 design units, including 2 entities, in source file instr_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-Instr_Reg " "Found design unit 1: IR-Instr_Reg" {  } { { "Instr_Decode.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Instr_Decode-decode " "Found design unit 2: Instr_Decode-decode" {  } { { "Instr_Decode.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767543 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "Instr_Decode.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767543 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instr_Decode " "Found entity 2: Instr_Decode" {  } { { "Instr_Decode.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.vhd 8 4 " "Found 8 design units, including 4 entities, in source file exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-alu1_arch " "Found design unit 1: ALU1-alu1_arch" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU3-alu3_arch " "Found design unit 2: ALU3-alu3_arch" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extend_1-Extend_1 " "Found design unit 3: sign_extend_1-Extend_1" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 exec-exec_flow " "Found design unit 4: exec-exec_flow" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU3 " "Found entity 2: ALU3" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_extend_1 " "Found entity 3: sign_extend_1" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""} { "Info" "ISGN_ENTITY_NAME" "4 exec " "Found entity 4: exec" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg5-pipe5 " "Found design unit 1: pipe_reg5-pipe5" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767548 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg5 " "Found entity 1: pipe_reg5" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg4-pipe4 " "Found design unit 1: pipe_reg4-pipe4" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767550 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg4 " "Found entity 1: pipe_reg4" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg3-pipe3 " "Found design unit 1: pipe_reg3-pipe3" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767552 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg3 " "Found entity 1: pipe_reg3" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg1-pipe1 " "Found design unit 1: pipe_reg1-pipe1" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767554 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg1 " "Found entity 1: pipe_reg1" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_hazard_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_hazard_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_hazard_3-hazard_3 " "Found design unit 1: data_hazard_3-hazard_3" {  } { { "data_hazard_3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767556 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_3 " "Found entity 1: data_hazard_3" {  } { { "data_hazard_3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_hazard_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_hazard_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_hazard_2-hazard_2 " "Found design unit 1: data_hazard_2-hazard_2" {  } { { "data_hazard_2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767558 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_2 " "Found entity 1: data_hazard_2" {  } { { "data_hazard_2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_hazard_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_hazard_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_hazard_1-hazard_1 " "Found design unit 1: data_hazard_1-hazard_1" {  } { { "data_hazard_1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767561 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_hazard_1 " "Found entity 1: data_hazard_1" {  } { { "data_hazard_1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/data_hazard_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg_control-Behavioral " "Found design unit 1: pipe_reg_control-Behavioral" {  } { { "pipe_reg_control.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767563 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_control " "Found entity 1: pipe_reg_control" {  } { { "pipe_reg_control.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-complex " "Found design unit 1: IITB_RISC-complex" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767566 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_jump_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_jump_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_jump_control-mux9_control " "Found design unit 1: branch_jump_control-mux9_control" {  } { { "branch_jump_control.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/branch_jump_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767568 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_jump_control " "Found entity 1: branch_jump_control" {  } { { "branch_jump_control.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/branch_jump_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683718767568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683718767620 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem2wr IITB_RISC.vhd(160) " "VHDL Signal Declaration warning at IITB_RISC.vhd(160): used implicit default value for signal \"mem2wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem2rd IITB_RISC.vhd(160) " "VHDL Signal Declaration warning at IITB_RISC.vhd(160): used implicit default value for signal \"mem2rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s11out IITB_RISC.vhd(182) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(182): object \"s11out\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s12out IITB_RISC.vhd(182) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(182): object \"s12out\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c IITB_RISC.vhd(186) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(186): object \"c\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z IITB_RISC.vhd(186) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(186): object \"z\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idin8 IITB_RISC.vhd(189) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(189): object \"idin8\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2rd IITB_RISC.vhd(192) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object \"m2rd\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2wr IITB_RISC.vhd(192) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object \"m2wr\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c01 IITB_RISC.vhd(192) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object \"c01\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767624 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z01 IITB_RISC.vhd(192) " "Verilog HDL or VHDL warning at IITB_RISC.vhd(192): object \"z01\" assigned a value but never read" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767625 "|IITB_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:IF_instance " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:IF_instance\"" {  } { { "IITB_RISC.vhd" "IF_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Instr_Fetch.vhd(169) " "VHDL Process Statement warning at Instr_Fetch.vhd(169): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767626 "|IITB_RISC|instr_fetch:IF_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 instr_fetch:IF_instance\|ALU2:alu2_instance " "Elaborating entity \"ALU2\" for hierarchy \"instr_fetch:IF_instance\|ALU2:alu2_instance\"" {  } { { "Instr_Fetch.vhd" "alu2_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit1 instr_fetch:IF_instance\|memory_unit1:mem1_instance " "Elaborating entity \"memory_unit1\" for hierarchy \"instr_fetch:IF_instance\|memory_unit1:mem1_instance\"" {  } { { "Instr_Fetch.vhd" "mem1_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC instr_fetch:IF_instance\|PC:pc_instance " "Elaborating entity \"PC\" for hierarchy \"instr_fetch:IF_instance\|PC:pc_instance\"" {  } { { "Instr_Fetch.vhd" "pc_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767629 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_data Instr_Fetch.vhd(19) " "VHDL Process Statement warning at Instr_Fetch.vhd(19): inferring latch(es) for signal or variable \"pc_data\", which holds its previous value in one or more paths through the process" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767630 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[0\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[0\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767630 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[1\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[1\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[2\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[2\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[3\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[3\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[4\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[4\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[5\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[5\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[6\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[6\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[7\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[7\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[8\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[8\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[9\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[9\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[10\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[10\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[11\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[11\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[12\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[12\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[13\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[13\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[14\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[14\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[15\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[15\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767631 "|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decode Instr_Decode:ID_instance " "Elaborating entity \"Instr_Decode\" for hierarchy \"Instr_Decode:ID_instance\"" {  } { { "IITB_RISC.vhd" "ID_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST Instr_Decode.vhd(53) " "VHDL Process Statement warning at Instr_Decode.vhd(53): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Instr_Decode.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767633 "|IITB_RISC|Instr_Decode:ID_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Instr_Decode:ID_instance\|IR:IR_instance " "Elaborating entity \"IR\" for hierarchy \"Instr_Decode:ID_instance\|IR:IR_instance\"" {  } { { "Instr_Decode.vhd" "IR_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Instr_Decode.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read reg_read:RR_instance " "Elaborating entity \"reg_read\" for hierarchy \"reg_read:RR_instance\"" {  } { { "IITB_RISC.vhd" "RR_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file reg_read:RR_instance\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"reg_read:RR_instance\|register_file:reg_file\"" {  } { { "reg_read.vhd" "reg_file" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767640 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D1 reg_read.vhd(53) " "VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable \"RF_D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D2 reg_read.vhd(53) " "VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable \"RF_D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[0\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[1\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[2\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[3\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[4\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[5\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[6\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[7\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[8\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[9\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[10\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[11\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[12\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[13\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[14\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[15\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[0\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[1\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[2\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[3\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[4\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767644 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[5\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[6\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[7\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[8\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[9\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[10\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[11\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[12\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[13\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[14\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[15\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 "|IITB_RISC|reg_read:RR_instance|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter reg_read:RR_instance\|shifter:S1_1 " "Elaborating entity \"shifter\" for hierarchy \"reg_read:RR_instance\|shifter:S1_1\"" {  } { { "reg_read.vhd" "S1_1" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP reg_read:RR_instance\|CMP:complement " "Elaborating entity \"CMP\" for hierarchy \"reg_read:RR_instance\|CMP:complement\"" {  } { { "reg_read.vhd" "complement" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6 reg_read:RR_instance\|sign_extend_6:SE6 " "Elaborating entity \"sign_extend_6\" for hierarchy \"reg_read:RR_instance\|sign_extend_6:SE6\"" {  } { { "reg_read.vhd" "SE6" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9 reg_read:RR_instance\|sign_extend_9:SE9 " "Elaborating entity \"sign_extend_9\" for hierarchy \"reg_read:RR_instance\|sign_extend_9:SE9\"" {  } { { "reg_read.vhd" "SE9" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/reg_read.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec exec:EX_instance " "Elaborating entity \"exec\" for hierarchy \"exec:EX_instance\"" {  } { { "IITB_RISC.vhd" "EX_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 exec:EX_instance\|ALU1:alu1_instance " "Elaborating entity \"ALU1\" for hierarchy \"exec:EX_instance\|ALU1:alu1_instance\"" {  } { { "exec.vhd" "alu1_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767671 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1_C exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"ALU1_C\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_init exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z_init\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C0 exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"C0\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 exec.vhd(42) " "VHDL Process Statement warning at exec.vhd(42): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767677 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 exec.vhd(42) " "Inferred latch for \"Z0\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767679 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 exec.vhd(42) " "Inferred latch for \"C0\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767679 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z exec.vhd(42) " "Inferred latch for \"Z\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767679 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C exec.vhd(42) " "Inferred latch for \"C\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767679 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[0\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[0\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767679 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[1\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[1\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[2\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[2\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[3\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[3\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[4\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[4\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[5\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[5\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[6\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[6\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[7\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[7\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[8\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[8\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[9\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[9\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[10\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[10\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767680 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[11\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[11\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[12\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[12\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[13\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[13\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[14\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[14\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[15\] exec.vhd(42) " "Inferred latch for \"ALU1_C\[15\]\" at exec.vhd(42)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_proc:Z_init exec.vhd(52) " "Inferred latch for \"alu1_proc:Z_init\" at exec.vhd(52)" {  } { { "exec.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767681 "|IITB_RISC|exec:EX_instance|ALU1:alu1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 exec:EX_instance\|ALU3:alu3_instance " "Elaborating entity \"ALU3\" for hierarchy \"exec:EX_instance\|ALU3:alu3_instance\"" {  } { { "exec.vhd" "alu3_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_1 exec:EX_instance\|sign_extend_1:SE1 " "Elaborating entity \"sign_extend_1\" for hierarchy \"exec:EX_instance\|sign_extend_1:SE1\"" {  } { { "exec.vhd" "SE1" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/exec.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_access mem_access:MA_instance " "Elaborating entity \"mem_access\" for hierarchy \"mem_access:MA_instance\"" {  } { { "IITB_RISC.vhd" "MA_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767716 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_a3_pipe_3 Mem_Access.vhd(51) " "VHDL Signal Declaration warning at Mem_Access.vhd(51): used implicit default value for signal \"rf_a3_pipe_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mem_Access.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767717 "|IITB_RISC|mem_access:MA_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit2 mem_access:MA_instance\|memory_unit2:memory2 " "Elaborating entity \"memory_unit2\" for hierarchy \"mem_access:MA_instance\|memory_unit2:memory2\"" {  } { { "Mem_Access.vhd" "memory2" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/Mem_Access.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg1 pipe_reg1:pipe_reg1_instance " "Elaborating entity \"pipe_reg1\" for hierarchy \"pipe_reg1:pipe_reg1_instance\"" {  } { { "IITB_RISC.vhd" "pipe_reg1_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767719 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem1_data pipe_reg1.vhd(19) " "VHDL Process Statement warning at pipe_reg1.vhd(19): inferring latch(es) for signal or variable \"mem1_data\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2_data pipe_reg1.vhd(19) " "VHDL Process Statement warning at pipe_reg1.vhd(19): inferring latch(es) for signal or variable \"alu2_data\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[0\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[0\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[1\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[1\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[2\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[2\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[3\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[3\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[4\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[4\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[5\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[5\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[6\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[6\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[7\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[7\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[8\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[8\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[9\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[9\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[10\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[10\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[11\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[11\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[12\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[12\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[13\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[13\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767721 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[14\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[14\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_data\[15\] pipe_reg1.vhd(19) " "Inferred latch for \"alu2_data\[15\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[0\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[0\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[1\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[1\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[2\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[2\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[3\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[3\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[4\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[4\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[5\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[5\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[6\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[6\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[7\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[7\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[8\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[8\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[9\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[9\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[10\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[10\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[11\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[11\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[12\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[12\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[13\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[13\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[14\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[14\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem1_data\[15\] pipe_reg1.vhd(19) " "Inferred latch for \"mem1_data\[15\]\" at pipe_reg1.vhd(19)" {  } { { "pipe_reg1.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767722 "|IITB_RISC|pipe_reg1:pipe_reg1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg2 pipe_reg2:pipe_reg2_instance " "Elaborating entity \"pipe_reg2\" for hierarchy \"pipe_reg2:pipe_reg2_instance\"" {  } { { "IITB_RISC.vhd" "pipe_reg2_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp1 pipe_reg2.vhd(53) " "VHDL Process Statement warning at pipe_reg2.vhd(53): signal \"ID_outp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp2 pipe_reg2.vhd(54) " "VHDL Process Statement warning at pipe_reg2.vhd(54): signal \"ID_outp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp3 pipe_reg2.vhd(55) " "VHDL Process Statement warning at pipe_reg2.vhd(55): signal \"ID_outp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp4 pipe_reg2.vhd(56) " "VHDL Process Statement warning at pipe_reg2.vhd(56): signal \"ID_outp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp5 pipe_reg2.vhd(57) " "VHDL Process Statement warning at pipe_reg2.vhd(57): signal \"ID_outp5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_ID_2 pipe_reg2.vhd(58) " "VHDL Process Statement warning at pipe_reg2.vhd(58): signal \"instr_ID_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2_outp_2 pipe_reg2.vhd(59) " "VHDL Process Statement warning at pipe_reg2.vhd(59): signal \"alu2_outp_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out1 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out1\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out2 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out3 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out4 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out4\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out5 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out5\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2_out pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767726 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[9\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[9\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[10\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[10\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[11\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[11\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[12\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[12\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[13\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[13\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[14\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[14\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[15\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[15\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[9\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[10\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[11\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[12\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[13\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[14\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[15\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767727 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767728 "|IITB_RISC|pipe_reg2:pipe_reg2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg3 pipe_reg3:pipe_reg3_instance " "Elaborating entity \"pipe_reg3\" for hierarchy \"pipe_reg3:pipe_reg3_instance\"" {  } { { "IITB_RISC.vhd" "pipe_reg3_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767729 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux10_1 pipe_reg3.vhd(13) " "VHDL Signal Declaration warning at pipe_reg3.vhd(13): used implicit default value for signal \"mux10_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux6_1 pipe_reg3.vhd(14) " "VHDL Signal Declaration warning at pipe_reg3.vhd(14): used implicit default value for signal \"mux6_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CV pipe_reg3.vhd(22) " "VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal \"CV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EN pipe_reg3.vhd(22) " "VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal \"EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux10 pipe_reg3.vhd(22) " "Verilog HDL or VHDL warning at pipe_reg3.vhd(22): object \"mux10\" assigned a value but never read" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux6 pipe_reg3.vhd(24) " "Verilog HDL or VHDL warning at pipe_reg3.vhd(24): object \"mux6\" assigned a value but never read" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_RR_2 pipe_reg3.vhd(41) " "VHDL Process Statement warning at pipe_reg3.vhd(41): signal \"instr_RR_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_out_1 pipe_reg3.vhd(42) " "VHDL Process Statement warning at pipe_reg3.vhd(42): signal \"mux4_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1_1_in pipe_reg3.vhd(43) " "VHDL Process Statement warning at pipe_reg3.vhd(43): signal \"s1_1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1_2_in pipe_reg3.vhd(44) " "VHDL Process Statement warning at pipe_reg3.vhd(44): signal \"s1_2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_1 pipe_reg3.vhd(45) " "VHDL Process Statement warning at pipe_reg3.vhd(45): signal \"rf_d2_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2_outp_4 pipe_reg3.vhd(46) " "VHDL Process Statement warning at pipe_reg3.vhd(46): signal \"alu2_outp_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_1 pipe_reg3.vhd(47) " "VHDL Process Statement warning at pipe_reg3.vhd(47): signal \"rf_a3_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu1_in pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"alu1_in\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_1 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"s1_1\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_2 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"s1_2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d2 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"rf_d2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767732 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2_out pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "CV_1 pipe_reg3.vhd(13) " "Using initial value X (don't care) for net \"CV_1\" at pipe_reg3.vhd(13)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EN_1 pipe_reg3.vhd(13) " "Using initial value X (don't care) for net \"EN_1\" at pipe_reg3.vhd(13)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767733 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767734 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767735 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767736 "|IITB_RISC|pipe_reg3:pipe_reg3_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg4 pipe_reg4:pipe_reg4_instance " "Elaborating entity \"pipe_reg4\" for hierarchy \"pipe_reg4:pipe_reg4_instance\"" {  } { { "IITB_RISC.vhd" "pipe_reg4_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_EX_2 pipe_reg4.vhd(38) " "VHDL Process Statement warning at pipe_reg4.vhd(38): signal \"instr_EX_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10_out_1 pipe_reg4.vhd(39) " "VHDL Process Statement warning at pipe_reg4.vhd(39): signal \"mux10_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu1_out_1 pipe_reg4.vhd(40) " "VHDL Process Statement warning at pipe_reg4.vhd(40): signal \"alu1_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_3 pipe_reg4.vhd(41) " "VHDL Process Statement warning at pipe_reg4.vhd(41): signal \"rf_d2_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_3 pipe_reg4.vhd(42) " "VHDL Process Statement warning at pipe_reg4.vhd(42): signal \"rf_a3_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu3_out_1 pipe_reg4.vhd(43) " "VHDL Process Statement warning at pipe_reg4.vhd(43): signal \"alu3_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux10_out pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mux10_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_address pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mem2_address\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_data pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mem2_data\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu3_out pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"alu3_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767740 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767741 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767742 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767743 "|IITB_RISC|pipe_reg4:pipe_reg4_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg5 pipe_reg5:pipe_reg5_instance " "Elaborating entity \"pipe_reg5\" for hierarchy \"pipe_reg5:pipe_reg5_instance\"" {  } { { "IITB_RISC.vhd" "pipe_reg5_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_MA_2 pipe_reg5.vhd(25) " "VHDL Process Statement warning at pipe_reg5.vhd(25): signal \"instr_MA_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767745 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_5 pipe_reg5.vhd(26) " "VHDL Process Statement warning at pipe_reg5.vhd(26): signal \"rf_a3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767745 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux8_out_1 pipe_reg5.vhd(27) " "VHDL Process Statement warning at pipe_reg5.vhd(27): signal \"mux8_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683718767745 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg5.vhd(22) " "VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg5.vhd(22) " "VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3 pipe_reg5.vhd(22) " "VHDL Process Statement warning at pipe_reg5.vhd(22): inferring latch(es) for signal or variable \"rf_d3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[0\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[0\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[1\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[1\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[2\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[2\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[3\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[3\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[4\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[4\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[5\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[5\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[6\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[6\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[7\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[7\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[8\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[8\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[9\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[9\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[10\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[10\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[11\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[11\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[12\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[12\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[13\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[13\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[14\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[14\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[15\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_d3\[15\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767746 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg5.vhd(22) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[0\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[1\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[2\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[3\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[4\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[5\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[6\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[7\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[8\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[9\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[10\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[11\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[12\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[13\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[14\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg5.vhd(22) " "Inferred latch for \"instr\[15\]\" at pipe_reg5.vhd(22)" {  } { { "pipe_reg5.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/pipe_reg5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718767747 "|IITB_RISC|pipe_reg5:pipe_reg5_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_jump_control branch_jump_control:mux9_control_instance " "Elaborating entity \"branch_jump_control\" for hierarchy \"branch_jump_control:mux9_control_instance\"" {  } { { "IITB_RISC.vhd" "mux9_control_instance" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_hazard_1 data_hazard_1:hazard_1 " "Elaborating entity \"data_hazard_1\" for hierarchy \"data_hazard_1:hazard_1\"" {  } { { "IITB_RISC.vhd" "hazard_1" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_hazard_2 data_hazard_2:hazard_2 " "Elaborating entity \"data_hazard_2\" for hierarchy \"data_hazard_2:hazard_2\"" {  } { { "IITB_RISC.vhd" "hazard_2" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_hazard_3 data_hazard_3:hazard_3 " "Elaborating entity \"data_hazard_3\" for hierarchy \"data_hazard_3:hazard_3\"" {  } { { "IITB_RISC.vhd" "hazard_3" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg_control pipe_reg_control:pipeline_control " "Elaborating entity \"pipe_reg_control\" for hierarchy \"pipe_reg_control:pipeline_control\"" {  } { { "IITB_RISC.vhd" "pipeline_control" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718767757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683718768549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683718768549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683718768591 "|IITB_RISC|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/IITB_RISC.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683718768591 "|IITB_RISC|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683718768591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683718768591 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683718768591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683718768591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718768642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:28 2023 " "Processing ended: Wed May 10 17:09:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718768642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718768642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718768642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683718768642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683718770224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718770225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:29 2023 " "Processing started: Wed May 10 17:09:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718770225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683718770225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683718770225 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683718770434 ""}
{ "Info" "0" "" "Project  = IITB_RISC" {  } {  } 0 0 "Project  = IITB_RISC" 0 0 "Fitter" 0 0 1683718770435 ""}
{ "Info" "0" "" "Revision = IITB_RISC" {  } {  } 0 0 "Revision = IITB_RISC" 0 0 "Fitter" 0 0 1683718770435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683718770551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683718770552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_RISC 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"IITB_RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683718770562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683718770608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683718770608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683718770774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683718770785 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683718770907 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683718770923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683718770923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683718770923 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683718770923 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683718770923 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683718770925 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683718770925 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683718770926 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683718770926 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683718770926 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683718770926 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683718770926 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683718771142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683718771329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683718771329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683718771329 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683718771330 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683718771330 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683718771330 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683718771331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683718771332 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683718771332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683718771332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683718771333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683718771333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683718771333 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683718771335 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683718771335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683718771335 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683718771336 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683718771336 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683718771336 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683718771342 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683718771348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683718772354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683718772393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683718772413 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683718772647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683718772647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683718773070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683718773846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683718773846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683718773910 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683718773910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683718773910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683718773913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683718774134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683718774143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683718774348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683718774348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683718774661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683718775168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/output_files/IITB_RISC.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/output_files/IITB_RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683718775408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718775949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:35 2023 " "Processing ended: Wed May 10 17:09:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718775949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718775949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718775949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683718775949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683718777243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718777244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:37 2023 " "Processing started: Wed May 10 17:09:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718777244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683718777244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683718777244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683718777652 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683718778663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683718778748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718779311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:39 2023 " "Processing ended: Wed May 10 17:09:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718779311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718779311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718779311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683718779311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683718780518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718780519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:40 2023 " "Processing started: Wed May 10 17:09:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718780519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683718780519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683718780519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683718780870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683718780872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683718780872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1683718781212 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1683718781213 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683718781218 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683718781219 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683718781219 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683718781431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683718781476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683718781851 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683718782024 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683718782119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718782353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:42 2023 " "Processing ended: Wed May 10 17:09:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718782353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718782353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718782353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683718782353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1683718783833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718783833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:43 2023 " "Processing started: Wed May 10 17:09:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718783833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683718783833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_RISC -c IITB_RISC " "Command: quartus_sta IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683718783833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683718783984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683718784175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683718784176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683718784219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683718784219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683718784415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683718784415 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683718784416 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683718784416 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683718784416 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683718784416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683718784417 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683718784425 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683718784428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784429 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683718784432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784453 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683718784458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683718784481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683718784878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683718784952 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683718784952 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683718784953 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683718784953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718784980 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683718784985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683718785156 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683718785156 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683718785156 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683718785156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718785160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718785165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718785169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718785173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683718785177 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683718785951 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683718785951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718786004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:46 2023 " "Processing ended: Wed May 10 17:09:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718786004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718786004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718786004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683718786004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683718787257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683718787258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 17:09:47 2023 " "Processing started: Wed May 10 17:09:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683718787258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683718787258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683718787258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683718787829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_RISC.vho C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/simulation/modelsim/ simulation " "Generated file IITB_RISC.vho in folder \"C:/Users/Lenovo/Downloads/Project (1)/Project/IITB_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683718787882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683718787912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 17:09:47 2023 " "Processing ended: Wed May 10 17:09:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683718787912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683718787912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683718787912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683718787912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683718788554 ""}
