

================================================================
== Vivado HLS Report for 'window_avg'
================================================================
* Date:           Thu Apr  8 17:39:29 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LabA_window_1d
* Solution:       window
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.728 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262| 1.310 us | 1.310 us |  262|  262|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- COMP    |      260|      260|         5|          1|          1|   257|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     226|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     226|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln36_fu_144_p2            |     +    |      0|  0|  15|           9|           2|
    |i_fu_107_p2                   |     +    |      0|  0|  15|           9|           1|
    |ret_V_1_fu_211_p2             |     +    |      0|  0|  10|          10|          10|
    |ret_V_fu_202_p2               |     +    |      0|  0|  10|          10|          10|
    |icmp_ln28_fu_101_p2           |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln35_fu_138_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln6_fu_126_p2            |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln8_fu_132_p2            |   icmp   |      0|  0|  13|           9|          10|
    |din_tmp_V_2_fu_164_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_s_fu_170_p3            |  select  |      0|  0|   8|           1|           8|
    |shift_reg_regs_0_V_fu_176_p3  |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 128|          78|          70|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4         |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_1_load  |   9|          2|    8|         16|
    |i_assign_reg_90                 |   9|          2|    9|         18|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  57|         12|   20|         42|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln36_reg_277                |   9|   0|    9|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |din_tmp_V_reg_287               |   8|   0|    8|          0|
    |i_assign_reg_90                 |   9|   0|    9|          0|
    |icmp_ln28_reg_244               |   1|   0|    1|          0|
    |icmp_ln35_reg_273               |   1|   0|    1|          0|
    |icmp_ln6_reg_263                |   1|   0|    1|          0|
    |icmp_ln6_reg_263_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln8_reg_268                |   1|   0|    1|          0|
    |icmp_ln8_reg_268_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_1_fu_56                  |   8|   0|    8|          0|
    |p_Val2_1_load_1_reg_292         |   8|   0|    8|          0|
    |p_Val2_s_reg_297                |   8|   0|    8|          0|
    |shift_reg_regs_0_V_reg_302      |   8|   0|    8|          0|
    |shift_reg_regs_2_V_fu_60        |   8|   0|    8|          0|
    |shift_reg_regs_2_V_s_reg_282    |   8|   0|    8|          0|
    |tmp_1_reg_253                   |   1|   0|    1|          0|
    |tmp_1_reg_253_pp0_iter1_reg     |   1|   0|    1|          0|
    |trunc_ln_reg_307                |   8|   0|    8|          0|
    |add_ln36_reg_277                |  64|  32|    9|          0|
    |icmp_ln35_reg_273               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 226|  64|  108|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  window_avg  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  window_avg  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  window_avg  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  window_avg  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  window_avg  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  window_avg  | return value |
|din_V_address0   | out |    8|  ap_memory |     din_V    |     array    |
|din_V_ce0        | out |    1|  ap_memory |     din_V    |     array    |
|din_V_q0         |  in |    8|  ap_memory |     din_V    |     array    |
|dout_V_address0  | out |    8|  ap_memory |    dout_V    |     array    |
|dout_V_ce0       | out |    1|  ap_memory |    dout_V    |     array    |
|dout_V_we0       | out |    1|  ap_memory |    dout_V    |     array    |
|dout_V_d0        | out |    8|  ap_memory |    dout_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

