HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:andor
Implementation;Synthesis|| CL168 ||@W:Pruning instance MSS_ADLIB_INST -- not in use ...||andor.srr(39);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/39||andor_MSS.v(68);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\andor_MSS.v'/linenumber/68
Implementation;Synthesis|| CG133 ||@W:No assignment to Q2||andor.srr(43);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/43||myando.v(13);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\hdl\myando.v'/linenumber/13
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.||andor.srr(46);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/46||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.||andor.srr(47);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/47||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.||andor.srr(48);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/48||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@W:Input CLKA is unused||andor.srr(49);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/49||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PAD is unused||andor.srr(50);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/50||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADP is unused||andor.srr(51);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/51||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@W:Input CLKA_PADN is unused||andor.srr(52);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/52||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@W:Input CLKB is unused||andor.srr(53);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/53||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PAD is unused||andor.srr(54);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/54||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADP is unused||andor.srr(55);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/55||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@W:Input CLKB_PADN is unused||andor.srr(56);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/56||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@W:Input CLKC is unused||andor.srr(57);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/57||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PAD is unused||andor.srr(58);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/58||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADP is unused||andor.srr(59);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/59||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@W:Input CLKC_PADN is unused||andor.srr(60);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/60||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@W:Input MAINXIN is unused||andor.srr(61);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/61||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@W:Input LPXIN is unused||andor.srr(62);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/62||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@W:Input MAC_CLK is unused||andor.srr(63);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/63||andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\component\work\andor_MSS\MSS_CCC_0\andor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis|| MT530 ||@W:Found inferred clock myandor|Q1_inferred_clock which controls 3 sequential elements including myandor_0.count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||andor.srr(114);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/114||myando.v(23);liberoaction://cross_probe/hdl/file/'c:\actelprj\andor\hdl\myando.v'/linenumber/23
Implementation;Synthesis|| MO111 ||@W:Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module andor_MSS_tmp_MSS_CCC_0_MSS_CCC) ||andor.srr(146);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/146||andor_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\actelprj\andor\component\work\andor_mss\mss_ccc_0\andor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@W:Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module andor_MSS_tmp_MSS_CCC_0_MSS_CCC) ||andor.srr(147);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/147||andor_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\actelprj\andor\component\work\andor_mss\mss_ccc_0\andor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module andor_MSS_tmp_MSS_CCC_0_MSS_CCC) ||andor.srr(148);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/148||andor_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\actelprj\andor\component\work\andor_mss\mss_ccc_0\andor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT420 ||@W:Found inferred clock myandor|Q1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:myandor_0.Q1"||andor.srr(229);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/229||null;null
Implementation;Synthesis|| MT548 ||@W:Source for clock FCLK not found in netlist||andor.srr(266);liberoaction://cross_probe/hdl/file/'C:\Actelprj\andor\synthesis\andor.srr'/linenumber/266||mss_tshell_syn.sdc(2);liberoaction://cross_probe/hdl/file/'c:/actelprj/andor/component/work/andor_mss/mss_tshell_syn.sdc'/linenumber/2
Implementation;Synthesis||(null)||Please refer to the log file for details about 26 Warning(s)||andor.srr;liberoaction://open_report/file/andor.srr||(null);(null)
Implementation;Compile;RootName:andor
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 1 Info(s)||andor_compile_log.rpt;liberoaction://open_report/file/andor_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:andor
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||andor_placeroute_log.rpt;liberoaction://open_report/file/andor_placeroute_log.rpt||(null);(null)
Implementation;Generate BitStream;RootName:andor
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||andor_prgdata_log.rpt;liberoaction://open_report/file/andor_prgdata_log.rpt||(null);(null)
