<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu9p-flgb2104-2-i</Part>
<TopModelName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.603</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>3</Average-caseLatency>
<Worst-caseLatency>4</Worst-caseLatency>
<Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
<Interval-min>3</Interval-min>
<Interval-max>4</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<CONVERT_ARRAY_TO_STREAM_LOOP>
<TripCount>4</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>12</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</CONVERT_ARRAY_TO_STREAM_LOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>5</FF>
<LUT>150</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>6840</DSP>
<FF>2364480</FF>
<LUT>1182240</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ext_blocking_n</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_str_blocking_n</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_int_blocking_n</name>
<Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt;, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0&gt; &gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_dout</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_empty_n</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_0_read</name>
<Object>p_inData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_dout</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_empty_n</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_01_read</name>
<Object>p_inData_0_0_0_0_01</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_02_dout</name>
<Object>p_inData_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_02_empty_n</name>
<Object>p_inData_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_02_read</name>
<Object>p_inData_0_0_0_0_02</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_03_dout</name>
<Object>p_inData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_03_empty_n</name>
<Object>p_inData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_0_0_0_03_read</name>
<Object>p_inData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_dout</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_empty_n</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_0_read</name>
<Object>p_inData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_04_dout</name>
<Object>p_inData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_04_empty_n</name>
<Object>p_inData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_04_read</name>
<Object>p_inData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_05_dout</name>
<Object>p_inData_0_1_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_05_empty_n</name>
<Object>p_inData_0_1_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_05_read</name>
<Object>p_inData_0_1_0_0_05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_06_dout</name>
<Object>p_inData_0_1_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_06_empty_n</name>
<Object>p_inData_0_1_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_inData_0_1_0_0_06_read</name>
<Object>p_inData_0_1_0_0_06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>casted_output_din</name>
<Object>casted_output</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>casted_output_full_n</name>
<Object>casted_output</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>casted_output_write</name>
<Object>casted_output</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
