module wideexpr_00567(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {s3};
  assign y1 = $unsigned(-({4{{(6'sb110100)>>(5'b00000),+(5'sb10001),-(4'b0100)}}}));
  assign y2 = (!($signed((3'sb011)<<<((6'sb101001)&(((ctrl[3]?3'sb011:s0))<<<($signed(s1)))))))|(($unsigned((+(((5'b01101)+(1'sb0))>>(s6)))-($signed(($signed(3'sb110))>>(s0)))))<<(6'sb100101));
  assign y3 = u3;
  assign y4 = -({2{-((ctrl[1]?-($signed(s4)):(+(s5))^~((1'sb0)^~(s5))))}});
  assign y5 = 1'sb1;
  assign y6 = (&((s1)>>({+((u5)<<(2'b01)),(ctrl[7]?(ctrl[5]?s0:s4):+(s1)),(+(6'b110111))<<((ctrl[4]?s2:u2)),s0})))&((1'b1)|({^($signed(s2)),(ctrl[7]?1'sb0:s4),$signed($signed(1'sb0)),(ctrl[0]?$signed(s0):(ctrl[4]?{6'sb101001,2'sb00,6'b010101}:$unsigned(6'sb111001)))}));
  assign y7 = -((ctrl[2]?s7:$signed(5'b11001)));
endmodule
