// Seed: 1590193845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1] = id_3 && id_1;
  assign id_3 = id_1 < id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    input supply0 id_7
);
  final $display;
  assign id_5 = 1;
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    input  wor id_0,
    output tri id_1
);
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  tri id_3 = 1;
endmodule
