/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* Red */
#define Red_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Red_0_INBUF_ENABLED 0u
#define Red_0_INIT_DRIVESTATE 1u
#define Red_0_INIT_MUXSEL 3u
#define Red_0_INPUT_SYNC 2u
#define Red_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Red_0_NUM 3u
#define Red_0_PORT GPIO_PRT5
#define Red_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Red_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Red_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Red_INBUF_ENABLED 0u
#define Red_INIT_DRIVESTATE 1u
#define Red_INIT_MUXSEL 3u
#define Red_INPUT_SYNC 2u
#define Red_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Red_NUM 3u
#define Red_PORT GPIO_PRT5
#define Red_SLEWRATE CY_GPIO_SLEW_FAST
#define Red_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SCL */
#define SCL_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_0_INBUF_ENABLED 1u
#define SCL_0_INIT_DRIVESTATE 1u
#define SCL_0_INIT_MUXSEL 19u
#define SCL_0_INPUT_SYNC 2u
#define SCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_0_NUM 4u
#define SCL_0_PORT GPIO_PRT6
#define SCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_INBUF_ENABLED 1u
#define SCL_INIT_DRIVESTATE 1u
#define SCL_INIT_MUXSEL 19u
#define SCL_INPUT_SYNC 2u
#define SCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_NUM 4u
#define SCL_PORT GPIO_PRT6
#define SCL_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SDA */
#define SDA_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_0_INBUF_ENABLED 1u
#define SDA_0_INIT_DRIVESTATE 1u
#define SDA_0_INIT_MUXSEL 19u
#define SDA_0_INPUT_SYNC 2u
#define SDA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_0_NUM 5u
#define SDA_0_PORT GPIO_PRT6
#define SDA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_INBUF_ENABLED 1u
#define SDA_INIT_DRIVESTATE 1u
#define SDA_INIT_MUXSEL 19u
#define SDA_INPUT_SYNC 2u
#define SDA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_NUM 5u
#define SDA_PORT GPIO_PRT6
#define SDA_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* tmp */
#define tmp_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define tmp_0_INBUF_ENABLED 1u
#define tmp_0_INIT_DRIVESTATE 0u
#define tmp_0_INIT_MUXSEL 0u
#define tmp_0_INPUT_SYNC 2u
#define tmp_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define tmp_0_NUM 0u
#define tmp_0_PORT GPIO_PRT10
#define tmp_0_SLEWRATE CY_GPIO_SLEW_FAST
#define tmp_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define tmp_DRIVEMODE CY_GPIO_DM_HIGHZ
#define tmp_INBUF_ENABLED 1u
#define tmp_INIT_DRIVESTATE 0u
#define tmp_INIT_MUXSEL 0u
#define tmp_INPUT_SYNC 2u
#define tmp_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define tmp_NUM 0u
#define tmp_PORT GPIO_PRT10
#define tmp_SLEWRATE CY_GPIO_SLEW_FAST
#define tmp_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Blue */
#define Blue_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Blue_0_INBUF_ENABLED 0u
#define Blue_0_INIT_DRIVESTATE 1u
#define Blue_0_INIT_MUXSEL 8u
#define Blue_0_INPUT_SYNC 2u
#define Blue_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Blue_0_NUM 6u
#define Blue_0_PORT GPIO_PRT12
#define Blue_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Blue_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Blue_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Blue_INBUF_ENABLED 0u
#define Blue_INIT_DRIVESTATE 1u
#define Blue_INIT_MUXSEL 8u
#define Blue_INPUT_SYNC 2u
#define Blue_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Blue_NUM 6u
#define Blue_PORT GPIO_PRT12
#define Blue_SLEWRATE CY_GPIO_SLEW_FAST
#define Blue_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DB_0 */
#define DB_0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_0_0_INBUF_ENABLED 0u
#define DB_0_0_INIT_DRIVESTATE 0u
#define DB_0_0_INIT_MUXSEL 0u
#define DB_0_0_INPUT_SYNC 2u
#define DB_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_0_0_NUM 6u
#define DB_0_0_PORT GPIO_PRT5
#define DB_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DB_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_0_INBUF_ENABLED 0u
#define DB_0_INIT_DRIVESTATE 0u
#define DB_0_INIT_MUXSEL 0u
#define DB_0_INPUT_SYNC 2u
#define DB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_0_NUM 6u
#define DB_0_PORT GPIO_PRT5
#define DB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DB_1 */
#define DB_1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_1_0_INBUF_ENABLED 0u
#define DB_1_0_INIT_DRIVESTATE 0u
#define DB_1_0_INIT_MUXSEL 0u
#define DB_1_0_INPUT_SYNC 2u
#define DB_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_1_0_NUM 5u
#define DB_1_0_PORT GPIO_PRT0
#define DB_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DB_1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_1_INBUF_ENABLED 0u
#define DB_1_INIT_DRIVESTATE 0u
#define DB_1_INIT_MUXSEL 0u
#define DB_1_INPUT_SYNC 2u
#define DB_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_1_NUM 5u
#define DB_1_PORT GPIO_PRT0
#define DB_1_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DB_2 */
#define DB_2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_2_0_INBUF_ENABLED 0u
#define DB_2_0_INIT_DRIVESTATE 0u
#define DB_2_0_INIT_MUXSEL 0u
#define DB_2_0_INPUT_SYNC 2u
#define DB_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_2_0_NUM 2u
#define DB_2_0_PORT GPIO_PRT5
#define DB_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DB_2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_2_INBUF_ENABLED 0u
#define DB_2_INIT_DRIVESTATE 0u
#define DB_2_INIT_MUXSEL 0u
#define DB_2_INPUT_SYNC 2u
#define DB_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_2_NUM 2u
#define DB_2_PORT GPIO_PRT5
#define DB_2_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* DB_3 */
#define DB_3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_3_0_INBUF_ENABLED 0u
#define DB_3_0_INIT_DRIVESTATE 0u
#define DB_3_0_INIT_MUXSEL 0u
#define DB_3_0_INPUT_SYNC 2u
#define DB_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_3_0_NUM 4u
#define DB_3_0_PORT GPIO_PRT5
#define DB_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define DB_3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define DB_3_INBUF_ENABLED 0u
#define DB_3_INIT_DRIVESTATE 0u
#define DB_3_INIT_MUXSEL 0u
#define DB_3_INPUT_SYNC 2u
#define DB_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define DB_3_NUM 4u
#define DB_3_PORT GPIO_PRT5
#define DB_3_SLEWRATE CY_GPIO_SLEW_FAST
#define DB_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Chime */
#define Chime_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Chime_0_INBUF_ENABLED 0u
#define Chime_0_INIT_DRIVESTATE 1u
#define Chime_0_INIT_MUXSEL 9u
#define Chime_0_INPUT_SYNC 2u
#define Chime_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Chime_0_NUM 6u
#define Chime_0_PORT GPIO_PRT10
#define Chime_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Chime_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Chime_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Chime_INBUF_ENABLED 0u
#define Chime_INIT_DRIVESTATE 1u
#define Chime_INIT_MUXSEL 9u
#define Chime_INPUT_SYNC 2u
#define Chime_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Chime_NUM 6u
#define Chime_PORT GPIO_PRT10
#define Chime_SLEWRATE CY_GPIO_SLEW_FAST
#define Chime_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Green */
#define Green_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Green_0_INBUF_ENABLED 0u
#define Green_0_INIT_DRIVESTATE 1u
#define Green_0_INIT_MUXSEL 3u
#define Green_0_INPUT_SYNC 2u
#define Green_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Green_0_NUM 5u
#define Green_0_PORT GPIO_PRT5
#define Green_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Green_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Green_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Green_INBUF_ENABLED 0u
#define Green_INIT_DRIVESTATE 1u
#define Green_INIT_MUXSEL 3u
#define Green_INPUT_SYNC 2u
#define Green_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Green_NUM 5u
#define Green_PORT GPIO_PRT5
#define Green_SLEWRATE CY_GPIO_SLEW_FAST
#define Green_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Motor */
#define Motor_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor_0_INBUF_ENABLED 0u
#define Motor_0_INIT_DRIVESTATE 1u
#define Motor_0_INIT_MUXSEL 8u
#define Motor_0_INPUT_SYNC 2u
#define Motor_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor_0_NUM 0u
#define Motor_0_PORT GPIO_PRT9
#define Motor_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Motor_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Motor_INBUF_ENABLED 0u
#define Motor_INIT_DRIVESTATE 1u
#define Motor_INIT_MUXSEL 8u
#define Motor_INPUT_SYNC 2u
#define Motor_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Motor_NUM 0u
#define Motor_PORT GPIO_PRT9
#define Motor_SLEWRATE CY_GPIO_SLEW_FAST
#define Motor_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Press1 */
#define Press1_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press1_0_INBUF_ENABLED 1u
#define Press1_0_INIT_DRIVESTATE 1u
#define Press1_0_INIT_MUXSEL 0u
#define Press1_0_INPUT_SYNC 2u
#define Press1_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press1_0_NUM 2u
#define Press1_0_PORT GPIO_PRT7
#define Press1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Press1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Press1_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press1_INBUF_ENABLED 1u
#define Press1_INIT_DRIVESTATE 1u
#define Press1_INIT_MUXSEL 0u
#define Press1_INPUT_SYNC 2u
#define Press1_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press1_NUM 2u
#define Press1_PORT GPIO_PRT7
#define Press1_SLEWRATE CY_GPIO_SLEW_FAST
#define Press1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Press2 */
#define Press2_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press2_0_INBUF_ENABLED 1u
#define Press2_0_INIT_DRIVESTATE 1u
#define Press2_0_INIT_MUXSEL 0u
#define Press2_0_INPUT_SYNC 2u
#define Press2_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press2_0_NUM 1u
#define Press2_0_PORT GPIO_PRT7
#define Press2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Press2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Press2_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press2_INBUF_ENABLED 1u
#define Press2_INIT_DRIVESTATE 1u
#define Press2_INIT_MUXSEL 0u
#define Press2_INPUT_SYNC 2u
#define Press2_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press2_NUM 1u
#define Press2_PORT GPIO_PRT7
#define Press2_SLEWRATE CY_GPIO_SLEW_FAST
#define Press2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Press3 */
#define Press3_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press3_0_INBUF_ENABLED 1u
#define Press3_0_INIT_DRIVESTATE 1u
#define Press3_0_INIT_MUXSEL 0u
#define Press3_0_INPUT_SYNC 2u
#define Press3_0_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press3_0_NUM 4u
#define Press3_0_PORT GPIO_PRT0
#define Press3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Press3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Press3_DRIVEMODE CY_GPIO_DM_PULLUP
#define Press3_INBUF_ENABLED 1u
#define Press3_INIT_DRIVESTATE 1u
#define Press3_INIT_MUXSEL 0u
#define Press3_INPUT_SYNC 2u
#define Press3_INTERRUPT_MODE CY_GPIO_INTR_FALLING
#define Press3_NUM 4u
#define Press3_PORT GPIO_PRT0
#define Press3_SLEWRATE CY_GPIO_SLEW_FAST
#define Press3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_Red */
#define Pin_Red_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Red_0_INBUF_ENABLED 0u
#define Pin_Red_0_INIT_DRIVESTATE 1u
#define Pin_Red_0_INIT_MUXSEL 0u
#define Pin_Red_0_INPUT_SYNC 2u
#define Pin_Red_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Red_0_NUM 1u
#define Pin_Red_0_PORT GPIO_PRT0
#define Pin_Red_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Red_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Red_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Red_INBUF_ENABLED 0u
#define Pin_Red_INIT_DRIVESTATE 1u
#define Pin_Red_INIT_MUXSEL 0u
#define Pin_Red_INPUT_SYNC 2u
#define Pin_Red_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Red_NUM 1u
#define Pin_Red_PORT GPIO_PRT0
#define Pin_Red_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Red_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ShakePin */
#define ShakePin_0_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define ShakePin_0_INBUF_ENABLED 1u
#define ShakePin_0_INIT_DRIVESTATE 0u
#define ShakePin_0_INIT_MUXSEL 0u
#define ShakePin_0_INPUT_SYNC 2u
#define ShakePin_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ShakePin_0_NUM 2u
#define ShakePin_0_PORT GPIO_PRT6
#define ShakePin_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ShakePin_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ShakePin_DRIVEMODE CY_GPIO_DM_PULLDOWN
#define ShakePin_INBUF_ENABLED 1u
#define ShakePin_INIT_DRIVESTATE 0u
#define ShakePin_INIT_MUXSEL 0u
#define ShakePin_INPUT_SYNC 2u
#define ShakePin_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ShakePin_NUM 2u
#define ShakePin_PORT GPIO_PRT6
#define ShakePin_SLEWRATE CY_GPIO_SLEW_FAST
#define ShakePin_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_Orange */
#define Pin_Orange_0_DRIVEMODE CY_GPIO_DM_PULLUP_IN_OFF
#define Pin_Orange_0_INBUF_ENABLED 0u
#define Pin_Orange_0_INIT_DRIVESTATE 1u
#define Pin_Orange_0_INIT_MUXSEL 0u
#define Pin_Orange_0_INPUT_SYNC 2u
#define Pin_Orange_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Orange_0_NUM 0u
#define Pin_Orange_0_PORT GPIO_PRT0
#define Pin_Orange_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Orange_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Orange_DRIVEMODE CY_GPIO_DM_PULLUP_IN_OFF
#define Pin_Orange_INBUF_ENABLED 0u
#define Pin_Orange_INIT_DRIVESTATE 1u
#define Pin_Orange_INIT_MUXSEL 0u
#define Pin_Orange_INPUT_SYNC 2u
#define Pin_Orange_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Orange_NUM 0u
#define Pin_Orange_PORT GPIO_PRT0
#define Pin_Orange_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Orange_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_DEBUG_rx */
#define UART_DEBUG_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_DEBUG_rx_0_INBUF_ENABLED 1u
#define UART_DEBUG_rx_0_INIT_DRIVESTATE 1u
#define UART_DEBUG_rx_0_INIT_MUXSEL 18u
#define UART_DEBUG_rx_0_INPUT_SYNC 2u
#define UART_DEBUG_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEBUG_rx_0_NUM 0u
#define UART_DEBUG_rx_0_PORT GPIO_PRT5
#define UART_DEBUG_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEBUG_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_DEBUG_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_DEBUG_rx_INBUF_ENABLED 1u
#define UART_DEBUG_rx_INIT_DRIVESTATE 1u
#define UART_DEBUG_rx_INIT_MUXSEL 18u
#define UART_DEBUG_rx_INPUT_SYNC 2u
#define UART_DEBUG_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEBUG_rx_NUM 0u
#define UART_DEBUG_rx_PORT GPIO_PRT5
#define UART_DEBUG_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEBUG_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_DEBUG_tx */
#define UART_DEBUG_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_DEBUG_tx_0_INBUF_ENABLED 0u
#define UART_DEBUG_tx_0_INIT_DRIVESTATE 1u
#define UART_DEBUG_tx_0_INIT_MUXSEL 18u
#define UART_DEBUG_tx_0_INPUT_SYNC 2u
#define UART_DEBUG_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEBUG_tx_0_NUM 1u
#define UART_DEBUG_tx_0_PORT GPIO_PRT5
#define UART_DEBUG_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEBUG_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_DEBUG_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_DEBUG_tx_INBUF_ENABLED 0u
#define UART_DEBUG_tx_INIT_DRIVESTATE 1u
#define UART_DEBUG_tx_INIT_MUXSEL 18u
#define UART_DEBUG_tx_INPUT_SYNC 2u
#define UART_DEBUG_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_DEBUG_tx_NUM 1u
#define UART_DEBUG_tx_PORT GPIO_PRT5
#define UART_DEBUG_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_DEBUG_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
