From c36aa1abc62353578230d7a182552785e4a41ade Mon Sep 17 00:00:00 2001
From: Zumeng Chen <zumeng.chen@windriver.com>
Date: Tue, 5 May 2015 21:00:30 +0800
Subject: [PATCH 242/257] arm: dts: add keystone basic dtsi

This patch comes from:
  git://git.ti.com/keystone-linux/linux.git

Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 arch/arm/boot/dts/keystone-clocks.dtsi  | 709 +++++++-------------------------
 arch/arm/boot/dts/keystone-qostree.dtsi | 415 +++++++++++++++++++
 arch/arm/boot/dts/keystone-sim.dts      | 334 +++++++++++++++
 arch/arm/boot/dts/keystone.dtsi         | 594 ++++++++++++++++++++------
 4 files changed, 1365 insertions(+), 687 deletions(-)
 create mode 100644 arch/arm/boot/dts/keystone-qostree.dtsi
 create mode 100644 arch/arm/boot/dts/keystone-sim.dts

diff --git a/arch/arm/boot/dts/keystone-clocks.dtsi b/arch/arm/boot/dts/keystone-clocks.dtsi
index ef58d1c..dbdbfc2 100644
--- a/arch/arm/boot/dts/keystone-clocks.dtsi
+++ b/arch/arm/boot/dts/keystone-clocks.dtsi
@@ -1,7 +1,7 @@
 /*
- * Device Tree Source for Keystone 2 clock tree
+ * DT bindings for common clock nodes on Keystone SoCs
  *
- * Copyright (C) 2013 Texas Instruments, Inc.
+ * Copyright (C) 2014 Texas Instruments, Inc.
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
@@ -13,807 +13,380 @@ clocks {
 	#size-cells = <1>;
 	ranges;
 
-	mainpllclk: mainpllclk@2310110 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,main-pll-clock";
-		clocks = <&refclksys>;
-		reg = <0x02620350 4>, <0x02310110 4>;
-		reg-names = "control", "multiplier";
-		fixed-postdiv = <2>;
-	};
-
-	papllclk: papllclk@2620358 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-clock";
-		clocks = <&refclkpass>;
-		clock-output-names = "pa-pll-clk";
-		reg = <0x02620358 4>;
-		reg-names = "control";
-	};
-
-	ddr3apllclk: ddr3apllclk@2620360 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-clock";
-		clocks = <&refclkddr3a>;
-		clock-output-names = "ddr-3a-pll-clk";
-		reg = <0x02620360 4>;
-		reg-names = "control";
-	};
-
-	ddr3bpllclk: ddr3bpllclk@2620368 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-clock";
-		clocks = <&refclkddr3b>;
-		clock-output-names = "ddr-3b-pll-clk";
-		reg = <0x02620368 4>;
-		reg-names = "control";
-	};
-
-	armpllclk: armpllclk@2620370 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-clock";
-		clocks = <&refclkarm>;
-		clock-output-names = "arm-pll-clk";
-		reg = <0x02620370 4>;
-		reg-names = "control";
-	};
-
 	mainmuxclk: mainmuxclk@2310108 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-mux-clock";
-		clocks = <&mainpllclk>, <&refclksys>;
+		compatible = "davinci,main-pll-mux-clk";
+		clocks = <&mainpllclk>, <&refclkmain>;
 		reg = <0x02310108 4>;
-		bit-shift = <23>;
-		bit-mask = <1>;
-		clock-output-names = "mainmuxclk";
+		shift = <23>;
+		width = <1>;
 	};
 
 	chipclk1: chipclk1 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&mainmuxclk>;
-		clock-div = <1>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1";
+		clock-div = <1>;
 	};
 
 	chipclk1rstiso: chipclk1rstiso {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&mainmuxclk>;
-		clock-div = <1>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1rstiso";
+		clock-div = <1>;
 	};
 
 	gemtraceclk: gemtraceclk@2310120 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-divider-clock";
+		compatible = "davinci,pll-divider-clk";
 		clocks = <&mainmuxclk>;
 		reg = <0x02310120 4>;
-		bit-shift = <0>;
-		bit-mask = <8>;
-		clock-output-names = "gemtraceclk";
+		shift = <0>;
+		width = <8>;
 	};
 
 	chipstmxptclk: chipstmxptclk {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,pll-divider-clock";
+		compatible = "davinci,pll-divider-clk";
 		clocks = <&mainmuxclk>;
 		reg = <0x02310164 4>;
-		bit-shift = <0>;
-		bit-mask = <8>;
-		clock-output-names = "chipstmxptclk";
+		shift = <0>;
+		width = <8>;
 	};
 
 	chipclk12: chipclk12 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <2>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk12";
+		clock-div = <2>;
 	};
 
 	chipclk13: chipclk13 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <3>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk13";
+		clock-div = <3>;
 	};
 
 	paclk13: paclk13 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&papllclk>;
-		clock-div = <3>;
 		clock-mult = <1>;
-		clock-output-names = "paclk13";
+		clock-div = <3>;
 	};
 
 	chipclk14: chipclk14 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <4>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk14";
+		clock-div = <4>;
 	};
 
 	chipclk16: chipclk16 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <6>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk16";
+		clock-div = <6>;
 	};
 
 	chipclk112: chipclk112 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <12>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk112";
+		clock-div = <12>;
 	};
 
 	chipclk124: chipclk124 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1>;
-		clock-div = <24>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk114";
+		clock-div = <24>;
 	};
 
 	chipclk1rstiso13: chipclk1rstiso13 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1rstiso>;
-		clock-div = <3>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1rstiso13";
+		clock-div = <3>;
 	};
 
 	chipclk1rstiso14: chipclk1rstiso14 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1rstiso>;
-		clock-div = <4>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1rstiso14";
+		clock-div = <4>;
 	};
 
 	chipclk1rstiso16: chipclk1rstiso16 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1rstiso>;
-		clock-div = <6>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1rstiso16";
+		clock-div = <6>;
 	};
 
 	chipclk1rstiso112: chipclk1rstiso112 {
 		#clock-cells = <0>;
-		compatible = "fixed-factor-clock";
+		compatible = "fixed-clock-factor";
 		clocks = <&chipclk1rstiso>;
-		clock-div = <12>;
 		clock-mult = <1>;
-		clock-output-names = "chipclk1rstiso112";
+		clock-div = <12>;
 	};
 
 	clkmodrst0: clkmodrst0 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk16>;
 		clock-output-names = "modrst0";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
-	};
-
-
-	clkusb: clkusb {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk16>;
-		clock-output-names = "usb";
-		reg = <0x02350008 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkaemifspi: clkaemifspi {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk16>;
 		clock-output-names = "aemif-spi";
-		reg = <0x0235000c 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		reg = <0x02350000 4096>;
+		status = "enabled";
+		lpsc = <3>;
 	};
 
-
 	clkdebugsstrc: clkdebugsstrc {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk13>;
 		clock-output-names = "debugss-trc";
-		reg = <0x02350014 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <5>;
+		pd = <1>;
 	};
 
 	clktetbtrc: clktetbtrc {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk13>;
 		clock-output-names = "tetb-trc";
-		reg = <0x02350018 0xb00>, <0x02350004 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <1>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <6>;
+		pd = <1>;
 	};
 
 	clkpa: clkpa {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk16>;
+		compatible = "davinci,psc-clk";
+		clocks = <&paclk13>;
 		clock-output-names = "pa";
-		reg = <0x0235001c 0xb00>, <0x02350008 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <2>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <7>;
+		pd = <2>;
 	};
 
 	clkcpgmac: clkcpgmac {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkpa>;
 		clock-output-names = "cpgmac";
-		reg = <0x02350020 0xb00>, <0x02350008 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <2>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <8>;
+		pd = <2>;
 	};
 
 	clksa: clksa {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkpa>;
 		clock-output-names = "sa";
-		reg = <0x02350024 0xb00>, <0x02350008 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <2>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <9>;
+		pd = <2>;
 	};
 
 	clkpcie: clkpcie {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk12>;
 		clock-output-names = "pcie";
-		reg = <0x02350028 0xb00>, <0x0235000c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <3>;
-	};
-
-	clksrio: clksrio {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1rstiso13>;
-		clock-output-names = "srio";
-		reg = <0x0235002c 0xb00>, <0x02350010 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <4>;
-	};
-
-	clkhyperlink0: clkhyperlink0 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk12>;
-		clock-output-names = "hyperlink-0";
-		reg = <0x02350030 0xb00>, <0x02350014 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <5>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <10>;
+		pd = <3>;
 	};
 
 	clksr: clksr {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk1rstiso112>;
 		clock-output-names = "sr";
-		reg = <0x02350034 0xb00>, <0x02350018 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <6>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <13>;
+		pd = <6>;
 	};
 
 	clkmsmcsram: clkmsmcsram {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk1>;
 		clock-output-names = "msmcsram";
-		reg = <0x02350038 0xb00>, <0x0235001c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <7>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <14>;
+		pd = <7>;
 	};
 
 	clkgem0: clkgem0 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk1>;
 		clock-output-names = "gem0";
-		reg = <0x0235003c 0xb00>, <0x02350020 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <8>;
-	};
-
-	clkgem1: clkgem1 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem1";
-		reg = <0x02350040 0xb00>, <0x02350024 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <9>;
-	};
-
-	clkgem2: clkgem2 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem2";
-		reg = <0x02350044 0xb00>, <0x02350028 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <10>;
-	};
-
-	clkgem3: clkgem3 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem3";
-		reg = <0x02350048 0xb00>, <0x0235002c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <11>;
-	};
-
-	clkgem4: clkgem4 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem4";
-		reg = <0x0235004c 0xb00>, <0x02350030 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <12>;
-	};
-
-	clkgem5: clkgem5 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem5";
-		reg = <0x02350050 0xb00>, <0x02350034 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <13>;
-	};
-
-	clkgem6: clkgem6 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem6";
-		reg = <0x02350054 0xb00>, <0x02350038 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <14>;
-	};
-
-	clkgem7: clkgem7 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk1>;
-		clock-output-names = "gem7";
-		reg = <0x02350058 0xb00>, <0x0235003c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <15>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <15>;
+		pd = <8>;
 	};
 
 	clkddr30: clkddr30 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&chipclk12>;
 		clock-output-names = "ddr3-0";
-		reg = <0x0235005c 0xb00>, <0x02350040 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <16>;
-	};
-
-	clkddr31: clkddr31 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "ddr3-1";
-		reg = <0x02350060 0xb00>, <0x02350040 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <16>;
-	};
-
-	clktac: clktac {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "tac";
-		reg = <0x02350064 0xb00>, <0x02350044 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <17>;
-	};
-
-	clkrac01: clktac01 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "rac-01";
-		reg = <0x02350068 0xb00>, <0x02350044 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <17>;
-	};
-
-	clkrac23: clktac23 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "rac-23";
-		reg = <0x0235006c 0xb00>, <0x02350048 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <18>;
-	};
-
-	clkfftc0: clkfftc0 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-0";
-		reg = <0x02350070 0xb00>, <0x0235004c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <19>;
-	};
-
-	clkfftc1: clkfftc1 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-1";
-		reg = <0x02350074 0xb00>, <0x023504c0 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <19>;
-	};
-
-	clkfftc2: clkfftc2 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-2";
-		reg = <0x02350078 0xb00>, <0x02350050 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <20>;
-	};
-
-	clkfftc3: clkfftc3 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-3";
-		reg = <0x0235007c 0xb00>, <0x02350050 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <20>;
-	};
-
-	clkfftc4: clkfftc4 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-4";
-		reg = <0x02350080 0xb00>, <0x02350050 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <20>;
-	};
-
-	clkfftc5: clkfftc5 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "fftc-5";
-		reg = <0x02350084 0xb00>, <0x02350050 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <20>;
-	};
-
-	clkaif: clkaif {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "aif";
-		reg = <0x02350088 0xb00>, <0x02350054 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <21>;
-	};
-
-	clktcp3d0: clktcp3d0 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "tcp3d-0";
-		reg = <0x0235008c 0xb00>, <0x02350058 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <22>;
-	};
-
-	clktcp3d1: clktcp3d1 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "tcp3d-1";
-		reg = <0x02350090 0xb00>, <0x02350058 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <22>;
-	};
-
-	clktcp3d2: clktcp3d2 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "tcp3d-2";
-		reg = <0x02350094 0xb00>, <0x0235005c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <23>;
-	};
-
-	clktcp3d3: clktcp3d3 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "tcp3d-3";
-		reg = <0x02350098 0xb00>, <0x0235005c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <23>;
-	};
-
-	clkvcp0: clkvcp0 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-0";
-		reg = <0x0235009c 0xb00>, <0x02350060 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <24>;
-	};
-
-	clkvcp1: clkvcp1 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-1";
-		reg = <0x023500a0 0xb00>, <0x02350060 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <24>;
-	};
-
-	clkvcp2: clkvcp2 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-2";
-		reg = <0x023500a4 0xb00>, <0x02350060 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <24>;
-	};
-
-	clkvcp3: clkvcp3 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-3";
-		reg = <0x023500a8 0xb00>, <0x02350060 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <24>;
-	};
-
-	clkvcp4: clkvcp4 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-4";
-		reg = <0x023500ac 0xb00>, <0x02350064 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <25>;
-	};
-
-	clkvcp5: clkvcp5 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-5";
-		reg = <0x023500b0 0xb00>, <0x02350064 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <25>;
-	};
-
-	clkvcp6: clkvcp6 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-6";
-		reg = <0x023500b4 0xb00>, <0x02350064 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <25>;
-	};
-
-	clkvcp7: clkvcp7 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "vcp-7";
-		reg = <0x023500b8 0xb00>, <0x02350064 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <25>;
-	};
-
-	clkbcp: clkbcp {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "bcp";
-		reg = <0x023500bc 0xb00>, <0x02350068 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <26>;
-	};
-
-	clkdxb: clkdxb {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "dxb";
-		reg = <0x023500c0 0xb00>, <0x0235006c 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <27>;
-	};
-
-	clkhyperlink1: clkhyperlink1 {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk12>;
-		clock-output-names = "hyperlink-1";
-		reg = <0x023500c4 0xb00>, <0x02350070 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <28>;
-	};
-
-	clkxge: clkxge {
-		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
-		clocks = <&chipclk13>;
-		clock-output-names = "xge";
-		reg = <0x023500c8 0xb00>, <0x02350074 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <29>;
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <23>;
+		pd = <16>;
 	};
 
 	clkwdtimer0: clkwdtimer0 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "timer0";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkwdtimer1: clkwdtimer1 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "timer1";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkwdtimer2: clkwdtimer2 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "timer2";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkwdtimer3: clkwdtimer3 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "timer3";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
+	};
+
+	clktimer15: clktimer15 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&clkmodrst0>;
+		clock-output-names = "timer15";
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkuart0: clkuart0 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "uart0";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkuart1: clkuart1 {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "uart1";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkaemif: clkaemif {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkaemifspi>;
 		clock-output-names = "aemif";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkusim: clkusim {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "usim";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clki2c: clki2c {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "i2c";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkspi: clkspi {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkaemifspi>;
 		clock-output-names = "spi";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkgpio: clkgpio {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "gpio";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 
 	clkkeymgr: clkkeymgr {
 		#clock-cells = <0>;
-		compatible = "ti,keystone,psc-clock";
+		compatible = "davinci,psc-clk";
 		clocks = <&clkmodrst0>;
 		clock-output-names = "keymgr";
-		reg = <0x02350000 0xb00>, <0x02350000 0x400>;
-		reg-names = "control", "domain";
-		domain-id = <0>;
+		status = "enabled";
+		reg = <0x02350000 4096>;
 	};
 };
diff --git a/arch/arm/boot/dts/keystone-qostree.dtsi b/arch/arm/boot/dts/keystone-qostree.dtsi
new file mode 100644
index 0000000..7ec2283
--- /dev/null
+++ b/arch/arm/boot/dts/keystone-qostree.dtsi
@@ -0,0 +1,415 @@
+/*
+ * Common DT bindings for Network QoS on Keystone SoCs
+ *
+ * Copyright (C) 2014 Texas Instruments, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+droppolicies: default-drop-policies {
+	no-drop {
+		default;
+		packet-units;
+		limit = <0>;
+	};
+	tail-drop-64pkts {
+		packet-units;
+		limit = <64>;
+	};
+	tail-drop-100pkts {
+		packet-units;
+		limit = <100>;
+	};
+	tail-drop-32kb {
+		byte-units;
+		limit = <32768>;
+	};
+	tail-drop-64kb {
+		byte-units;
+		limit = <65536>;
+	};
+	red-32kb-128kb {
+		byte-units;
+		limit = <196608>;
+		random-early-drop = <32768 131072 2 2000>;
+	};
+	red-32kb-64kb {
+		byte-units;
+		limit = <131072>;
+		random-early-drop = <32768 65536 2 2000>;
+	};
+	all-drop {
+		byte-units;
+		limit = <0>;
+	};
+};
+
+qostree: qos-tree {
+	strict-priority;		/* or weighted-round-robin */
+	byte-units;			/* packet-units or byte-units */
+	output-rate = <31250000 25000>;
+	overhead-bytes = <24>;		/* valid only if units are bytes */
+
+	high-priority {
+		byte-units;		/* packet-units or byte-units */
+		priority = <0>;
+		signaling {
+			input-queues = <8046 8071>;
+			stats-class  = "fastpath-hp";
+			drop-policy = "no-drop";
+		};
+		linux-signaling {
+			input-queues = <8077>;
+			stats-class  = "linux-hp";
+			drop-policy = "no-drop";
+		};
+	};
+
+	wrr-aggregator {
+		weighted-round-robin;
+		priority = <1>;
+		byte-units;			/* packet-units or byte-units */
+		output-rate = <25000000 25000>;
+		overhead-bytes = <24>;		/* valid only if units are
+						   bytes */
+		wrr-cos0 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <20>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <8010 8065>;
+				stats-class  = "cos0";
+			};
+			3g-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <8012>;
+				stats-class  = "cos0";
+			};
+			wifi-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <8014>;
+				stats-class  = "cos0";
+			};
+			linux-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <8073>;
+				stats-class  = "linux-cos0";
+			};
+		};
+		wrr-cos1 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <40>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <8018 8066>;
+				stats-class  = "cos1";
+			};
+			3g-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <8020>;
+				stats-class  = "cos1";
+			};
+			wifi-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <8022>;
+				stats-class  = "cos1";
+			};
+			linux-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <8074>;
+				stats-class  = "linux-cos1";
+			};
+		};
+		wrr-cos2 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <60>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <8026 8067>;
+				stats-class  = "cos2";
+			};
+			3g-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <8028>;
+				stats-class  = "cos2";
+			};
+			wifi-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <8030>;
+				stats-class  = "cos2";
+			};
+			linux-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <8075>;
+				stats-class  = "linux-cos2";
+			};
+		};
+		wrr-cos3 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <80>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <8034 8068>;
+				stats-class  = "cos3";
+			};
+			3g-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <8036>;
+				stats-class  = "cos3";
+			};
+			wifi-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <8038>;
+				stats-class  = "cos3";
+			};
+			linux-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <8076>;
+				stats-class  = "linux-cos3";
+			};
+		};
+	};
+
+	best-effort {
+		byte-units;		/* packet-units or byte-units */
+		priority = <2>;
+		drop-policy = "tail-drop-64kb";
+		fastpath-best-effort {
+			/* queues between 8000 to 8063 not assigned
+			   in the above nodes are assigned below as
+			   unclassified DSCP values
+			   queues between 8064 to 8071 not assigned
+			   in the above nodes are assigned below as
+			   unclassified VLAN p-bit values */
+			input-queues = <8000 8001 8002 8003 8004
+					8005 8006 8007 8008 8009 8011
+					8013 8015 8016 8017 8019 8021
+					8023 8024 8025 8027 8029 8031
+					8032 8033 8035 8037 8039 8040
+					8041 8042 8043 8044 8045 8047
+					8048 8049 8050 8051 8052 8053
+					8054 8055 8056 8057 8058 8059
+					8060 8061 8062 8063
+					8064 8069 8070>;
+			stats-class  = "fastpath-be";
+		};
+		linux-best-effort {
+			input-queues = <8072>;
+			stats-class  = "linux-be";
+		};
+	};
+};
+
+qostree2: qos-tree-2 {
+	strict-priority;		/* or weighted-round-robin */
+	byte-units;			/* packet-units or byte-units */
+	output-rate = <31250000 25000>;
+	overhead-bytes = <24>;		/* valid only if units are bytes */
+
+	high-priority {
+		byte-units;		/* packet-units or byte-units */
+		priority = <0>;
+		signaling {
+			input-queues = <6446 6471>;
+			stats-class  = "fastpath-hp";
+			drop-policy = "no-drop";
+		};
+		linux-signaling {
+			input-queues = <6477>;
+			stats-class  = "linux-hp";
+			drop-policy = "no-drop";
+		};
+	};
+
+	wrr-aggregator {
+		weighted-round-robin;
+		priority = <1>;
+		byte-units;			/* packet-units or byte-units */
+		output-rate = <25000000 25000>;
+		overhead-bytes = <24>;		/* valid only if units are
+						   bytes */
+		wrr-cos0 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <20>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <6410 6465>;
+				stats-class  = "cos0";
+			};
+			3g-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <6412>;
+				stats-class  = "cos0";
+			};
+			wifi-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <6414>;
+				stats-class  = "cos0";
+			};
+			linux-cos0 {
+				drop-policy = "tail-drop-32kb";
+				weight = <5>;
+				input-queues = <6473>;
+				stats-class  = "linux-cos0";
+			};
+		};
+		wrr-cos1 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <40>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <6418 6466>;
+				stats-class  = "cos1";
+			};
+			3g-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <6420>;
+				stats-class  = "cos1";
+			};
+			wifi-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <6422>;
+				stats-class  = "cos1";
+			};
+			linux-cos1 {
+				drop-policy = "red-32kb-128kb";
+				weight = <10>;
+				input-queues = <6474>;
+				stats-class  = "linux-cos1";
+			};
+		};
+		wrr-cos2 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <60>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <6426 6467>;
+				stats-class  = "cos2";
+			};
+			3g-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <6428>;
+				stats-class  = "cos2";
+			};
+			wifi-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <6430>;
+				stats-class  = "cos2";
+			};
+			linux-cos2 {
+				drop-policy = "red-32kb-64kb";
+				weight = <15>;
+				input-queues = <6475>;
+				stats-class  = "linux-cos2";
+			};
+		};
+		wrr-cos3 {
+			weighted-round-robin;	/* or weighted-round-robin */
+			byte-units;		/* packet-units or byte-units */
+			weight = <80>;
+			overhead-bytes = <24>;	/* valid only if units are
+						   bytes */
+			4g-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <6434 6468>;
+				stats-class  = "cos3";
+			};
+			3g-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <6436>;
+				stats-class  = "cos3";
+			};
+			wifi-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <6438>;
+				stats-class  = "cos3";
+			};
+			linux-cos3 {
+				drop-policy = "tail-drop-64kb";
+				weight = <20>;
+				input-queues = <6476>;
+				stats-class  = "linux-cos3";
+			};
+		};
+	};
+
+	best-effort {
+		byte-units;		/* packet-units or byte-units */
+		priority = <2>;
+		drop-policy = "tail-drop-64kb";
+		fastpath-best-effort {
+			/* queues between 6000 to 6063 not assigned
+			   in the above nodes are assigned below as
+			   unclassified DSCP values
+			   queues between 6064 to 6071 not assigned
+			   in the above nodes are assigned below as
+			   unclassified VLAN p-bit values */
+			input-queues = <6400 6401 6402 6403 6404
+					6405 6406 6407 6408 6409 6411
+					6413 6415 6416 6417 6419 6421
+					6423 6424 6425 6427 6429 6431
+					6432 6433 6435 6437 6439 6440
+					6441 6442 6443 6444 6445 6447
+					6448 6449 6450 6451 6452 6453
+					6454 6455 6456 6457 6458 6459
+					6460 6461 6462 6463
+					6464 6469 6470>;
+			stats-class  = "fastpath-be";
+		};
+		linux-best-effort {
+			input-queues = <6472>;
+			stats-class  = "linux-be";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/keystone-sim.dts b/arch/arm/boot/dts/keystone-sim.dts
new file mode 100644
index 0000000..70afe0e
--- /dev/null
+++ b/arch/arm/boot/dts/keystone-sim.dts
@@ -0,0 +1,334 @@
+/dts-v1/;
+/include/ "skeleton.dtsi"
+
+/ {
+	model = "Texas Instruments Keystone 2 SoC";
+	compatible = "ti,keystone-evm";
+	#address-cells = <2>;
+	#size-cells = <2>;
+	interrupt-parent = <&gic>;
+
+	aliases {
+		serial0	= &uart0;
+	};
+
+	chosen {
+		bootargs = "console=ttyS0,115200n8 debug earlyprintk rdinit=/bin/ash rw root=/dev/ram0 initrd=0x805000000,5M";
+	};
+
+	memory {
+		reg = <0x00000008 0x00000000 0x00000000 0x8000000>;
+	};
+
+	cpus {
+		interrupt-parent = <&gic>;
+
+		cpu@0 {
+			compatible = "arm,cortex-a15";
+		};
+
+		cpu@1 {
+			compatible = "arm,cortex-a15";
+		};
+
+		cpu@2 {
+			compatible = "arm,cortex-a15";
+		};
+
+		cpu@3 {
+			compatible = "arm,cortex-a15";
+		};
+
+	};
+
+	soc {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "ti,keystone","simple-bus";
+		interrupt-parent = <&gic>;
+		ranges = <0x0 0x0 0x0 0x80000000>;
+
+		clocks {
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			refclkmain: refclkmain {
+				#clock-cells = <0>;
+				compatible = "fixed-clock";
+				clock-frequency = <122880000>;
+				clock-output-names = "refclk-main";
+			};
+
+			mainpllclk: mainpllclk {
+				#clock-cells = <0>;
+				compatible = "fixed-clock-factor";
+				div = <1>;
+				mult = <8>;
+				clocks = <&refclkmain>;
+			};
+
+			chipclk16: chipclk16 {
+				#clock-cells = <0>;
+				compatible = "fixed-clock-factor";
+				div = <6>;
+				mult = <1>;
+				clocks = <&mainpllclk>;
+			};
+
+			clkuart0: clkuart0 {
+				#clock-cells = <0>;
+				compatible = "fixed-clock-factor";
+				div = <3>;
+				mult = <1>;
+				clocks = <&chipclk16>;
+				clock-output-names = "uart0";
+			};
+		};
+
+		gic:	interrupt-controller@02560000 {
+			compatible = "arm,cortex-a15-gic";
+			#interrupt-cells = <3>;
+			#size-cells = <0>;
+			#address-cells = <1>;
+			interrupt-controller;
+			reg = <0x02561000 0x1000>,
+			      <0x02562000 0x2000>;
+		};
+
+		timer {
+			compatible = "arm,armv7-timer";
+			interrupts = <1 13 0xf08 1 14 0xf08>;
+			clock-frequency = <5000000>; /* Freq in Hz - optional */
+		};
+
+		uart0:	serial@02530c00 {
+			compatible	= "ns16550a";
+			current-speed	= <115200>;
+			reg-shift	= <2>;
+			reg-io-width	= <4>;
+			reg		= <0x02530c00 0x100>;
+			clocks		= <&clkuart0>;
+			interrupts	= <0 277 0xf01>;
+		};
+
+		hwqueue0: hwqueue@2a00000 {
+			compatible = "ti,keystone-hwqueue";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			reg		= <0x2a00000 0xc0000>;
+			range		= <0 0x4000>;
+			linkram0	= <0x100000 0x4000>;
+			linkram1	= <0x0 0x10000>;
+
+			qmgrs {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				qmgr0 {
+					managed-queues = <0 0x2000>;	/* managed queues */
+					reg = <0x2a40000 0x20000	/* 0 - peek	*/
+					       0x2a06000 0x400		/* 1 - status	*/
+					       0x2a02000 0x1000		/* 2 - config	*/
+					       0x2a03000 0x1000		/* 3 - region	*/
+					       0x2a80000 0x20000	/* 4 - push	*/
+					       0x2a80000 0x20000>;	/* 5 - pop	*/
+				};
+
+				qmgr1 {
+					managed-queues = <0x2000 0x2000>;	/* managed queues */
+					reg = <0x2a60000 0x20000	/* 0 - peek	*/
+					       0x2a06400 0x400		/* 1 - status	*/
+					       0x2a04000 0x1000		/* 2 - config	*/
+					       0x2a05000 0x1000		/* 3 - region	*/
+					       0x2aa0000 0x20000	/* 4 - push	*/
+					       0x2aa0000 0x20000>;	/* 5 - pop	*/
+				};
+			};
+
+			queues {
+				qpend-arm {
+					values = <658 8>;
+					/* irq-base= <72>; */
+					reserved;
+				};
+				general {
+					values = <4000 64>;
+				};
+				pa {
+					values = <640 20>;
+					reserved;
+				};
+				infradma {
+					values = <800 12>;
+					reserved;
+				};
+			};
+
+			regions {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				region-12 {
+					id = <12>;
+					values	= <2048 128>;	/* num_desc desc_size */
+					link-index = <0>;
+				};
+			};
+
+			descriptors {
+				pool-net {
+					values = <768 128>;	/* num_desc desc_size */
+					region-id = <12>;
+				};
+			};
+
+			pdsps {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				pdsp0@0x2a0f000 {
+					firmware = "keystone/qmss_pdsp_acc48_le_1_0_3_12.fw";
+					reg = <0x2a10000 0x1000    /*iram */
+					       0x2a0f000 0x1000    /*reg*/
+					       0x2a0c000 0x2000	   /*intd */
+					       0x2a20000 0x4000>;  /*cmd*/
+					id = <0>;
+				};
+			};
+		};
+
+		padma: pktdma@2004000 {
+			compatible = "ti,keystone-pktdma";
+			reg = <0x2004000 0x100		/* 0 - global  */
+			       0x2004400 0x120		/* 1 - txchan  */
+			       0x2004800 0x300		/* 2 - rxchan  */
+			       0x2004c00 0x120		/* 3 - txsched */
+			       0x2005000 0x400>;	/* 4 - rxflow  */
+			/* loop-back;  */
+			/* bigendian; */
+			enable-all;
+			debug;
+			/* rx-priority = <0>; */
+			/* tx-priority = <0>; */
+			logical-queue-managers	= <2>;
+			queues-per-queue-manager = <4096>;
+			qm-base-address = <0x23a80000 0x23a90000>;
+
+			channels {
+				nettx {
+					transmit;
+					label		= "nettx";
+					pool		= "pool-net";
+					submit-queue	= <648>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				netrx {
+					receive;
+					label		= "netrx";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <658>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <30>;
+				};
+				patx-cmd {
+					transmit;
+					label		= "patx-cmd";
+					pool		= "pool-net";
+					submit-queue	= <640>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-dat {
+					transmit;
+					label		= "patx-dat";
+					pool		= "pool-net";
+					submit-queue	= <645>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				parx {
+					receive;
+					label		= "parx";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <31>;
+				};
+			};
+		};
+
+		mdio: mdio@2090300 {
+			compatible	= "ti,davinci_mdio";
+			reg		= <0x2090300 0x100>;
+			bus_freq	= <40000000>;
+		};
+
+		netcp: netcp@2090000 {
+			reg = <0x2090000 0xf00
+				0x2620110 0x8>;
+			compatible = "ti,keystone-netcp";
+
+			rx-channel = "netrx";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1500 4096 0 0>;
+
+			efuse-mac = <0>;
+			local-mac-address = [10 11 12 13 14 15];
+
+			cpsw: cpsw@2090000 {
+				label = "keystone-cpsw";
+
+				tx-channel = "nettx";
+				tx_queue_depth = <32>;
+				intf_tx_queues = <4>;
+
+				sgmii_module_ofs  = <0x100>;
+				switch_module_ofs = <0x800>;
+				host_port_reg_ofs = <0x834>;
+				slave_reg_ofs	  = <0x860>;
+				sliver_reg_ofs	  = <0x900>;
+				hw_stats_reg_ofs  = <0xb00>;
+				ale_reg_ofs	  = <0xe00>;
+
+				nic-addr = <0x5c 0x26 0x0a 0x80 0x0d 0x43>;
+
+				num_slaves  = <1>;
+				ale_ageout  = <30000>;
+				ale_entries = <1024>;
+				ale_ports   = <3>;
+
+				slaves {
+					slave0 {
+						label		= "slave0";
+						link-interface	= <2>;
+					};
+				};
+			};
+
+			pa: pa@2000000 {
+				label = "keystone-pa";
+				checksum-offload	= <2>;
+				txhook-order		= <10>;
+				txhook-softcsum		= <40>;
+				rxhook-order		= <10>;
+
+				tx_cmd_queue_depth	= <8>;
+				tx_data_queue_depth	= <8>;
+				rx_pool_depth		= <32>;
+				rx_buffer_size		= <128>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/keystone.dtsi b/arch/arm/boot/dts/keystone.dtsi
index b420290..f2f9239 100644
--- a/arch/arm/boot/dts/keystone.dtsi
+++ b/arch/arm/boot/dts/keystone.dtsi
@@ -1,14 +1,14 @@
 /*
- * Copyright 2013 Texas Instruments, Inc.
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Common DT bindings for Keystone SoCs
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as
  * published by the Free Software Foundation.
  */
 
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-
-#include "skeleton.dtsi"
+/include/ "skeleton.dtsi"
 
 / {
 	model = "Texas Instruments Keystone 2 SoC";
@@ -18,118 +18,169 @@
 
 	aliases {
 		serial0	= &uart0;
+		gpio0   = &gpio0;
+	};
+
+	chosen {
 	};
 
 	memory {
-		reg = <0x00000000 0x80000000 0x00000000 0x40000000>;
+		reg = <0x00000000 0x80000000 0x00000000 0x20000000>;
 	};
 
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
+	psci {
+		compatible	= "arm,psci";
+		method		= "smc";
+		cpu_suspend	= <0x84000001>;
+		cpu_off		= <0x84000002>;
+		cpu_on		= <0x84000003>;
+	};
 
+	soc {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "ti,keystone","simple-bus";
 		interrupt-parent = <&gic>;
+		ranges = <0x0 0x0 0x0 0xc0000000>;
 
-		cpu@0 {
-			compatible = "arm,cortex-a15";
-			device_type = "cpu";
-			reg = <0>;
+		rstctrl:rstctrl@23100e8 {
+			compatible = "ti,keystone-reset";
+			reg = <0x023100e8 4	/* pll reset control reg */
+				0x02620328 4>;	/* rstmux8 register */
 		};
 
-		cpu@1 {
-			compatible = "arm,cortex-a15";
-			device_type = "cpu";
-			reg = <1>;
+		/include/ "keystone-clocks.dtsi"
+
+		gic: interrupt-controller@02560000 {
+			compatible = "arm,cortex-a15-gic";
+			#interrupt-cells = <3>;
+			#size-cells = <0>;
+			#address-cells = <1>;
+			interrupt-controller;
+			reg = <0x02561000 0x1000>,
+			      <0x02562000 0x2000>;
 		};
 
-		cpu@2 {
-			compatible = "arm,cortex-a15";
-			device_type = "cpu";
-			reg = <2>;
+		ipcirq0: ipcirq0@26202bc {	/* ipc irq chip */
+			compatible = "ti,keystone-ipc-irq";
+			reg  = <0x026202a0 4	/* host ack register */
+			        0x02620260 4>;	/* ipc host interrupt generation
+						   register */
+			interrupts = <0 4 0x101>;
+				/* it should match the value in irqs.h */
+				/* following is the source id to irq mapping
+				   SRCS0 <-> ipc hw irq 0 ... SRCS27 <-> ipc hw
+				    irq 27 note that SRCS0 is bit 4 in ipc
+				    register */
+			interrupt-controller;
+			#interrupt-cells = <2>;
 		};
 
-		cpu@3 {
-			compatible = "arm,cortex-a15";
-			device_type = "cpu";
-			reg = <3>;
+		timer {
+			compatible = "arm,armv7-timer";
+			interrupts = <1 13 0xf08 1 14 0xf08>;
 		};
-	};
 
-	gic: interrupt-controller {
-		compatible = "arm,cortex-a15-gic";
-		#interrupt-cells = <3>;
-		#size-cells = <0>;
-		#address-cells = <1>;
-		interrupt-controller;
-		reg = <0x0 0x02561000 0x0 0x1000>,
-		      <0x0 0x02562000 0x0 0x2000>,
-		      <0x0 0x02564000 0x0 0x1000>,
-		      <0x0 0x02566000 0x0 0x2000>;
-		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
-				IRQ_TYPE_LEVEL_HIGH)>;
-	};
+		uart0:	serial@02530c00 {
+			compatible	= "ns16550a";
+			current-speed	= <115200>;
+			reg-shift	= <2>;
+			reg-io-width	= <4>;
+			reg		= <0x02530c00 0x100>;
+			clocks		= <&clkuart0>;
+			interrupts	= <0 277 0xf01>;
+		};
 
-	timer {
-		compatible = "arm,armv7-timer";
-		interrupts =
-			<GIC_PPI 13
-				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
-			<GIC_PPI 14
-				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
-			<GIC_PPI 11
-				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
-			<GIC_PPI 10
-				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
-	};
+		uart1:	serial@02531000 {
+			compatible	= "ns16550a";
+			current-speed	= <115200>;
+			reg-shift	= <2>;
+			reg-io-width	= <4>;
+			reg		= <0x02531000 0x100>;
+			clocks		= <&clkuart0>;
+			interrupts	= <0 280 0xf01>;
+		};
 
-	pmu {
-		compatible = "arm,cortex-a15-pmu";
-		interrupts = <GIC_SPI 20 IRQ_TYPE_EDGE_RISING>,
-			     <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,
-			     <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>,
-			     <GIC_SPI 23 IRQ_TYPE_EDGE_RISING>;
-	};
+		aemif@30000000 {
+			compatible = "ti,davinci-aemif";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			reg = <0x21000A00 0x100>;
+			ranges = <2 0 0x30000000 0x08000000
+				3 0 0x34000000 0x04000000
+				4 0 0x38000000 0x04000000
+				5 0 0x3C000000 0x04000000
+				6 0 0x21000A00 0x100>;
+			clocks = <&clkaemif>;
+			clock-names = "aemif";
+		};
 
-	soc {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "ti,keystone","simple-bus";
-		interrupt-parent = <&gic>;
-		ranges = <0x0 0x0 0x0 0xc0000000>;
+		spi0:spi@21000400 {
+			#address-cells			= <1>;
+			#size-cells			= <0>;
+			compatible			= "ti,davinci-spi-v1";
+			reg				= <0x21000400 0x200>;
+			ti,davinci-spi-num-cs		= <4>;
+			ti,davinci-spi-intr-line	= <0>;
+			interrupts			= <0 292 0xf01>;
+			clocks				= <&clkspi>;
 
-		rstctrl: reset-controller {
-			compatible = "ti,keystone-reset";
-			reg = <0x023100e8 4>;	/* pll reset control reg */
-		};
+			flash: n25q128@0 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "st,n25q128","st,m25p";
+				spi-max-frequency = <30000000>;
+				reg = <0>;
 
-		/include/ "keystone-clocks.dtsi"
+				partition@0 {
+					label = "u-boot-spl";
+					reg = <0x0 0x80000>;
+					read-only;
+				};
 
-		uart0: serial@02530c00 {
-			compatible = "ns16550a";
-			current-speed = <115200>;
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			reg = <0x02530c00 0x100>;
-			clocks	= <&clkuart0>;
-			interrupts = <GIC_SPI 277 IRQ_TYPE_EDGE_RISING>;
+				partition@1 {
+					label = "test";
+					reg = <0x80000 0xf80000>;
+				};
+			};
+
+			spidev:spi@1 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "rohm,dh2228fv";
+				spi-max-frequency = <30000000>;
+				reg = <3>;
+			};
 		};
 
-		uart1:	serial@02531000 {
-			compatible = "ns16550a";
-			current-speed = <115200>;
-			reg-shift = <2>;
-			reg-io-width = <4>;
-			reg = <0x02531000 0x100>;
-			clocks	= <&clkuart1>;
-			interrupts = <GIC_SPI 280 IRQ_TYPE_EDGE_RISING>;
+		spi1:spi@21000600 {
+			#address-cells			= <1>;
+			#size-cells			= <0>;
+			compatible			= "ti,davinci-spi-v1";
+			reg				= <0x21000600 0x200>;
+			ti,davinci-spi-num-cs		= <4>;
+			ti,davinci-spi-intr-line	= <0>;
+			interrupts			= <0 296 0xf01>;
+			clocks				= <&clkspi>;
 		};
 
-		i2c0: i2c@2530000 {
+		spi2:spi@21000800 {
+			#address-cells			= <1>;
+			#size-cells			= <0>;
+			compatible			= "ti,davinci-spi-v1";
+			reg				= <0x21000800 0x200>;
+			ti,davinci-spi-num-cs		= <4>;
+			ti,davinci-spi-intr-line	= <0>;
+			interrupts			= <0 300 0xf01>;
+			clocks				= <&clkspi>;
+		};
+
+		i2c0@2530000 {
 			compatible = "ti,davinci-i2c";
 			reg = <0x02530000 0x400>;
 			clock-frequency = <100000>;
-			clocks = <&clki2c>;
-			interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>;
+			clocks		= <&clki2c>;
+			interrupts	= <0 283 0xf01>;
 			#address-cells = <1>;
 			#size-cells = <0>;
 
@@ -139,55 +190,360 @@
 			};
 		};
 
-		i2c1: i2c@2530400 {
+		i2c1@2530400 {
 			compatible = "ti,davinci-i2c";
 			reg = <0x02530400 0x400>;
 			clock-frequency = <100000>;
-			clocks = <&clki2c>;
-			interrupts = <GIC_SPI 286 IRQ_TYPE_EDGE_RISING>;
+			clocks		= <&clki2c>;
+			interrupts	= <0 286 0xf01>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
 		};
 
-		i2c2: i2c@2530800 {
+		i2c2@2530800 {
 			compatible = "ti,davinci-i2c";
 			reg = <0x02530800 0x400>;
 			clock-frequency = <100000>;
-			clocks = <&clki2c>;
-			interrupts = <GIC_SPI 289 IRQ_TYPE_EDGE_RISING>;
+			clocks		= <&clki2c>;
+			interrupts	= <0 289 0xf01>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			pca@20 {
+				compatible = "nxp,pca9555";
+				status = "disabled";
+				reg = <0x20>;
+			};
+		};
+
+		gpio0: gpio@260bf00 {
+			compatible = "ti,keystone-gpio";
+			reg = <0x0260bf00 0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/* HW Interrupts mapped to GPIO pins */
+			interrupts = <0 120 0xf01>,
+				<0 121 0xf01>,
+				<0 122 0xf01>,
+				<0 123 0xf01>,
+				<0 124 0xf01>,
+				<0 125 0xf01>,
+				<0 126 0xf01>,
+				<0 127 0xf01>,
+				<0 128 0xf01>,
+				<0 129 0xf01>,
+				<0 130 0xf01>,
+				<0 131 0xf01>,
+				<0 132 0xf01>,
+				<0 133 0xf01>,
+				<0 134 0xf01>,
+				<0 135 0xf01>,
+				<0 136 0xf01>,
+				<0 137 0xf01>,
+				<0 138 0xf01>,
+				<0 139 0xf01>,
+				<0 140 0xf01>,
+				<0 141 0xf01>,
+				<0 142 0xf01>,
+				<0 143 0xf01>,
+				<0 144 0xf01>,
+				<0 145 0xf01>,
+				<0 146 0xf01>,
+				<0 147 0xf01>,
+				<0 148 0xf01>,
+				<0 149 0xf01>,
+				<0 150 0xf01>,
+				<0 151 0xf01>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			clocks = <&clkgpio>;
+			clock-names = "gpio";
+		};
+
+		ipcgpio0: gpio@2620240 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620240 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		uio_mpax: mpax {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x00bc00000 0x00000a00>;
+			label = "mpax";
+		};
+
+		uio_edma3: edma3 {
+			compatible = "ti,uio-module-drv";
+			mem = <0x02700000 0x000C0000>;
+			label = "edma3";
+		};
+		uio_secmgr: secmgr {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x002500100 0x00000004>;
+			label = "secmgr";
+		};
+		uio_qmss: qmss {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x02a00000 0x00100000
+				0x23a00000 0x00200000>;
+			label = "qmss";
+		};
+
+		uio_qpend0: qpend0 {
+			compatible = "ti,uio-module-drv";
+			label = "qpend0";
+			interrupts = <0 44 0xf04>;
+			interrupt-mode = <1>; /* Interrupt mode oneshot */
+			cfg-params
+			{
+				ti,qm-queue = <662>;
+			};
+		};
+
+		uio_qpend1: qpend1 {
+			compatible = "ti,uio-module-drv";
+			label = "qpend1";
+			interrupts = <0 45 0xf04>;
+			interrupt-mode = <1>; /* Interrupt mode oneshot */
+			cfg-params
+			{
+				ti,qm-queue = <663>;
+			};
+		};
+
+		uio_qpend2: qpend2 {
+			compatible = "ti,uio-module-drv";
+			label = "qpend2";
+			interrupts = <0 46 0xf04>;
+			interrupt-mode = <1>; /* Interrupt mode oneshot */
+			cfg-params
+			{
+				ti,qm-queue = <664>;
+			};
+		};
+
+		uio_qpend3: qpend3 {
+			compatible = "ti,uio-module-drv";
+			label = "qpend3";
+			interrupts = <0 47 0xf04>;
+			interrupt-mode = <1>; /* Interrupt mode oneshot */
+			cfg-params
+			{
+				ti,qm-queue = <665>;
+			};
 		};
 
-		spi0: spi@21000400 {
-			compatible = "ti,dm6441-spi";
-			reg = <0x21000400 0x200>;
-			num-cs = <4>;
-			ti,davinci-spi-intr-line = <0>;
-			interrupts = <GIC_SPI 292 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clkspi>;
+		hwqueue0: hwqueue@2a40000 {
+			compatible = "ti,keystone-hwqueue";
+			dma-coherent;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			clocks = <&chipclk13>;
+			clock-names = "clk_hwqueue";
+			ranges;
+
+			qmgrs {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				qmgr0 {
+					managed-queues = <0 0x2000>;
+					reg = <0x2a40000 0x20000 /* 0 - peek */
+					       0x2a06000 0x400 /* 1 - status */
+					       0x2a02000 0x1000	/* 2 - config */
+					       0x2a03000 0x1000	/* 3 - region */
+					       0x2a80000 0x20000 /* 4 - push */
+					       0x2a80000 0x20000>; /* 5 - pop */
+				};
+			};
+			queues {
+				qpend-arm-low {
+					values = <658 4>;
+					interrupts = <0 40 0xf04>,
+						<0 41 0xf04>,
+						<0 42 0xf04>,
+						<0 43 0xf04>;
+					reserved;
+				};
+				general {
+					values = <4000 64>;
+				};
+				accumulator-low-0 {
+					values = <128 32>;
+					/* pdsp-id, channel, entries,
+					    pacing mode, latency */
+					accumulator = <0 36 16 2 50>;
+					interrupts = <0 215 0xf01>;
+					multi-queue;
+					reserved;
+				};
+				accumulator-low-1 {
+					values = <160 32>;
+					/* pdsp-id, channel, entries,
+					    pacing mode, latency */
+					accumulator = <0 37 16 2 50>;
+					interrupts = <0 216 0xf01>;
+					multi-queue;
+				};
+				accumulator-low-2 {
+					values = <192 32>;
+					/* pdsp-id, channel, entries,
+					    pacing mode, latency */
+					accumulator = <0 38 16 2 50>;
+					interrupts = <0 217 0xf01>;
+					multi-queue;
+				};
+				accumulator-low-3 {
+					values = <224 32>;
+					/* pdsp-id, channel, entries,
+					    pacing mode, latency */
+					accumulator = <0 39 16 2 50>;
+					interrupts = <0 218 0xf01>;
+					multi-queue;
+				};
+			};
+			descriptors {
+				pool-rio {
+					values = <128 256>;
+					region-id = <13>;
+				};
+				pool-xge {
+					values = <1024 128>;
+					region-id = <14>;
+				};
+				pool-crypto {
+					values = <1024 128>;	/* num_desc desc_size */
+					region-id = <12>;
+				};
+			};
+			pdsps {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				pdsp0@0x2a10000 {
+					firmware = "keystone/qmss_pdsp_acc48_k2_le_1_0_0_9.fw";
+					reg = <0x2a10000 0x1000    /*iram */
+					       0x2a0f000 0x100     /*reg*/
+					       0x2a0c000 0x3c8	   /*intd */
+					       0x2a20000 0x4000>;  /*cmd*/
+					id = <0>;
+				};
+				pdsp3@0x2a13000 {
+					firmware = "keystone/qmss_pdsp_qos_k2_le_2_0_1_8.fw";
+					reg = <0x2a13000 0x1000    /*iram */
+					       0x2a0f300 0x100     /*reg*/
+					       0x2a0c000 0x3c8	   /*intd */
+					       0x2a2c000 0x4000>;  /*cmd*/
+					id = <3>;
+				};
+				pdsp7@0x2a17000 {
+					firmware = "keystone/qmss_pdsp_qos_k2_le_2_0_1_8.fw";
+					reg = <0x2a17000 0x1000    /*iram */
+					       0x2a0f700 0x100     /*reg*/
+					       0x2a0c000 0x3c8	   /*intd */
+					       0x2a3c000 0x4000>;  /*cmd*/
+					id = <7>;
+				};
+			};
+		}; /* hwqueue0 */
+
+		udma0 {
+			compatible = "ti,keystone-udma";
 		};
 
-		spi1: spi@21000600 {
-			compatible = "ti,dm6441-spi";
-			reg = <0x21000600 0x200>;
-			num-cs = <4>;
-			ti,davinci-spi-intr-line = <0>;
-			interrupts = <GIC_SPI 296 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clkspi>;
+		infradma: pktdma@2a08000 {
+			compatible = "ti,keystone-pktdma";
+			reg = <0x2a08000 0x100		/* 0 - global  */
+			       0x2a08400 0x400		/* 1 - txchan  */
+			       0x2a08800 0x400		/* 2 - rxchan  */
+			       0x2a08c00 0x080		/* 3 - txsched */
+			       0x2a09000 0x400>;	/* 4 - rxflow  */
+			loop-back;
+			/* big-endian; */
+			enable-all;
+			debug;
+			/* rx-priority = <0>; */
+			/* tx-priority = <0>; */
+			queues-per-queue-manager = <4096>;
 		};
 
-		spi2: spi@21000800 {
-			compatible = "ti,dm6441-spi";
-			reg = <0x21000800 0x200>;
-			num-cs = <4>;
-			ti,davinci-spi-intr-line = <0>;
-			interrupts = <GIC_SPI 300 IRQ_TYPE_EDGE_RISING>;
-			clocks = <&clkspi>;
+		pci-controller@21800000 {
+			device_type = "pci";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <2>;
+			status = "disabled";
+			compatible = "ti,keystone2-pci";
+			reg =  <0x21800000 0x8000   /* pcie-regs */
+				0x0262014c 4	    /* device cfg */
+				0x02320000 0x4000>; /* Keystone2 serdes cfg */
+
+			/* outbound pci resources */
+			ranges = <0x02000000 0 0x50000000 0x50000000 0
+				 0x10000000 0x01000000 0 0 0x23250000 0 0x4000>;
+
+			/* inbound dma range */
+			dma-ranges = <0x02000000 0 0x80000000 0x80000000 0
+				      0x20000000>;
+
+			interrupt-parent = <&gic>;
+			interrupts = <0 26 0xf01>,
+				<0 27 0xf01>,
+				<0 28 0xf01>,
+				<0 29 0xf01>, /* 4 Legacy IRQs */
+				<0 30 0xf01>,
+				<0 31 0xf01>,
+				<0 32 0xf01>,
+				<0 33 0xf01>, /* 8 MSI IRQs */
+				<0 34 0xf01>,
+				<0 35 0xf01>,
+				<0 36 0xf01>,
+				<0 37 0xf01>,
+				<0 38 0xf01>; /* Error IRQ */
+			clocks = <&clkpcie>;
+			clock-names = "pcie";
+			enable-linktrain; /* When the boot loader enables link
+					     train and configure ep remove this
+					     attribute */
+		};
+
+		wdt: wdt@22f0080 {
+			compatible = "ti,davinci-wdt";
+			reg = <0x022f0080 0x80>;
+			clocks = <&clkwdtimer0>;
+			clock-names = "watchdog";
+		};
+
+		timer15: timer@22f0000 {
+			compatible = "ti,keystone-timer";
+			reg = <0x022f0000 0x80>;
+			interrupts = <0 110 0xf01>;
+			clocks = <&clktimer15>;
+		};
+
+                srss: srss@2330000 {
+                        compatible = "ti,keystone-srss";
+                        reg = <0x02330000 0x800>;
+                        clocks = <&clksr>;
+                        clock-names = "srssclock";
+                };
+
+		sysctrl {
+			/*
+			 * add all system level resources here that are used by
+			 * keystone soc code. Move rstctrl contents to this node
+			 */
+			compatible = "ti,keystone-sys";
+			reg = <0x21010000 0x200>; /* DDR3 controller reg */
 		};
 
 		usb_phy: usb_phy@2620738 {
 			compatible = "ti,keystone-usbphy";
 			#address-cells = <1>;
 			#size-cells = <1>;
-			reg = <0x2620738 32>;
-			status = "disabled";
+			reg = <0x2620738 24>;
 		};
 
 		usb: usb@2680000 {
@@ -197,16 +553,16 @@
 			reg = <0x2680000 0x10000>;
 			clocks = <&clkusb>;
 			clock-names = "usb";
-			interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>;
+			interrupts = <0 393 0xf01>;
 			ranges;
-			status = "disabled";
 
 			dwc3@2690000 {
 				compatible = "synopsys,dwc3";
 				reg = <0x2690000 0x70000>;
-				interrupts = <GIC_SPI 393 IRQ_TYPE_EDGE_RISING>;
+				interrupts = <0 393 0xf01>;
 				usb-phy = <&usb_phy>, <&usb_phy>;
 			};
 		};
+
 	};
 };
-- 
2.7.4

