verilog xil_defaultlib -i "E:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../ipstatic" \
"../../../../task_5_ULTRA_PROCESSOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../task_5_ULTRA_PROCESSOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
