<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5064" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5064{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5064{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5064{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5064{left:69px;bottom:1089px;letter-spacing:0.11px;}
#t5_5064{left:340px;bottom:1089px;letter-spacing:0.1px;}
#t6_5064{left:69px;bottom:1076px;letter-spacing:0.12px;}
#t7_5064{left:124px;bottom:1062px;letter-spacing:0.11px;}
#t8_5064{left:150px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.11px;}
#t9_5064{left:69px;bottom:1048px;letter-spacing:0.11px;}
#ta_5064{left:294px;bottom:1048px;letter-spacing:0.1px;}
#tb_5064{left:69px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tc_5064{left:124px;bottom:1021px;letter-spacing:0.1px;}
#td_5064{left:159px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#te_5064{left:69px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tf_5064{left:124px;bottom:993px;letter-spacing:0.1px;}
#tg_5064{left:159px;bottom:993px;letter-spacing:0.1px;word-spacing:0.01px;}
#th_5064{left:69px;bottom:979px;letter-spacing:0.1px;}
#ti_5064{left:124px;bottom:966px;letter-spacing:0.1px;}
#tj_5064{left:159px;bottom:966px;letter-spacing:0.1px;word-spacing:0.01px;}
#tk_5064{left:69px;bottom:952px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tl_5064{left:124px;bottom:938px;letter-spacing:0.1px;}
#tm_5064{left:69px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.66px;}
#tn_5064{left:443px;bottom:924px;}
#to_5064{left:124px;bottom:911px;letter-spacing:0.1px;}
#tp_5064{left:69px;bottom:897px;letter-spacing:0.1px;}
#tq_5064{left:431px;bottom:897px;}
#tr_5064{left:124px;bottom:883px;letter-spacing:0.1px;}
#ts_5064{left:69px;bottom:869px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tt_5064{left:430px;bottom:869px;}
#tu_5064{left:124px;bottom:856px;letter-spacing:0.1px;}
#tv_5064{left:69px;bottom:842px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tw_5064{left:124px;bottom:828px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tx_5064{left:420px;bottom:828px;}
#ty_5064{left:124px;bottom:814px;letter-spacing:0.1px;}
#tz_5064{left:69px;bottom:801px;letter-spacing:0.1px;}
#t10_5064{left:124px;bottom:787px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t11_5064{left:420px;bottom:787px;}
#t12_5064{left:124px;bottom:773px;letter-spacing:0.1px;}
#t13_5064{left:69px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_5064{left:352px;bottom:759px;letter-spacing:0.1px;}
#t15_5064{left:69px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t16_5064{left:335px;bottom:746px;letter-spacing:0.1px;}
#t17_5064{left:69px;bottom:732px;letter-spacing:0.1px;}
#t18_5064{left:124px;bottom:718px;letter-spacing:0.1px;}
#t19_5064{left:159px;bottom:718px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1a_5064{left:69px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1b_5064{left:124px;bottom:691px;letter-spacing:0.1px;}
#t1c_5064{left:69px;bottom:677px;letter-spacing:0.1px;}
#t1d_5064{left:124px;bottom:663px;letter-spacing:0.1px;}
#t1e_5064{left:159px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1f_5064{left:69px;bottom:649px;letter-spacing:0.1px;}
#t1g_5064{left:124px;bottom:636px;letter-spacing:0.11px;}
#t1h_5064{left:153px;bottom:636px;letter-spacing:0.1px;}
#t1i_5064{left:69px;bottom:622px;letter-spacing:0.1px;}
#t1j_5064{left:437px;bottom:622px;}
#t1k_5064{left:124px;bottom:608px;letter-spacing:0.1px;}
#t1l_5064{left:69px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1m_5064{left:124px;bottom:581px;letter-spacing:0.11px;}
#t1n_5064{left:153px;bottom:581px;letter-spacing:0.1px;}
#t1o_5064{left:69px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.35px;}
#t1p_5064{left:124px;bottom:553px;letter-spacing:0.09px;}
#t1q_5064{left:203px;bottom:553px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1r_5064{left:69px;bottom:539px;letter-spacing:0.1px;word-spacing:-0.49px;}
#t1s_5064{left:124px;bottom:526px;letter-spacing:0.09px;}
#t1t_5064{left:189px;bottom:526px;letter-spacing:0.1px;}
#t1u_5064{left:69px;bottom:512px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t1v_5064{left:124px;bottom:498px;letter-spacing:0.09px;}
#t1w_5064{left:203px;bottom:498px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1x_5064{left:69px;bottom:484px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t1y_5064{left:124px;bottom:471px;letter-spacing:0.09px;}
#t1z_5064{left:189px;bottom:471px;letter-spacing:0.1px;}
#t20_5064{left:69px;bottom:457px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t21_5064{left:124px;bottom:443px;letter-spacing:0.09px;}
#t22_5064{left:189px;bottom:443px;letter-spacing:0.1px;}
#t23_5064{left:69px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t24_5064{left:124px;bottom:416px;letter-spacing:0.09px;}
#t25_5064{left:189px;bottom:416px;letter-spacing:0.1px;}
#t26_5064{left:69px;bottom:402px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t27_5064{left:124px;bottom:388px;letter-spacing:0.1px;}
#t28_5064{left:242px;bottom:388px;letter-spacing:0.1px;word-spacing:0.1px;}
#t29_5064{left:69px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2a_5064{left:124px;bottom:361px;letter-spacing:0.1px;}
#t2b_5064{left:242px;bottom:361px;letter-spacing:0.1px;word-spacing:0.1px;}
#t2c_5064{left:69px;bottom:347px;letter-spacing:0.1px;word-spacing:-0.7px;}
#t2d_5064{left:124px;bottom:333px;letter-spacing:0.1px;}
#t2e_5064{left:197px;bottom:333px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2f_5064{left:69px;bottom:319px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t2g_5064{left:124px;bottom:306px;letter-spacing:0.1px;}
#t2h_5064{left:197px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2i_5064{left:69px;bottom:292px;letter-spacing:0.1px;}
#t2j_5064{left:124px;bottom:278px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2k_5064{left:124px;bottom:264px;letter-spacing:0.09px;}
#t2l_5064{left:195px;bottom:264px;letter-spacing:0.1px;}
#t2m_5064{left:69px;bottom:251px;letter-spacing:0.1px;}
#t2n_5064{left:124px;bottom:237px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2o_5064{left:124px;bottom:223px;letter-spacing:0.09px;}
#t2p_5064{left:195px;bottom:223px;letter-spacing:0.1px;}
#t2q_5064{left:69px;bottom:209px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2r_5064{left:124px;bottom:196px;letter-spacing:0.09px;}
#t2s_5064{left:124px;bottom:182px;letter-spacing:0.09px;}
#t2t_5064{left:195px;bottom:182px;letter-spacing:0.1px;}
#t2u_5064{left:69px;bottom:168px;letter-spacing:0.1px;word-spacing:-0.54px;}
#t2v_5064{left:124px;bottom:154px;letter-spacing:0.1px;}
#t2w_5064{left:69px;bottom:141px;letter-spacing:0.1px;}
#t2x_5064{left:124px;bottom:127px;letter-spacing:0.11px;}
#t2y_5064{left:184px;bottom:127px;letter-spacing:0.1px;}
#t2z_5064{left:472px;bottom:1089px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t30_5064{left:799px;bottom:1089px;}
#t31_5064{left:527px;bottom:1076px;letter-spacing:0.09px;}
#t32_5064{left:472px;bottom:1062px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t33_5064{left:773px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.1px;}
#t34_5064{left:472px;bottom:1048px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t35_5064{left:798px;bottom:1048px;}
#t36_5064{left:527px;bottom:1034px;letter-spacing:0.09px;}
#t37_5064{left:472px;bottom:1021px;letter-spacing:0.1px;}
#t38_5064{left:793px;bottom:1021px;}
#t39_5064{left:527px;bottom:1007px;letter-spacing:0.09px;}
#t3a_5064{left:472px;bottom:993px;letter-spacing:0.1px;}
#t3b_5064{left:767px;bottom:993px;letter-spacing:0.1px;}
#t3c_5064{left:472px;bottom:979px;letter-spacing:0.1px;}
#t3d_5064{left:781px;bottom:979px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3e_5064{left:472px;bottom:966px;letter-spacing:0.11px;}
#t3f_5064{left:527px;bottom:952px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3g_5064{left:527px;bottom:938px;letter-spacing:0.08px;}
#t3h_5064{left:562px;bottom:938px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3i_5064{left:472px;bottom:924px;letter-spacing:0.12px;}
#t3j_5064{left:527px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t3k_5064{left:527px;bottom:897px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t3l_5064{left:527px;bottom:883px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3m_5064{left:472px;bottom:869px;letter-spacing:0.11px;}
#t3n_5064{left:527px;bottom:856px;letter-spacing:0.09px;}
#t3o_5064{left:678px;bottom:856px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3p_5064{left:472px;bottom:842px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3q_5064{left:768px;bottom:842px;letter-spacing:0.1px;word-spacing:0.1px;}
#t3r_5064{left:472px;bottom:828px;letter-spacing:0.1px;}
#t3s_5064{left:757px;bottom:828px;letter-spacing:0.1px;}
#t3t_5064{left:472px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3u_5064{left:678px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3v_5064{left:472px;bottom:801px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3w_5064{left:666px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_5064{left:472px;bottom:787px;letter-spacing:0.11px;}
#t3y_5064{left:664px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3z_5064{left:472px;bottom:773px;letter-spacing:0.11px;}
#t40_5064{left:829px;bottom:773px;}
#t41_5064{left:527px;bottom:759px;letter-spacing:0.09px;}
#t42_5064{left:472px;bottom:746px;letter-spacing:0.11px;}
#t43_5064{left:725px;bottom:746px;letter-spacing:0.1px;}
#t44_5064{left:472px;bottom:732px;letter-spacing:0.11px;}
#t45_5064{left:778px;bottom:732px;letter-spacing:0.1px;}
#t46_5064{left:472px;bottom:695px;}
#t47_5064{left:472px;bottom:680px;letter-spacing:0.09px;}
#t48_5064{left:625px;bottom:680px;letter-spacing:0.1px;word-spacing:0.09px;}
#t49_5064{left:472px;bottom:666px;letter-spacing:0.1px;word-spacing:-0.27px;}
#t4a_5064{left:601px;bottom:666px;letter-spacing:0.09px;word-spacing:-0.27px;}
#t4b_5064{left:527px;bottom:652px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4c_5064{left:472px;bottom:639px;letter-spacing:0.11px;}
#t4d_5064{left:512px;bottom:639px;letter-spacing:0.1px;}
#t4e_5064{left:472px;bottom:625px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t4f_5064{left:625px;bottom:625px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4g_5064{left:472px;bottom:611px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t4h_5064{left:679px;bottom:611px;letter-spacing:0.1px;}
#t4i_5064{left:472px;bottom:597px;letter-spacing:0.1px;}
#t4j_5064{left:573px;bottom:597px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4k_5064{left:527px;bottom:584px;letter-spacing:0.09px;word-spacing:0.06px;}
#t4l_5064{left:472px;bottom:570px;letter-spacing:0.1px;}
#t4m_5064{left:562px;bottom:570px;letter-spacing:0.1px;}
#t4n_5064{left:472px;bottom:556px;letter-spacing:0.11px;}
#t4o_5064{left:542px;bottom:556px;letter-spacing:0.1px;word-spacing:0.1px;}
#t4p_5064{left:472px;bottom:542px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t4q_5064{left:472px;bottom:529px;letter-spacing:0.11px;}
#t4r_5064{left:560px;bottom:529px;letter-spacing:0.1px;}
#t4s_5064{left:472px;bottom:515px;letter-spacing:0.1px;}
#t4t_5064{left:490px;bottom:501px;letter-spacing:0.11px;}
#t4u_5064{left:623px;bottom:501px;letter-spacing:0.1px;word-spacing:0.1px;}
#t4v_5064{left:490px;bottom:487px;letter-spacing:0.11px;}
#t4w_5064{left:559px;bottom:487px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5064{left:472px;bottom:474px;letter-spacing:0.1px;}
#t4y_5064{left:596px;bottom:474px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4z_5064{left:472px;bottom:460px;letter-spacing:0.1px;}
#t50_5064{left:499px;bottom:460px;letter-spacing:0.1px;}
#t51_5064{left:472px;bottom:446px;letter-spacing:0.1px;}
#t52_5064{left:652px;bottom:446px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5064{left:472px;bottom:432px;letter-spacing:0.09px;word-spacing:0.01px;}
#t54_5064{left:490px;bottom:419px;letter-spacing:0.09px;}
#t55_5064{left:594px;bottom:419px;letter-spacing:0.09px;word-spacing:0.01px;}
#t56_5064{left:472px;bottom:405px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t57_5064{left:666px;bottom:405px;letter-spacing:0.09px;word-spacing:0.01px;}
#t58_5064{left:472px;bottom:391px;letter-spacing:0.09px;}
#t59_5064{left:490px;bottom:377px;letter-spacing:0.05px;}
#t5a_5064{left:504px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5b_5064{left:472px;bottom:364px;letter-spacing:0.09px;}
#t5c_5064{left:617px;bottom:364px;letter-spacing:0.09px;word-spacing:0.06px;}
#t5d_5064{left:472px;bottom:350px;letter-spacing:0.09px;}
#t5e_5064{left:640px;bottom:350px;letter-spacing:0.09px;}
#t5f_5064{left:472px;bottom:336px;letter-spacing:0.1px;}
#t5g_5064{left:569px;bottom:336px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5h_5064{left:472px;bottom:322px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t5i_5064{left:570px;bottom:322px;letter-spacing:0.09px;}
#t5j_5064{left:527px;bottom:309px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5064{left:527px;bottom:295px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5064{left:527px;bottom:281px;letter-spacing:0.1px;word-spacing:0.05px;}
#t5m_5064{left:490px;bottom:267px;letter-spacing:0.1px;}
#t5n_5064{left:544px;bottom:267px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5o_5064{left:472px;bottom:254px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t5p_5064{left:643px;bottom:254px;letter-spacing:0.09px;}
#t5q_5064{left:472px;bottom:240px;letter-spacing:0.1px;}
#t5r_5064{left:704px;bottom:240px;letter-spacing:0.1px;}
#t5s_5064{left:472px;bottom:203px;}
#t5t_5064{left:472px;bottom:188px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5u_5064{left:523px;bottom:188px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5v_5064{left:472px;bottom:174px;letter-spacing:0.11px;}
#t5w_5064{left:540px;bottom:174px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5x_5064{left:527px;bottom:160px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5y_5064{left:472px;bottom:147px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5z_5064{left:490px;bottom:133px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5064{left:553px;bottom:133px;letter-spacing:0.1px;}
#t61_5064{left:490px;bottom:119px;letter-spacing:0.1px;}
#t62_5064{left:705px;bottom:119px;letter-spacing:0.1px;}

.s1_5064{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5064{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5064{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5064{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5064" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5064Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5064" style="-webkit-user-select: none;"><object width="935" height="1210" data="5064/5064.svg" type="image/svg+xml" id="pdf5064" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5064" class="t s1_5064">INDEX </span>
<span id="t2_5064" class="t s2_5064">Index-40 </span><span id="t3_5064" class="t s2_5064">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5064" class="t s2_5064">VPTERNLOGD/VPTERNLOGQ—Bitwise Ternary Logic</span><span id="t5_5064" class="t s3_5064">, Vol.2-5-612 </span>
<span id="t6_5064" class="t s2_5064">VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ—Logical AND and Set </span>
<span id="t7_5064" class="t s2_5064">Mask</span><span id="t8_5064" class="t s3_5064">, Vol.2-5-615 </span>
<span id="t9_5064" class="t s2_5064">VPTESTNMB/W/D/Q—Logical NAND and Set</span><span id="ta_5064" class="t s3_5064">, Vol.2-5-618 </span>
<span id="tb_5064" class="t s2_5064">VRANGEPD—Range Restriction Calculation for Packed Pairs of Float64 </span>
<span id="tc_5064" class="t s2_5064">Values</span><span id="td_5064" class="t s3_5064">, Vol.2-5-621 </span>
<span id="te_5064" class="t s2_5064">VRANGESD—Range Restriction Calculation From a Pair of Scalar Float64 </span>
<span id="tf_5064" class="t s2_5064">Values</span><span id="tg_5064" class="t s3_5064">, Vol.2-5-628 </span>
<span id="th_5064" class="t s2_5064">VRANGESS—Range Restriction Calculation From a Pair of Scalar Float32 </span>
<span id="ti_5064" class="t s2_5064">Values</span><span id="tj_5064" class="t s3_5064">, Vol.2-5-631 </span>
<span id="tk_5064" class="t s2_5064">VRCP14PD—Compute Approximate Reciprocals of Packed Float64 Values </span>
<span id="tl_5064" class="t s3_5064">, Vol.2-5-634 </span>
<span id="tm_5064" class="t s2_5064">VRCP14PS—Compute Approximate Reciprocals of Packed Float32 Values</span><span id="tn_5064" class="t s3_5064">, </span>
<span id="to_5064" class="t s3_5064">Vol.2-5-638 </span>
<span id="tp_5064" class="t s2_5064">VRCP14SD—Compute Approximate Reciprocal of Scalar Float64 Value</span><span id="tq_5064" class="t s3_5064">, </span>
<span id="tr_5064" class="t s3_5064">Vol.2-5-636 </span>
<span id="ts_5064" class="t s2_5064">VRCP14SS—Compute Approximate Reciprocal of Scalar Float32 Value</span><span id="tt_5064" class="t s3_5064">, </span>
<span id="tu_5064" class="t s3_5064">Vol.2-5-640 </span>
<span id="tv_5064" class="t s2_5064">VRCP28SD—Approximation to the Reciprocal of Scalar Double-Precision </span>
<span id="tw_5064" class="t s2_5064">Floating-Point Value with Less Than 2^-28 Relative Error</span><span id="tx_5064" class="t s3_5064">, </span>
<span id="ty_5064" class="t s3_5064">Vol.1-6-22 </span>
<span id="tz_5064" class="t s2_5064">VRCP28SS—Approximation to the Reciprocal of Scalar Single-Precision </span>
<span id="t10_5064" class="t s2_5064">Floating-Point Value with Less Than 2^-28 Relative Error</span><span id="t11_5064" class="t s3_5064">, </span>
<span id="t12_5064" class="t s3_5064">Vol.1-6-26 </span>
<span id="t13_5064" class="t s2_5064">VRCPPH—Compute Reciprocals of Packed FP16 Values</span><span id="t14_5064" class="t s3_5064">, Vol.2-5-642 </span>
<span id="t15_5064" class="t s2_5064">VRCPSH—Compute Reciprocal of Scalar FP16 Value</span><span id="t16_5064" class="t s3_5064">, Vol.2-5-644 </span>
<span id="t17_5064" class="t s2_5064">VREDUCEPD—Perform Reduction Transformation on Packed Float64 </span>
<span id="t18_5064" class="t s2_5064">Values</span><span id="t19_5064" class="t s3_5064">, Vol.2-5-645 </span>
<span id="t1a_5064" class="t s2_5064">VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values </span>
<span id="t1b_5064" class="t s3_5064">, Vol.2-5-648 </span>
<span id="t1c_5064" class="t s2_5064">VREDUCEPS—Perform Reduction Transformation on Packed Float32 </span>
<span id="t1d_5064" class="t s2_5064">Values</span><span id="t1e_5064" class="t s3_5064">, Vol.2-5-657 </span>
<span id="t1f_5064" class="t s2_5064">VREDUCESD—Perform a Reduction Transformation on a Scalar Float64 </span>
<span id="t1g_5064" class="t s2_5064">Value</span><span id="t1h_5064" class="t s3_5064">, Vol.2-5-653 </span>
<span id="t1i_5064" class="t s2_5064">VREDUCESH—Perform Reduction Transformation on Scalar FP16 Value</span><span id="t1j_5064" class="t s3_5064">, </span>
<span id="t1k_5064" class="t s3_5064">Vol.2-5-655 </span>
<span id="t1l_5064" class="t s2_5064">VREDUCESS—Perform a Reduction Transformation on a Scalar Float32 </span>
<span id="t1m_5064" class="t s2_5064">Value</span><span id="t1n_5064" class="t s3_5064">, Vol.2-5-657 </span>
<span id="t1o_5064" class="t s2_5064">VRNDSCALEPD—Round Packed Float64 Values to Include a Given Number </span>
<span id="t1p_5064" class="t s2_5064">of Fraction Bits</span><span id="t1q_5064" class="t s3_5064">, Vol.2-5-659 </span>
<span id="t1r_5064" class="t s2_5064">VRNDSCALEPH—Round Packed FP16 Values to Include a Given Number of </span>
<span id="t1s_5064" class="t s2_5064">Fraction Bits</span><span id="t1t_5064" class="t s3_5064">, Vol.2-5-662 </span>
<span id="t1u_5064" class="t s2_5064">VRNDSCALEPS—Round Packed Float32 Values to Include a Given Number </span>
<span id="t1v_5064" class="t s2_5064">of Fraction Bits</span><span id="t1w_5064" class="t s3_5064">, Vol.2-5-665 </span>
<span id="t1x_5064" class="t s2_5064">VRNDSCALESD—Round Scalar Float64 Value to Include a Given Number of </span>
<span id="t1y_5064" class="t s2_5064">Fraction Bits</span><span id="t1z_5064" class="t s3_5064">, Vol.2-5-668 </span>
<span id="t20_5064" class="t s2_5064">VRNDSCALESH—Round Scalar FP16 Value to Include a Given Number of </span>
<span id="t21_5064" class="t s2_5064">Fraction Bits</span><span id="t22_5064" class="t s3_5064">, Vol.2-5-670 </span>
<span id="t23_5064" class="t s2_5064">VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of </span>
<span id="t24_5064" class="t s2_5064">Fraction Bits</span><span id="t25_5064" class="t s3_5064">, Vol.2-5-672 </span>
<span id="t26_5064" class="t s2_5064">VRSQRT14PD—Compute Approximate Reciprocals of Square Roots of </span>
<span id="t27_5064" class="t s2_5064">Packed Float64 Values</span><span id="t28_5064" class="t s3_5064">, Vol.2-5-674 </span>
<span id="t29_5064" class="t s2_5064">VRSQRT14PS—Compute Approximate Reciprocals of Square Roots of </span>
<span id="t2a_5064" class="t s2_5064">Packed Float32 Values</span><span id="t2b_5064" class="t s3_5064">, Vol.2-5-678 </span>
<span id="t2c_5064" class="t s2_5064">VRSQRT14SD—Compute Approximate Reciprocal of Square Root of Scalar </span>
<span id="t2d_5064" class="t s2_5064">Float64 Value</span><span id="t2e_5064" class="t s3_5064">, Vol.2-5-676 </span>
<span id="t2f_5064" class="t s2_5064">VRSQRT14SS—Compute Approximate Reciprocal of Square Root of Scalar </span>
<span id="t2g_5064" class="t s2_5064">Float32 Value</span><span id="t2h_5064" class="t s3_5064">, Vol.2-5-680 </span>
<span id="t2i_5064" class="t s2_5064">VRSQRT28PS—Approximation to the Reciprocal Square Root of Packed </span>
<span id="t2j_5064" class="t s2_5064">Single-Precision Floating-Point Values with Less Than 2^-28 </span>
<span id="t2k_5064" class="t s2_5064">Relative Error</span><span id="t2l_5064" class="t s3_5064">, Vol.1-6-32 </span>
<span id="t2m_5064" class="t s2_5064">VRSQRT28SD—Approximation to the Reciprocal Square Root of Scalar </span>
<span id="t2n_5064" class="t s2_5064">Double-Precision Floating-Point Value with Less Than 2^-28 </span>
<span id="t2o_5064" class="t s2_5064">Relative Error</span><span id="t2p_5064" class="t s3_5064">, Vol.1-6-30 </span>
<span id="t2q_5064" class="t s2_5064">VRSQRT28SS—Approximation to the Reciprocal Square Root of Scalar </span>
<span id="t2r_5064" class="t s2_5064">Single-Precision Floating-Point Value with Less Than 2^-28 </span>
<span id="t2s_5064" class="t s2_5064">Relative Error</span><span id="t2t_5064" class="t s3_5064">, Vol.1-6-34 </span>
<span id="t2u_5064" class="t s2_5064">VRSQRTPH—Compute Reciprocals of Square Roots of Packed FP16 Values </span>
<span id="t2v_5064" class="t s3_5064">, Vol.2-5-682 </span>
<span id="t2w_5064" class="t s2_5064">VRSQRTSH—Compute Approximate Reciprocal of Square Root of Scalar </span>
<span id="t2x_5064" class="t s2_5064">FP16 Value</span><span id="t2y_5064" class="t s3_5064">, Vol.2-5-684 </span>
<span id="t2z_5064" class="t s2_5064">VSCALEFPD—Scale Packed Float64 Values With Float64 Values</span><span id="t30_5064" class="t s3_5064">, </span>
<span id="t31_5064" class="t s3_5064">Vol.2-5-685 </span>
<span id="t32_5064" class="t s2_5064">VSCALEFPH—Scale Packed FP16 Values with FP16 Values</span><span id="t33_5064" class="t s3_5064">, Vol.2-5-688 </span>
<span id="t34_5064" class="t s2_5064">VSCALEFPS—Scale Packed Float32 Values With Float32 Values</span><span id="t35_5064" class="t s3_5064">, </span>
<span id="t36_5064" class="t s3_5064">Vol.2-5-690 </span>
<span id="t37_5064" class="t s2_5064">VSCALEFSD—Scale Scalar Float64 Values With Float64 Values</span><span id="t38_5064" class="t s3_5064">, </span>
<span id="t39_5064" class="t s3_5064">Vol.2-5-693 </span>
<span id="t3a_5064" class="t s2_5064">VSCALEFSH—Scale Scalar FP16 Values with FP16 Values</span><span id="t3b_5064" class="t s3_5064">, Vol.2-5-695 </span>
<span id="t3c_5064" class="t s2_5064">VSCALEFSS—Scale Scalar Float32 Value With Float32 Value</span><span id="t3d_5064" class="t s3_5064">, Vol.2-5-697 </span>
<span id="t3e_5064" class="t s2_5064">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter </span>
<span id="t3f_5064" class="t s2_5064">Packed Single, Packed Double with Signed Dword and Qword </span>
<span id="t3g_5064" class="t s2_5064">Indices</span><span id="t3h_5064" class="t s3_5064">, Vol.2-5-699 </span>
<span id="t3i_5064" class="t s2_5064">VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF </span>
<span id="t3j_5064" class="t s2_5064">1QPD—Sparse Prefetch Packed SP/DP Data Values with Signed </span>
<span id="t3k_5064" class="t s2_5064">Dword, Signed Qword Indices Using T1 Hint with Intent to Write </span>
<span id="t3l_5064" class="t s3_5064">, Vol.1-6-38 </span>
<span id="t3m_5064" class="t s2_5064">VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2—Shuffle Packed </span>
<span id="t3n_5064" class="t s2_5064">Values at 128-Bit Granularity</span><span id="t3o_5064" class="t s3_5064">, Vol.2-5-703 </span>
<span id="t3p_5064" class="t s2_5064">VSQRTPH—Compute Square Root of Packed FP16 Values</span><span id="t3q_5064" class="t s3_5064">, Vol.2-5-708 </span>
<span id="t3r_5064" class="t s2_5064">VSQRTSH—Compute Square Root of Scalar FP16 Value</span><span id="t3s_5064" class="t s3_5064">, Vol.2-5-710 </span>
<span id="t3t_5064" class="t s2_5064">VSUBPH—Subtract Packed FP16 Values</span><span id="t3u_5064" class="t s3_5064">, Vol.2-5-711 </span>
<span id="t3v_5064" class="t s2_5064">VSUBSH—Subtract Scalar FP16 Value</span><span id="t3w_5064" class="t s3_5064">, Vol.2-5-713 </span>
<span id="t3x_5064" class="t s2_5064">VTESTPD/VTESTPS—Packed Bit Test</span><span id="t3y_5064" class="t s3_5064">, Vol.2-5-714 </span>
<span id="t3z_5064" class="t s2_5064">VUCOMISH—Unordered Compare Scalar FP16 Values and Set EFLAGS</span><span id="t40_5064" class="t s3_5064">, </span>
<span id="t41_5064" class="t s3_5064">Vol.2-5-717 </span>
<span id="t42_5064" class="t s2_5064">VZEROALL—Zero XMM, YMM, and ZMM Registers</span><span id="t43_5064" class="t s3_5064">, Vol.2-5-718 </span>
<span id="t44_5064" class="t s2_5064">VZEROUPPER—Zero Upper Bits of YMM and ZMM Registers</span><span id="t45_5064" class="t s3_5064">, Vol.2-5-719 </span>
<span id="t46_5064" class="t s4_5064">W </span>
<span id="t47_5064" class="t s2_5064">Waiting instructions, x87 FPU</span><span id="t48_5064" class="t s3_5064">, Vol.1-8-24 </span>
<span id="t49_5064" class="t s2_5064">WAIT/FWAIT instructions</span><span id="t4a_5064" class="t s3_5064">, Vol.1-8-23, Vol.1-8-31, Vol.1-6-2, Vol.3-6-32, </span>
<span id="t4b_5064" class="t s3_5064">Vol.1-23-8, Vol.1-23-15, Vol.1-23-16 </span>
<span id="t4c_5064" class="t s2_5064">GETSEC</span><span id="t4d_5064" class="t s3_5064">, Vol.1-6-4 </span>
<span id="t4e_5064" class="t s2_5064">WB (write back) memory type</span><span id="t4f_5064" class="t s3_5064">, Vol.3-9-17, Vol.3-12-7, Vol.3-12-8 </span>
<span id="t4g_5064" class="t s2_5064">WB (write-back) pin (Pentium processor)</span><span id="t4h_5064" class="t s3_5064">, Vol.3-12-13 </span>
<span id="t4i_5064" class="t s2_5064">WBINVD instruction</span><span id="t4j_5064" class="t s3_5064">, Vol.1-6-3, Vol.1-6-5, Vol.3-2-25, Vol.3-5-24, </span>
<span id="t4k_5064" class="t s3_5064">Vol.3-12-16, Vol.3-12-17, Vol.1-23-4 </span>
<span id="t4l_5064" class="t s2_5064">WBINVD/INVD bit</span><span id="t4m_5064" class="t s3_5064">, Vol.2-3-219 </span>
<span id="t4n_5064" class="t s2_5064">WB/WT# pins</span><span id="t4o_5064" class="t s3_5064">, Vol.3-12-13 </span>
<span id="t4p_5064" class="t s2_5064">WC buffer (see Write combining (WC) buffer) </span>
<span id="t4q_5064" class="t s2_5064">WC memory type</span><span id="t4r_5064" class="t s3_5064">, Vol.1-10-12 </span>
<span id="t4s_5064" class="t s2_5064">WC (write combining) </span>
<span id="t4t_5064" class="t s2_5064">flag, IA32_MTRRCAP MSR</span><span id="t4u_5064" class="t s3_5064">, Vol.3-12-22 </span>
<span id="t4v_5064" class="t s2_5064">memory type</span><span id="t4w_5064" class="t s3_5064">, Vol.3-12-7, Vol.3-12-8 </span>
<span id="t4x_5064" class="t s2_5064">wide dynamic execution</span><span id="t4y_5064" class="t s3_5064">, Vol.1-2-4 </span>
<span id="t4z_5064" class="t s2_5064">Word</span><span id="t50_5064" class="t s3_5064">, Vol.1-4-1 </span>
<span id="t51_5064" class="t s2_5064">WP (write protected) memory type</span><span id="t52_5064" class="t s3_5064">, Vol.3-12-7 </span>
<span id="t53_5064" class="t s2_5064">WP (write protect) flag </span>
<span id="t54_5064" class="t s2_5064">CR0 control register</span><span id="t55_5064" class="t s3_5064">, Vol.3-2-15, Vol.3-5-28, Vol.1-23-18 </span>
<span id="t56_5064" class="t s2_5064">Wraparound mode (MMX instructions)</span><span id="t57_5064" class="t s3_5064">, Vol.1-9-4 </span>
<span id="t58_5064" class="t s2_5064">Write </span>
<span id="t59_5064" class="t s2_5064">hit</span><span id="t5a_5064" class="t s3_5064">, Vol.3-12-5 </span>
<span id="t5b_5064" class="t s2_5064">Write combining (WC) buffer</span><span id="t5c_5064" class="t s3_5064">, Vol.3-12-4, Vol.3-12-8 </span>
<span id="t5d_5064" class="t s2_5064">Write-back and invalidate caches</span><span id="t5e_5064" class="t s3_5064">, Vol.1-6-3 </span>
<span id="t5f_5064" class="t s2_5064">Write-back caching</span><span id="t5g_5064" class="t s3_5064">, Vol.3-12-6 </span>
<span id="t5h_5064" class="t s2_5064">WRMSR instruction</span><span id="t5i_5064" class="t s3_5064">, Vol.1-6-9, Vol.3-2-20, Vol.3-2-22, Vol.3-2-27, </span>
<span id="t5j_5064" class="t s3_5064">Vol.3-5-24, Vol.3-9-18, Vol.3-18-35, Vol.3-18-40, </span>
<span id="t5k_5064" class="t s3_5064">Vol.3-18-43, Vol.3-20-109, Vol.3-20-134, Vol.3-20-135, </span>
<span id="t5l_5064" class="t s3_5064">Vol.3-20-136, Vol.1-23-5, Vol.1-23-36 </span>
<span id="t5m_5064" class="t s2_5064">CPUID flag</span><span id="t5n_5064" class="t s3_5064">, Vol.2-3-245 </span>
<span id="t5o_5064" class="t s2_5064">WT (write through) memory type</span><span id="t5p_5064" class="t s3_5064">, Vol.3-12-7, Vol.3-12-8 </span>
<span id="t5q_5064" class="t s2_5064">WT# (write-through) pin (Pentium processor)</span><span id="t5r_5064" class="t s3_5064">, Vol.3-12-13 </span>
<span id="t5s_5064" class="t s4_5064">X </span>
<span id="t5t_5064" class="t s2_5064">x2APIC ID</span><span id="t5u_5064" class="t s3_5064">, Vol.3-11-40, Vol.3-11-41, Vol.3-11-44, Vol.3-11-46 </span>
<span id="t5v_5064" class="t s2_5064">x2APIC Mode</span><span id="t5w_5064" class="t s3_5064">, Vol.3-11-31, Vol.3-11-37, Vol.3-11-38, Vol.3-11-40, </span>
<span id="t5x_5064" class="t s3_5064">Vol.3-11-41, Vol.3-11-44, Vol.3-11-45, Vol.3-11-46 </span>
<span id="t5y_5064" class="t s2_5064">x87 FPU </span>
<span id="t5z_5064" class="t s2_5064">64-bit mode</span><span id="t60_5064" class="t s3_5064">, Vol.1-8-1 </span>
<span id="t61_5064" class="t s2_5064">checking for pending x87 FPU exceptions</span><span id="t62_5064" class="t s3_5064">, Vol.1-6-2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
