
*** Running vivado
    with args -log design_1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 355.828 ; gain = 146.070
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (3#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (5#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (6#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_arbiter_resp' (7#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21379]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21379]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (9#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (10#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (10#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (10#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (11#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (11#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (11#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (11#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (12#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (13#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (14#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (15#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (16#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (16#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (16#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (16#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized1' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized1' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized27' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized27' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized28' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized28' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized29' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized29' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized30' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized30' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized31' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized31' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized32' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized32' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized33' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized33' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized34' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized34' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized2' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized2' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized4' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized35' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized35' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized36' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized36' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized37' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized37' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized38' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized38' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized39' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized39' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized40' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized40' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized41' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized41' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized42' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized42' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized4' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized3' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized3' (18#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (19#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (20#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (21#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (22#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (23#1) [c:/Users/caos1/Desktop/Tesis/Vivado/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 488.961 ; gain = 279.203
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 488.961 ; gain = 279.203
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 743.340 ; gain = 1.305
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 743.340 ; gain = 533.582
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 778.676 ; gain = 568.918
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 778.676 ; gain = 568.918

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    40|
|3     |LUT2    |    23|
|4     |LUT3    |   242|
|5     |LUT4    |   157|
|6     |LUT5    |   188|
|7     |LUT6    |   258|
|8     |MUXF7   |    62|
|9     |SRLC32E |     3|
|10    |FDRE    |  1058|
|11    |FDSE    |     6|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 778.676 ; gain = 568.918
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 778.676 ; gain = 507.125
