# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:28 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins_valid[0] ins_valid[1] \
 ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs \
 outs_valid index[0] index[1] index[2] index_valid

.latch        n46 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n51 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n56 control.tehb.dataReg[0]  0
.latch        n61 control.tehb.dataReg[1]  0
.latch        n66 control.tehb.dataReg[2]  0
.latch        n71 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n42
01 1
.names control.tehb.control.fullReg new_n42 ins_ready[1]
01 1
.names ins_valid[0] new_n42 new_n44
00 1
.names ins_valid[2] new_n44 new_n45
11 1
.names control.tehb.control.fullReg new_n45 ins_ready[2]
01 1
.names ins_valid[3] new_n44 new_n47
11 1
.names new_n45 new_n47 new_n48
01 1
.names control.tehb.control.fullReg new_n48 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n50
11 1
.names new_n42 new_n48 new_n51_1
00 1
.names control.tehb.control.fullReg new_n51_1 new_n52
00 1
.names new_n50 new_n52 index[0]
00 0
.names ins[0] index[0] new_n54
10 1
.names ins[1] index[0] new_n55
11 1
.names new_n54 new_n55 new_n56_1
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n57
11 1
.names new_n45 new_n48 new_n58
00 1
.names control.tehb.control.fullReg new_n58 new_n59
00 1
.names new_n57 new_n59 index[1]
00 0
.names new_n56_1 index[1] new_n61_1
00 1
.names ins[2] index[0] new_n62
10 1
.names ins[3] index[0] new_n63
11 1
.names new_n62 new_n63 new_n64
00 1
.names index[1] new_n64 new_n65
10 1
.names new_n61_1 new_n65 new_n66_1
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names new_n66_1 index[2] outs
00 1
.names new_n44 new_n58 new_n69
11 1
.names control.tehb.control.fullReg new_n69 new_n70
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n70 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n70 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n73
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n74
01 1
.names new_n73 new_n74 new_n75
00 1
.names rst new_n75 new_n76
00 1
.names new_n70 new_n76 n71
01 1
.names new_n73 n71 n46
01 0
.names new_n74 n71 n51
01 0
.names control.tehb.control.fullReg new_n75 new_n80
00 1
.names new_n69 new_n80 new_n81
01 1
.names control.tehb.dataReg[0] new_n81 new_n82
10 1
.names new_n51_1 new_n81 new_n83
01 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 n56
00 1
.names control.tehb.dataReg[1] new_n81 new_n86
10 1
.names new_n58 new_n81 new_n87
01 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 n61
00 1
.names rst control.tehb.dataReg[2] new_n90
01 1
.names new_n81 new_n90 n66
01 1
.end
